[06/03 14:35:55      0s] 
[06/03 14:35:55      0s] Cadence Innovus(TM) Implementation System.
[06/03 14:35:55      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/03 14:35:55      0s] 
[06/03 14:35:55      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[06/03 14:35:55      0s] Options:	
[06/03 14:35:55      0s] Date:		Tue Jun  3 14:35:55 2025
[06/03 14:35:55      0s] Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
[06/03 14:35:55      0s] OS:		Red Hat Enterprise Linux
[06/03 14:35:55      0s] 
[06/03 14:35:55      0s] License:
[06/03 14:35:55      0s] 		[14:35:55.494521] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

[06/03 14:35:55      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[06/03 14:35:55      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/03 14:36:00      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[06/03 14:36:27     20s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[06/03 14:36:35     24s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[06/03 14:36:35     24s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[06/03 14:36:35     24s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[06/03 14:36:35     24s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[06/03 14:36:35     24s] @(#)CDS: CPE v23.10-p004
[06/03 14:36:35     24s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[06/03 14:36:35     24s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[06/03 14:36:35     24s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[06/03 14:36:35     24s] @(#)CDS: RCDB 11.15.0
[06/03 14:36:35     24s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[06/03 14:36:35     24s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[06/03 14:36:35     24s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[06/03 14:36:35     24s] Create and set the environment variable TMPDIR to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_68011_bioeebeanie.bioeelocal_ssokolovskiy_a5bjfS.

[06/03 14:36:36     24s] Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.
[06/03 14:36:39     26s] 
[06/03 14:36:39     26s] **INFO:  MMMC transition support version v31-84 
[06/03 14:36:39     26s] 
[06/03 14:36:39     26s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/03 14:36:39     26s] <CMD> suppressMessage ENCEXT-2799
[06/03 14:36:39     26s] <CMD> getVersion
[06/03 14:36:40     26s] [INFO] Loading PVS 23.10 fill procedures
[06/03 14:36:41     27s] <CMD> win
[06/03 14:37:12     33s] <CMD> set_message -id IMPLF-200 -suppress
[06/03 14:37:12     33s] <CMD> set_message -id IMPLF-201 -suppress
[06/03 14:37:12     33s] <CMD> set_message -id IMPFP-3961 -suppress
[06/03 14:37:12     33s] <CMD> set_message -id IMPSP-9025 -suppress
[06/03 14:37:12     33s] <CMD> set init_gnd_net gnd
[06/03 14:37:12     33s] <CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef /users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef}
[06/03 14:37:12     33s] <CMD> set init_design_settop 0
[06/03 14:37:12     33s] <CMD> set init_verilog ../adder_nl.v
[06/03 14:37:12     33s] <CMD> set init_mmmc_file ../mmmc_setup.tcl
[06/03 14:37:12     33s] <CMD> set init_pwr_net vdd
[06/03 14:37:12     33s] <CMD> init_design -setup view_slow_mission -hold view_fast_mission
[06/03 14:37:12     33s] #% Begin Load MMMC data ... (date=06/03 14:37:12, mem=1513.9M)
[06/03 14:37:12     33s] #% End Load MMMC data ... (date=06/03 14:37:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1515.1M, current mem=1515.1M)
[06/03 14:37:12     33s] INFO: New setup and hold views overwrite old settings during design initialization
[06/03 14:37:12     33s] 
[06/03 14:37:12     33s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...
[06/03 14:37:12     33s] 
[06/03 14:37:12     33s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...
[06/03 14:37:12     33s] 
[06/03 14:37:12     33s] Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
[06/03 14:37:12     33s] Set DBUPerIGU to M1 pitch 116.
[06/03 14:37:12     33s] [14:37:12.164659] Periodic Lic check successful
[14:37:12.688977] Feature usage summary:
[14:37:12.688978] Innovus_Impl_System
[14:37:12.688984] Innovus_20nm_Opt

[06/03 14:37:12     33s] This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
[06/03 14:37:12     33s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[06/03 14:37:13     34s] 
[06/03 14:37:13     34s] Loading LEF file /users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef ...
[06/03 14:37:13     34s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NOCP' and 'CP' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
[06/03 14:37:13     34s] If it's defined multiple times for the same pair of types, only the last one
[06/03 14:37:13     34s] will be kept. Check all definitions in all LEF files to remove any duplicated
[06/03 14:37:13     34s] definitions to avoid this warning message.
[06/03 14:37:13     34s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_ECO_FILL1' and 'SC6P75T_116CPP_CSC_BASE' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
[06/03 14:37:13     34s] If it's defined multiple times for the same pair of types, only the last one
[06/03 14:37:13     34s] will be kept. Check all definitions in all LEF files to remove any duplicated
[06/03 14:37:13     34s] definitions to avoid this warning message.
[06/03 14:37:13     34s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_ECO_FILL1' and 'SC6P75T_116CPP_CSC_ECO_FILL1' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
[06/03 14:37:13     34s] If it's defined multiple times for the same pair of types, only the last one
[06/03 14:37:13     34s] will be kept. Check all definitions in all LEF files to remove any duplicated
[06/03 14:37:13     34s] definitions to avoid this warning message.
[06/03 14:37:13     34s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_DRAIN' and 'SC6P75T_116CPP_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
[06/03 14:37:13     34s] If it's defined multiple times for the same pair of types, only the last one
[06/03 14:37:13     34s] will be kept. Check all definitions in all LEF files to remove any duplicated
[06/03 14:37:13     34s] definitions to avoid this warning message.
[06/03 14:37:13     34s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[06/03 14:37:13     34s] Loading view definition file from ../mmmc_setup.tcl
[06/03 14:37:13     34s] Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/03 14:37:48     70s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/03 14:37:56     78s] Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[06/03 14:37:56     78s] Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
[06/03 14:38:43    125s] Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
[06/03 14:38:46    126s] Ending "PreSetAnalysisView" (total cpu=0:01:33, real=0:01:33, peak res=3175.5M, current mem=1742.5M)
[06/03 14:38:46    126s] *** End library_loading (cpu=1.55min, real=1.55min, mem=309.1M, fe_cpu=2.13min, fe_real=2.85min, fe_mem=2087.8M) ***
[06/03 14:38:46    127s] #% Begin Load netlist data ... (date=06/03 14:38:46, mem=1742.5M)
[06/03 14:38:46    127s] *** Begin netlist parsing (mem=2087.8M) ***
[06/03 14:38:46    127s] Created 1371 new cells from 2 timing libraries.
[06/03 14:38:46    127s] Reading netlist ...
[06/03 14:38:46    127s] Backslashed names will retain backslash and a trailing blank character.
[06/03 14:38:46    127s] Reading verilog netlist '../adder_nl.v'
[06/03 14:38:46    127s] 
[06/03 14:38:46    127s] *** Memory Usage v#2 (Current mem = 2087.840M, initial mem = 820.863M) ***
[06/03 14:38:46    127s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2087.8M) ***
[06/03 14:38:46    127s] #% End Load netlist data ... (date=06/03 14:38:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1794.6M, current mem=1794.6M)
[06/03 14:38:46    127s] Top level cell is adder.
[06/03 14:38:48    128s] Hooked 2742 DB cells to tlib cells.
[06/03 14:38:48    128s] Ending "BindLib:" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2597.8M, current mem=2597.8M)
[06/03 14:38:48    128s] Starting recursive module instantiation check.
[06/03 14:38:48    128s] No recursion found.
[06/03 14:38:48    128s] Building hierarchical netlist for Cell adder ...
[06/03 14:38:48    128s] ***** UseNewTieNetMode *****.
[06/03 14:38:48    129s] *** Netlist is unique.
[06/03 14:38:48    129s] Setting Std. cell height to 540 DBU (smallest netlist inst).
[06/03 14:38:48    129s] ** info: there are 2846 modules.
[06/03 14:38:48    129s] ** info: there are 10 stdCell insts.
[06/03 14:38:48    129s] ** info: there are 0 insts with no signal pins.
[06/03 14:38:48    129s] 
[06/03 14:38:48    129s] *** Memory Usage v#2 (Current mem = 2269.266M, initial mem = 820.863M) ***
[06/03 14:38:48    129s] 
[06/03 14:38:48    129s] Honor LEF defined pitches for advanced node
[06/03 14:38:48    129s] Start create_tracks
[06/03 14:38:49    130s] Extraction setup Started for TopCell adder 
[06/03 14:38:49    130s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/03 14:38:49    130s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[06/03 14:38:49    130s] eee: __QRC_SADV_USE_LE__ is set 0
[06/03 14:38:51    131s] Generating auto layer map file.
[06/03 14:38:51    131s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[06/03 14:38:51    131s] eee:        1	      M1	        5	         m1	Metal          
[06/03 14:38:51    131s] eee:       34	      V1	        6	         v1	Via            
[06/03 14:38:51    131s] eee:        2	      M2	        7	         m2	Metal          
[06/03 14:38:51    131s] eee:       35	      AY	        8	         ay	Via            
[06/03 14:38:51    131s] eee:        3	      C1	        9	         c1	Metal          
[06/03 14:38:51    131s] eee:       36	      A1	       10	         a1	Via            
[06/03 14:38:51    131s] eee:        4	      C2	       11	         c2	Metal          
[06/03 14:38:51    131s] eee:       37	      A2	       12	         a2	Via            
[06/03 14:38:51    131s] eee:        5	      C3	       13	         c3	Metal          
[06/03 14:38:51    131s] eee:       38	      A3	       14	         a3	Via            
[06/03 14:38:51    131s] eee:        6	      C4	       15	         c4	Metal          
[06/03 14:38:51    131s] eee:       39	      A4	       16	         a4	Via            
[06/03 14:38:51    131s] eee:        7	      C5	       17	         c5	Metal          
[06/03 14:38:51    131s] eee:       40	      YS	       18	         ys	Via            
[06/03 14:38:51    131s] eee:        8	      JA	       19	         ja	Metal          
[06/03 14:38:51    131s] eee:       41	      JV	       20	         jv	Via            
[06/03 14:38:51    131s] eee:        9	      QA	       21	         qa	Metal          
[06/03 14:38:51    131s] eee:       42	      JW	       22	         jw	Via            
[06/03 14:38:51    131s] eee:       10	      QB	       23	         qb	Metal          
[06/03 14:38:51    131s] eee:       43	      VV	       24	         vv	Via            
[06/03 14:38:51    131s] eee:       11	      LB	       25	         lb	Metal          
[06/03 14:38:51    131s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[06/03 14:38:51    131s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[06/03 14:38:51    131s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[06/03 14:38:51    131s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[06/03 14:38:52    132s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[06/03 14:38:52    132s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[06/03 14:38:52    132s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[06/03 14:38:52    132s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[06/03 14:38:52    132s] eee: Save / Restore of RC patterns enabled 
[06/03 14:38:52    132s] eee: Pattern meta data file doesn't exist
[06/03 14:38:52    132s] eee: Pattern data restore failed for 2 tech files
[06/03 14:38:52    132s] eee: Pattern extraction started for 2 tech files
[06/03 14:38:52    132s] Importing multi-corner technology file(s) for preRoute extraction...
[06/03 14:38:52      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[06/03 14:38:53      1s] Generating auto layer map file.
[06/03 14:38:53      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[06/03 14:38:53      1s] eee:        1	      M1	        5	         m1	Metal          
[06/03 14:38:53      1s] eee:       34	      V1	        6	         v1	Via            
[06/03 14:38:53      1s] eee:        2	      M2	        7	         m2	Metal          
[06/03 14:38:53      1s] eee:       35	      AY	        8	         ay	Via            
[06/03 14:38:53      1s] eee:        3	      C1	        9	         c1	Metal          
[06/03 14:38:53      1s] eee:       36	      A1	       10	         a1	Via            
[06/03 14:38:53      1s] eee:        4	      C2	       11	         c2	Metal          
[06/03 14:38:53      1s] eee:       37	      A2	       12	         a2	Via            
[06/03 14:38:53      1s] eee:        5	      C3	       13	         c3	Metal          
[06/03 14:38:53      1s] eee:       38	      A3	       14	         a3	Via            
[06/03 14:38:53      1s] eee:        6	      C4	       15	         c4	Metal          
[06/03 14:38:53      1s] eee:       39	      A4	       16	         a4	Via            
[06/03 14:38:53      1s] eee:        7	      C5	       17	         c5	Metal          
[06/03 14:38:53      1s] eee:       40	      YS	       18	         ys	Via            
[06/03 14:38:53      1s] eee:        8	      JA	       19	         ja	Metal          
[06/03 14:38:53      1s] eee:       41	      JV	       20	         jv	Via            
[06/03 14:38:53      1s] eee:        9	      QA	       21	         qa	Metal          
[06/03 14:38:53      1s] eee:       42	      JW	       22	         jw	Via            
[06/03 14:38:53      1s] eee:       10	      QB	       23	         qb	Metal          
[06/03 14:38:53      1s] eee:       43	      VV	       24	         vv	Via            
[06/03 14:38:53      1s] eee:       11	      LB	       25	         lb	Metal          

[06/03 14:39:09      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[06/03 14:39:10      1s] Generating auto layer map file.
[06/03 14:39:10      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[06/03 14:39:10      1s] eee:        1	      M1	        5	         m1	Metal          
[06/03 14:39:10      1s] eee:       34	      V1	        6	         v1	Via            
[06/03 14:39:10      1s] eee:        2	      M2	        7	         m2	Metal          
[06/03 14:39:10      1s] eee:       35	      AY	        8	         ay	Via            
[06/03 14:39:10      1s] eee:        3	      C1	        9	         c1	Metal          
[06/03 14:39:10      1s] eee:       36	      A1	       10	         a1	Via            
[06/03 14:39:10      1s] eee:        4	      C2	       11	         c2	Metal          
[06/03 14:39:10      1s] eee:       37	      A2	       12	         a2	Via            
[06/03 14:39:10      1s] eee:        5	      C3	       13	         c3	Metal          
[06/03 14:39:10      1s] eee:       38	      A3	       14	         a3	Via            
[06/03 14:39:10      1s] eee:        6	      C4	       15	         c4	Metal          
[06/03 14:39:10      1s] eee:       39	      A4	       16	         a4	Via            
[06/03 14:39:10      1s] eee:        7	      C5	       17	         c5	Metal          
[06/03 14:39:10      1s] eee:       40	      YS	       18	         ys	Via            
[06/03 14:39:10      1s] eee:        8	      JA	       19	         ja	Metal          
[06/03 14:39:10      1s] eee:       41	      JV	       20	         jv	Via            
[06/03 14:39:10      1s] eee:        9	      QA	       21	         qa	Metal          
[06/03 14:39:10      1s] eee:       42	      JW	       22	         jw	Via            
[06/03 14:39:10      1s] eee:       10	      QB	       23	         qb	Metal          
[06/03 14:39:10      1s] eee:       43	      VV	       24	         vv	Via            
[06/03 14:39:10      1s] eee:       11	      LB	       25	         lb	Metal          

[06/03 14:39:25    141s] eee: Pattern extraction completed
[06/03 14:39:25    141s] Completed (cpu: 0:00:11.2 real: 0:00:36.0)
[06/03 14:39:25    141s] Set Shrink Factor to 1.00000
[06/03 14:39:25    141s] Summary of Active RC-Corners : 
[06/03 14:39:25    141s]  
[06/03 14:39:25    141s]  Analysis View: view_slow_mission
[06/03 14:39:25    141s]     RC-Corner Name        : rc_slow
[06/03 14:39:25    141s]     RC-Corner Index       : 0
[06/03 14:39:25    141s]     RC-Corner Temperature : 25 Celsius
[06/03 14:39:25    141s]     RC-Corner Cap Table   : ''
[06/03 14:39:25    141s]     RC-Corner PreRoute Res Factor         : 1
[06/03 14:39:25    141s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 14:39:25    141s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 14:39:25    141s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 14:39:25    141s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 14:39:25    141s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 14:39:25    141s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 14:39:25    141s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 14:39:25    141s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 14:39:25    141s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 14:39:25    141s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
[06/03 14:39:25    141s]  
[06/03 14:39:25    141s]  Analysis View: view_fast_mission
[06/03 14:39:25    141s]     RC-Corner Name        : rc_fast
[06/03 14:39:25    141s]     RC-Corner Index       : 1
[06/03 14:39:25    141s]     RC-Corner Temperature : 25 Celsius
[06/03 14:39:25    141s]     RC-Corner Cap Table   : ''
[06/03 14:39:25    141s]     RC-Corner PreRoute Res Factor         : 1
[06/03 14:39:25    141s]     RC-Corner PreRoute Cap Factor         : 1
[06/03 14:39:25    141s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/03 14:39:25    141s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/03 14:39:25    141s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/03 14:39:25    141s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/03 14:39:25    141s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/03 14:39:25    141s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/03 14:39:25    141s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/03 14:39:25    141s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/03 14:39:25    141s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
[06/03 14:39:25    141s] Technology file '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile' associated with first view 'view_slow_mission' will be used as the primary corner for the multi-corner extraction.
[06/03 14:39:25    141s] eee: RC Grid memory allocated = 528 (2 X 2 X 11 X 12b)
[06/03 14:39:25    141s] Updating RC Grid density data for preRoute extraction ...
[06/03 14:39:25    141s] eee: pegSigSF=1.070000
[06/03 14:39:25    141s] Initializing multi-corner resistance tables ...
[06/03 14:39:25    141s] eee: Grid unit RC data computation started
[06/03 14:39:25    141s] eee: Grid unit RC data computation completed
[06/03 14:39:25    141s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:39:25    141s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:39:25    141s] eee: LAM-FP: thresh=1 ; dimX=53.500000 ; dimY=40.500000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/03 14:39:25    141s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/03 14:39:25    141s] eee: NetCapCache creation started. (Current Mem: 2540.484M) 
[06/03 14:39:25    141s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2540.484M) 
[06/03 14:39:25    141s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(4.280000, 3.240000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (1 X 1)
[06/03 14:39:25    141s] eee: Metal Layers Info:
[06/03 14:39:25    141s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:39:25    141s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/03 14:39:25    141s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:39:25    141s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/03 14:39:25    141s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/03 14:39:25    141s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/03 14:39:25    141s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/03 14:39:25    141s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/03 14:39:25    141s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/03 14:39:25    141s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/03 14:39:25    141s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/03 14:39:25    141s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/03 14:39:25    141s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/03 14:39:25    141s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/03 14:39:25    141s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:39:25    141s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/03 14:39:25    141s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[06/03 14:39:25    141s] *Info: initialize multi-corner CTS.
[06/03 14:39:29    142s] Ending "SetAnalysisView" (total cpu=0:00:01.3, real=0:00:04.0, peak res=3074.0M, current mem=1984.2M)
[06/03 14:39:29    143s] Reading timing constraints file '../report/con.sdc' ...
[06/03 14:39:29    143s] Current (total cpu=0:02:25, real=0:03:34, peak res=3175.5M, current mem=2558.0M)
[06/03 14:39:29    143s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../report/con.sdc, Line 8).
[06/03 14:39:29    143s] 
[06/03 14:39:29    143s] INFO (CTE): Reading of timing constraints file ../report/con.sdc completed, with 1 WARNING
[06/03 14:39:29    143s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2571.9M, current mem=2571.9M)
[06/03 14:39:29    143s] Current (total cpu=0:02:25, real=0:03:34, peak res=3175.5M, current mem=2571.9M)
[06/03 14:39:29    143s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/03 14:39:29    143s] 
[06/03 14:39:29    143s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:39:29    143s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:39:29    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:39:30    143s] Summary for sequential cells identification: 
[06/03 14:39:30    143s]   Identified SBFF number: 299
[06/03 14:39:30    143s]   Identified MBFF number: 75
[06/03 14:39:30    143s]   Identified SB Latch number: 22
[06/03 14:39:30    143s]   Identified MB Latch number: 0
[06/03 14:39:30    143s]   Not identified SBFF number: 15
[06/03 14:39:30    143s]   Not identified MBFF number: 0
[06/03 14:39:30    143s]   Not identified SB Latch number: 0
[06/03 14:39:30    143s]   Not identified MB Latch number: 0
[06/03 14:39:30    143s]   Number of sequential cells which are not FFs: 45
[06/03 14:39:30    143s] Total number of combinational cells: 890
[06/03 14:39:30    143s] Total number of sequential cells: 456
[06/03 14:39:30    143s] Total number of tristate cells: 0
[06/03 14:39:30    143s] Total number of level shifter cells: 0
[06/03 14:39:30    143s] Total number of power gating cells: 0
[06/03 14:39:30    143s] Total number of isolation cells: 0
[06/03 14:39:30    143s] Total number of power switch cells: 0
[06/03 14:39:30    143s] Total number of pulse generator cells: 0
[06/03 14:39:30    143s] Total number of always on buffers: 0
[06/03 14:39:30    143s] Total number of retention cells: 0
[06/03 14:39:30    143s] Total number of physical cells: 25
[06/03 14:39:30    143s] List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
[06/03 14:39:30    143s] Total number of usable buffers: 48
[06/03 14:39:30    143s] List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
[06/03 14:39:30    143s] Total number of unusable buffers: 4
[06/03 14:39:30    143s] List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
[06/03 14:39:30    143s] Total number of usable inverters: 37
[06/03 14:39:30    143s] List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
[06/03 14:39:30    143s] Total number of unusable inverters: 3
[06/03 14:39:30    143s] List of identified usable delay cells:
[06/03 14:39:30    143s] Total number of identified usable delay cells: 0
[06/03 14:39:30    143s] List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
[06/03 14:39:30    143s] Total number of identified unusable delay cells: 44
[06/03 14:39:30    143s] 
[06/03 14:39:30    143s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[06/03 14:39:30    143s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[06/03 14:39:30    143s] 
[06/03 14:39:30    143s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:39:30    143s] 
[06/03 14:39:30    143s] TimeStamp Deleting Cell Server End ...
[06/03 14:39:30    143s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2602.2M, current mem=2602.2M)
[06/03 14:39:30    143s] 
[06/03 14:39:30    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:39:30    143s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:39:30    143s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:39:30    144s] Summary for sequential cells identification: 
[06/03 14:39:30    144s]   Identified SBFF number: 299
[06/03 14:39:30    144s]   Identified MBFF number: 75
[06/03 14:39:30    144s]   Identified SB Latch number: 22
[06/03 14:39:30    144s]   Identified MB Latch number: 0
[06/03 14:39:30    144s]   Not identified SBFF number: 15
[06/03 14:39:30    144s]   Not identified MBFF number: 0
[06/03 14:39:30    144s]   Not identified SB Latch number: 0
[06/03 14:39:30    144s]   Not identified MB Latch number: 0
[06/03 14:39:30    144s]   Number of sequential cells which are not FFs: 45
[06/03 14:39:30    144s]  Visiting view : view_slow_mission
[06/03 14:39:30    144s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:39:30    144s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:39:30    144s]  Visiting view : view_fast_mission
[06/03 14:39:30    144s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:39:30    144s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:39:30    144s] TLC MultiMap info (StdDelay):
[06/03 14:39:30    144s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:39:30    144s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:39:30    144s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:39:30    144s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:39:30    144s]  Setting StdDelay to: 6.1ps
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] TimeStamp Deleting Cell Server End ...
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] *** Summary of all messages that are not suppressed in this session:
[06/03 14:39:30    144s] Severity  ID               Count  Summary                                  
[06/03 14:39:30    144s] WARNING   IMPLF-378            4  The spacing for cell edge type '%s' and ...
[06/03 14:39:30    144s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[06/03 14:39:30    144s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[06/03 14:39:30    144s] *** Message Summary: 47 warning(s), 0 error(s)
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] <CMD> setDesignMode -process 22
[06/03 14:39:30    144s] ##  Process: 22            (User Set)               
[06/03 14:39:30    144s] ##     Node: (not set)                           
[06/03 14:39:30    144s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/03 14:39:30    144s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/03 14:39:30    144s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/03 14:39:30    144s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/03 14:39:30    144s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/03 14:39:30    144s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[06/03 14:39:30    144s] <CMD> setDesignMode -congEffort high -flowEffort extreme
[06/03 14:39:30    144s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
[06/03 14:39:30    144s] <CMD> setDesignMode -bottomRoutingLayer C1
[06/03 14:39:30    144s] <CMD> setMultiCpuUsage -localCpu max
[06/03 14:39:30    144s] <CMD> getIoFlowFlag
[06/03 14:39:30    144s] <CMD> setIoFlowFlag 0
[06/03 14:39:30    144s] <CMD> floorPlan -s 8 8 1 1 1 1
[06/03 14:39:30    144s] The core width changes from 8.000000 to 8.004000 when snapping to grid "PlacementGrid".
[06/03 14:39:30    144s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 14:39:30    144s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 14:39:30    144s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 14:39:30    144s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] Honor LEF defined pitches for advanced node
[06/03 14:39:30    144s] Start create_tracks
[06/03 14:39:30    144s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/03 14:39:30    144s] <CMD> uiSetTool select
[06/03 14:39:30    144s] <CMD> getIoFlowFlag
[06/03 14:39:30    144s] <CMD> fit
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] Honor LEF defined pitches for advanced node
[06/03 14:39:30    144s] Start create_tracks
[06/03 14:39:30    144s] TRACKS Y 3360 DO 2 STEP 3600 LAYER  LB ;  
[06/03 14:39:30    144s] TRACKS X 3658 DO 2 STEP 3600 LAYER  LB ;  
[06/03 14:39:30    144s] TRACKS X 3444 DO 3 STEP 2400 LAYER  QB ;  
[06/03 14:39:30    144s] TRACKS Y 3360 DO 3 STEP 2400 LAYER  QB ;  
[06/03 14:39:30    144s] TRACKS Y 3360 DO 3 STEP 2400 LAYER  QA ;  
[06/03 14:39:30    144s] TRACKS X 3444 DO 3 STEP 2400 LAYER  QA ;  
[06/03 14:39:30    144s] TRACKS X 54 DO 112 STEP 90 LAYER  JA ;  
[06/03 14:39:30    144s] TRACKS Y 960 DO 10 STEP 900 LAYER  JA ;  
[06/03 14:39:30    144s] TRACKS Y 60 DO 110 STEP 90 LAYER  C5 ;  
[06/03 14:39:30    144s] TRACKS X 54 DO 112 STEP 90 LAYER  C5 ;  
[06/03 14:39:30    144s] TRACKS X 54 DO 112 STEP 90 LAYER  C4 ;  
[06/03 14:39:30    144s] TRACKS Y 60 DO 110 STEP 90 LAYER  C4 ;  
[06/03 14:39:30    144s] TRACKS Y 60 DO 110 STEP 90 LAYER  C3 ;  
[06/03 14:39:30    144s] TRACKS X 54 DO 112 STEP 90 LAYER  C3 ;  
[06/03 14:39:30    144s] TRACKS X 54 DO 112 STEP 90 LAYER  C2 ;  
[06/03 14:39:30    144s] TRACKS Y 60 DO 110 STEP 90 LAYER  C2 ;  
[06/03 14:39:30    144s] TRACKS Y 60 DO 110 STEP 90 LAYER  C1 ;  
[06/03 14:39:30    144s] TRACKS X 54 DO 112 STEP 90 LAYER  C1 ;  
[06/03 14:39:30    144s] TRACKS X 84 DO 126 STEP 80 LAYER  M2 ;  
[06/03 14:39:30    144s] TRACKS Y 80 DO 123 STEP 80 LAYER  M2 ;  
[06/03 14:39:30    144s] TRACKS Y 80 DO 123 STEP 80 LAYER  M1 ;  
[06/03 14:39:30    144s] TRACKS X 58 DO 87 STEP 116 LAYER  M1 ;  
[06/03 14:39:30    144s] M1 pitch=116 (min=80) [80 130]  80  116  0  58 
[06/03 14:39:30    144s] M2 pitch=80 (min=80) [80 140]  80  80  80  80 
[06/03 14:39:30    144s] M3 pitch=90 (min=90) [90 151]  90  90  0  0 
[06/03 14:39:30    144s] M4 pitch=90 (min=90) [90 193]  90  90  0  0 
[06/03 14:39:30    144s] M5 pitch=90 (min=90) [90 153]  90  90  0  0 
[06/03 14:39:30    144s] M6 pitch=90 (min=90) [90 153]  90  90  0  0 
[06/03 14:39:30    144s] M7 pitch=90 (min=90) [90 293]  90  90  0  0 
[06/03 14:39:30    144s] M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
[06/03 14:39:30    144s] M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
[06/03 14:39:30    144s] M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
[06/03 14:39:30    144s] M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
[06/03 14:39:30    144s] <CMD> clearGlobalNets
[06/03 14:39:30    144s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
[06/03 14:39:30    144s] 10 new pwr-pin connections were made to global net 'vdd'.
[06/03 14:39:30    144s] <CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
[06/03 14:39:30    144s] 10 new gnd-pin connections were made to global net 'gnd'.
[06/03 14:39:30    144s] <CMD> applyGlobalNets
[06/03 14:39:30    144s] *** Checked 2 GNC rules.
[06/03 14:39:30    144s] *** Applying global-net connections...
[06/03 14:39:30    144s] 10 new pwr-pin connections were made to global net 'vdd'.
[06/03 14:39:30    144s] 10 new gnd-pin connections were made to global net 'gnd'.
[06/03 14:39:30    144s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[06/03 14:39:30    144s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 0.2 -spacing 0.1 -offset 0.1
[06/03 14:39:30    144s] #% Begin addRing (date=06/03 14:39:30, mem=2605.6M)
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] viaInitial starts at Tue Jun  3 14:39:30 2025
viaInitial ends at Tue Jun  3 14:39:30 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2710.6M)
[06/03 14:39:30    144s] **WARN: (IMPPP-193):	The currently specified top spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[06/03 14:39:30    144s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[06/03 14:39:30    144s] **WARN: (IMPPP-193):	The currently specified left spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[06/03 14:39:30    144s] **WARN: (IMPPP-193):	The currently specified right spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[06/03 14:39:30    144s] Ring generation is complete.
[06/03 14:39:30    144s] vias are now being generated.
[06/03 14:39:30    144s] addRing created 8 wires.
[06/03 14:39:30    144s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/03 14:39:30    144s] +--------+----------------+----------------+
[06/03 14:39:30    144s] |  Layer |     Created    |     Deleted    |
[06/03 14:39:30    144s] +--------+----------------+----------------+
[06/03 14:39:30    144s] |   M1   |        4       |       NA       |
[06/03 14:39:30    144s] |   V1   |        8       |        0       |
[06/03 14:39:30    144s] |   M2   |        4       |       NA       |
[06/03 14:39:30    144s] +--------+----------------+----------------+
[06/03 14:39:30    144s] #% End addRing (date=06/03 14:39:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2608.4M, current mem=2608.4M)
[06/03 14:39:30    144s] <CMD> sroute -nets {vdd gnd}
[06/03 14:39:30    144s] #% Begin sroute (date=06/03 14:39:30, mem=2608.4M)
[06/03 14:39:30    144s] *** Begin SPECIAL ROUTE on Tue Jun  3 14:39:30 2025 ***
[06/03 14:39:30    144s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[06/03 14:39:30    144s] SPECIAL ROUTE ran on machine: bioeebeanie.bioeelocal (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.69Ghz)
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] Begin option processing ...
[06/03 14:39:30    144s] srouteConnectPowerBump set to false
[06/03 14:39:30    144s] routeSelectNet set to "vdd gnd"
[06/03 14:39:30    144s] routeSpecial set to true
[06/03 14:39:30    144s] srouteConnectConverterPin set to false
[06/03 14:39:30    144s] srouteFollowCorePinEnd set to 3
[06/03 14:39:30    144s] srouteJogControl set to "preferWithChanges differentLayer"
[06/03 14:39:30    144s] sroutePadPinAllPorts set to true
[06/03 14:39:30    144s] sroutePreserveExistingRoutes set to true
[06/03 14:39:30    144s] srouteRoutePowerBarPortOnBothDir set to true
[06/03 14:39:30    144s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1060.00 megs.
[06/03 14:39:30    144s] 
[06/03 14:39:30    144s] Reading DB technology information...
[06/03 14:39:30    144s] Finished reading DB technology information.
[06/03 14:39:30    144s] Reading floorplan and netlist information...
[06/03 14:39:30    144s] Finished reading floorplan and netlist information.
[06/03 14:39:30    144s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[06/03 14:39:31    145s] Read in 23 layers, 11 routing layers, 1 overlap layer
[06/03 14:39:31    145s] Read in 1474 macros, 5 used
[06/03 14:39:31    145s] Read in 3 components
[06/03 14:39:31    145s]   3 core components: 3 unplaced, 0 placed, 0 fixed
[06/03 14:39:31    145s] Read in 29 logical pins
[06/03 14:39:31    145s] Read in 29 nets
[06/03 14:39:31    145s] Read in 2 special nets, 2 routed
[06/03 14:39:31    145s] Read in 6 terminals
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/03 14:39:31    145s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[06/03 14:39:31    145s] To increase the message display limit, refer to the product command reference manual.
[06/03 14:39:31    145s] 2 nets selected.
[06/03 14:39:31    145s] 
[06/03 14:39:31    145s] Begin power routing ...
[06/03 14:39:31    145s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[06/03 14:39:31    145s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:39:31    145s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:39:31    145s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/03 14:39:31    145s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/03 14:39:31    145s] Type 'man IMPSR-1256' for more detail.
[06/03 14:39:31    145s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/03 14:39:31    145s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/03 14:39:31    145s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/03 14:39:31    145s] Type 'man IMPSR-1256' for more detail.
[06/03 14:39:31    145s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/03 14:39:31    145s] CPU time for vdd FollowPin 0 seconds
[06/03 14:39:31    145s] CPU time for gnd FollowPin 0 seconds
[06/03 14:39:31    145s]   Number of IO ports routed: 0
[06/03 14:39:31    145s]   Number of Block ports routed: 0
[06/03 14:39:31    145s]   Number of Stripe ports routed: 0
[06/03 14:39:31    145s]   Number of Core ports routed: 30
[06/03 14:39:31    145s]   Number of Pad ports routed: 0
[06/03 14:39:31    145s]   Number of Power Bump ports routed: 0
[06/03 14:39:31    145s]   Number of Followpin connections: 15
[06/03 14:39:31    145s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2646.00 megs.
[06/03 14:39:31    145s] 
[06/03 14:39:31    145s] 
[06/03 14:39:31    145s] 
[06/03 14:39:31    145s]  Begin updating DB with routing results ...
[06/03 14:39:31    145s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/03 14:39:31    145s] Pin and blockage extraction finished
[06/03 14:39:31    145s] 
[06/03 14:39:31    145s] sroute created 45 wires.
[06/03 14:39:31    145s] ViaGen created 30 vias, deleted 0 via to avoid violation.
[06/03 14:39:31    145s] +--------+----------------+----------------+
[06/03 14:39:31    145s] |  Layer |     Created    |     Deleted    |
[06/03 14:39:31    145s] +--------+----------------+----------------+
[06/03 14:39:31    145s] |   M1   |       45       |       NA       |
[06/03 14:39:31    145s] |   V1   |       30       |        0       |
[06/03 14:39:31    145s] +--------+----------------+----------------+
[06/03 14:39:31    145s] #% End sroute (date=06/03 14:39:31, total cpu=0:00:01.2, real=0:00:01.0, peak res=2720.0M, current mem=2720.0M)
[06/03 14:39:31    145s] <CMD> saveDesign floorplan
[06/03 14:39:31    145s] #% Begin save design ... (date=06/03 14:39:31, mem=2723.4M)
[06/03 14:39:31    145s] INFO: Current data have to be saved into a temporary db: 'floorplan.dat.tmp' first. It will be renamed to the correct name 'floorplan.dat' after the old db was deleted.
[06/03 14:39:31    145s] % Begin Save ccopt configuration ... (date=06/03 14:39:31, mem=2723.4M)
[06/03 14:39:31    145s] % End Save ccopt configuration ... (date=06/03 14:39:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2725.0M, current mem=2725.0M)
[06/03 14:39:31    145s] % Begin Save netlist data ... (date=06/03 14:39:31, mem=2725.0M)
[06/03 14:39:31    145s] Writing Binary DB to floorplan.dat.tmp/vbin/adder.v.bin in multi-threaded mode...
[06/03 14:39:32    146s] % End Save netlist data ... (date=06/03 14:39:32, total cpu=0:00:00.6, real=0:00:01.0, peak res=2726.6M, current mem=2726.6M)
[06/03 14:39:32    146s] Saving symbol-table file in separate thread ...
[06/03 14:39:32    146s] Saving congestion map file in separate thread ...
[06/03 14:39:32    146s] Saving congestion map file floorplan.dat.tmp/adder.route.congmap.gz ...
[06/03 14:39:32    146s] % Begin Save AAE data ... (date=06/03 14:39:32, mem=2727.4M)
[06/03 14:39:32    146s] Saving AAE Data ...
[06/03 14:39:32    146s] % End Save AAE data ... (date=06/03 14:39:32, total cpu=0:00:00.5, real=0:00:00.0, peak res=2727.9M, current mem=2727.9M)
[06/03 14:39:32    146s] Saving preference file floorplan.dat.tmp/gui.pref.tcl ...
[06/03 14:39:32    146s] Saving mode setting ...
[06/03 14:39:32    147s] Saving global file ...
[06/03 14:39:33    147s] *info - save blackBox cells to lef file floorplan.dat.tmp/adder.bbox.lef
[06/03 14:39:33    147s] Saving Drc markers ...
[06/03 14:39:33    147s] ... No Drc file written since there is no markers found.
[06/03 14:39:33    147s] Saving special route data file in separate thread ...
[06/03 14:39:33    147s] Saving PG file in separate thread ...
[06/03 14:39:33    147s] Saving placement file in separate thread ...
[06/03 14:39:33    147s] Saving route file in separate thread ...
[06/03 14:39:33    147s] Saving property file in separate thread ...
[06/03 14:39:33    147s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/03 14:39:33    147s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/03 14:39:33    147s] Save Adaptive View Pruning View Names to Binary file
[06/03 14:39:33    147s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4353.4M) ***
[06/03 14:39:33    147s] Saving PG file floorplan.dat.tmp/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Tue Jun  3 14:39:33 2025)
[06/03 14:39:33    147s] Saving property file floorplan.dat.tmp/adder.prop
[06/03 14:39:33    147s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4353.4M) ***
[06/03 14:39:33    147s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4353.4M) ***
[06/03 14:39:33    147s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/03 14:39:33    147s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/03 14:39:33    147s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4353.4M) ***
[06/03 14:39:33    147s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/03 14:39:33    147s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/03 14:39:33    147s] Saving preRoute extracted patterns in file 'floorplan.dat.tmp/adder.techData.gz' ...
[06/03 14:39:33    147s] Saving preRoute extraction data in directory 'floorplan.dat.tmp/extraction/' ...
[06/03 14:39:33    147s] eee: Checksum of RC Grid density data=132
[06/03 14:39:33    147s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[06/03 14:39:33    147s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/03 14:39:33    147s] % Begin Save power constraints data ... (date=06/03 14:39:33, mem=2733.3M)
[06/03 14:39:34    147s] % End Save power constraints data ... (date=06/03 14:39:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=2733.4M, current mem=2733.4M)
[06/03 14:39:34    147s] Generated self-contained design floorplan.dat.tmp
[06/03 14:39:35    147s] #% End save design ... (date=06/03 14:39:35, total cpu=0:00:02.4, real=0:00:04.0, peak res=2733.6M, current mem=2733.6M)
[06/03 14:39:35    147s] *** Message Summary: 0 warning(s), 0 error(s)
[06/03 14:39:35    147s] 
[06/03 14:39:35    147s] <CMD> checkDesign -all
[06/03 14:39:35    147s] OPERPROF: Starting checkPlace at level 1, MEM:4330.7M, EPOCH TIME: 1748975975.345575
[06/03 14:39:35    147s] Processing tracks to init pin-track alignment.
[06/03 14:39:35    147s] z: 1, totalTracks: 1
[06/03 14:39:35    147s] z: 3, totalTracks: 1
[06/03 14:39:35    147s] z: 5, totalTracks: 1
[06/03 14:39:35    147s] z: 7, totalTracks: 1
[06/03 14:39:35    148s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[06/03 14:39:35    148s] #spOpts: rpCkHalo=4 
[06/03 14:39:35    148s] Initializing Route Infrastructure for color support ...
[06/03 14:39:35    148s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4333.7M, EPOCH TIME: 1748975975.733455
[06/03 14:39:35    148s] ### info: trigger incremental cell import ( 1474 new cells ).
[06/03 14:39:36    149s] #WARNING (NRDB-733) PIN VNW_P in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[06/03 14:39:36    149s] #WARNING (NRDB-733) PIN VPW_N in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[06/03 14:39:37    149s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[06/03 14:39:37    149s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:39:37    149s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:39:38    151s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:39:38    151s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:39:38    151s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:2.730, REAL:2.491, MEM:4420.3M, EPOCH TIME: 1748975978.224589
[06/03 14:39:38    151s] Route Infrastructure Initialized for color support successfully.
[06/03 14:39:38    151s] Cell adder LLGs are deleted
[06/03 14:39:38    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:38    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:38    151s] # Building adder llgBox search-tree.
[06/03 14:39:38    151s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:39:38    151s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4428.3M, EPOCH TIME: 1748975978.240202
[06/03 14:39:38    151s] Total CPU(s) requested: 96
[06/03 14:39:38    151s] Total CPU(s) enabled with current License(s): 8
[06/03 14:39:38    151s] Current free CPU(s): 8
[06/03 14:39:38    151s] Additional license(s) checked out: 11 Innovus_CPU_Opt license(s) for 88 CPU(s)
[06/03 14:39:38    151s] [14:39:38.289387] Periodic Lic check successful
[14:39:38.289442] Feature usage summary:
[14:39:38.289443] Innovus_Impl_System
[14:39:38.289448] Innovus_CPU_Opt
[14:39:38.289449] Innovus_20nm_Opt

[06/03 14:39:38    151s] Total CPU(s) now enabled: 96
[06/03 14:39:38    151s] Multithreaded Timing Analysis is initialized with 96 threads
[06/03 14:39:38    151s] 
[06/03 14:39:38    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:38    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:38    151s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5207.2M, EPOCH TIME: 1748975978.392806
[06/03 14:39:38    151s] Max number of tech site patterns supported in site array is 256.
[06/03 14:39:38    151s] Core basic site is GF22_DST
[06/03 14:39:38    151s] Processing tracks to init pin-track alignment.
[06/03 14:39:38    151s] z: 1, totalTracks: 1
[06/03 14:39:38    151s] z: 3, totalTracks: 1
[06/03 14:39:38    151s] z: 5, totalTracks: 1
[06/03 14:39:38    151s] z: 7, totalTracks: 1
[06/03 14:39:38    152s] DP-Init: Signature of floorplan is f4ef5f40f75399f0. Signature of routing blockage is 7b0366a010165b95.
[06/03 14:39:38    152s] After signature check, allow fast init is false, keep pre-filter is false.
[06/03 14:39:38    152s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:39:38    152s] Use non-trimmed site array because memory saving is not enough.
[06/03 14:39:38    152s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:39:38    152s] SiteArray: use 20,480 bytes
[06/03 14:39:38    152s] SiteArray: current memory after site array memory allocation 5246.3M
[06/03 14:39:38    152s] SiteArray: FP blocked sites are writable
[06/03 14:39:38    152s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7fccdee7b1c0.
[06/03 14:39:38    152s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[06/03 14:39:38    152s] Estimated cell power/ground rail width = 0.075 um
[06/03 14:39:38    152s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:39:38    152s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6820.7M, EPOCH TIME: 1748975978.788480
[06/03 14:39:38    154s] Process 45 wires and vias for routing blockage analysis
[06/03 14:39:38    154s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:1.190, REAL:0.179, MEM:6820.7M, EPOCH TIME: 1748975978.967770
[06/03 14:39:39    154s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:39:39    154s] Atter site array init, number of instance map data is 0.
[06/03 14:39:39    154s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:2.850, REAL:0.653, MEM:6828.7M, EPOCH TIME: 1748975979.045806
[06/03 14:39:39    154s] 
[06/03 14:39:39    154s] Scanning PG Shapes for Pre-Colorizing...Done.
[06/03 14:39:39    154s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:39:39    154s] 
[06/03 14:39:39    154s]  Pre_CCE_Colorizing is beginning ...
[06/03 14:39:39    154s] 
[06/03 14:39:39    154s]    Running colorizing using 96 threads!...
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/03 14:39:39    156s] #WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
[06/03 14:39:39    156s] #To increase the message display limit, refer to the product command reference manual.
[06/03 14:39:39    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!
[06/03 14:39:39    156s] 
[06/03 14:39:39    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!
[06/03 14:39:39    156s] 
[06/03 14:39:39    156s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!
[06/03 14:39:39    156s] 
[06/03 14:39:40    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!
[06/03 14:39:40    157s] 
[06/03 14:39:40    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!
[06/03 14:39:40    157s] 
[06/03 14:39:40    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!
[06/03 14:39:40    157s] 
[06/03 14:39:40    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!
[06/03 14:39:40    157s] 
[06/03 14:39:41    157s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
**Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!


[06/03 14:39:41    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!


[06/03 14:39:41    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!


[06/03 14:39:41    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!


[06/03 14:39:41    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!


[06/03 14:39:41    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!


[06/03 14:39:41    157s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!


[06/03 14:39:41    157s] 
[06/03 14:39:41    157s]    ...Pre_Cce_Colorize MT is done!
[06/03 14:39:41    157s] 
[06/03 14:39:41    157s] 	Real Time: 1.944896  Cpu Time: 3.010000
[06/03 14:39:47    206s]    1474 cells have been colorized (1467+7+0),
[06/03 14:39:47    206s]  Pre_CCE_Colorizing is done.
[06/03 14:39:47    206s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:55.860, REAL:9.065, MEM:6862.6M, EPOCH TIME: 1748975987.304923
[06/03 14:39:47    206s] Begin checking placement ... (start mem=4330.7M, init mem=6862.6M)
[06/03 14:39:47    206s] Begin checking exclusive groups violation ...
[06/03 14:39:47    206s] There are 0 groups to check, max #box is 0, total #box is 0
[06/03 14:39:47    206s] Finished checking exclusive groups violations. Found 0 Vio.
[06/03 14:39:47    206s] 
[06/03 14:39:47    206s] Running CheckPlace using 96 threads!...
[06/03 14:39:47    206s] 
[06/03 14:39:47    206s] ...checkPlace MT is done!
[06/03 14:39:47    207s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6862.6M, EPOCH TIME: 1748975987.390501
[06/03 14:39:47    207s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:6862.6M, EPOCH TIME: 1748975987.390824
[06/03 14:39:47    207s] *info: Recommended don't use cell = 0           
[06/03 14:39:47    207s] *info: Placed = 0             
[06/03 14:39:47    207s] *info: Unplaced = 10          
[06/03 14:39:47    207s] Placement Density:16.04%(9/60)
[06/03 14:39:47    207s] Placement Density (including fixed std cells):16.04%(9/60)
[06/03 14:39:47    207s] Cell adder LLGs are deleted
[06/03 14:39:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:47    207s] # Resetting pin-track-align track data.
[06/03 14:39:47    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:47    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:47    207s] Finished checkPlace (total: cpu=0:00:59.7, real=0:00:12.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=6862.6M)
[06/03 14:39:47    207s] OPERPROF: Finished checkPlace at level 1, CPU:59.700, REAL:12.081, MEM:6862.6M, EPOCH TIME: 1748975987.426335
[06/03 14:39:47    207s] Design: adder
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] ------ Design Summary:
[06/03 14:39:47    207s] Total Standard Cell Number   (cells) : 10
[06/03 14:39:47    207s] Total Block Cell Number      (cells) : 0
[06/03 14:39:47    207s] Total I/O Pad Cell Number    (cells) : 0
[06/03 14:39:47    207s] Total Standard Cell Area     ( um^2) : 9.71
[06/03 14:39:47    207s] Total Block Cell Area        ( um^2) : 0.00
[06/03 14:39:47    207s] Total I/O Pad Cell Area      ( um^2) : 0.00
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] ------ Design Statistics:
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] Number of Instances            : 10
[06/03 14:39:47    207s] Number of Non-uniquified Insts : 8
[06/03 14:39:47    207s] Number of Nets                 : 40
[06/03 14:39:47    207s] Average number of Pins per Net : 1.90
[06/03 14:39:47    207s] Maximum number of Pins in Net  : 3
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] ------ I/O Port summary
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] Number of Primary I/O Ports    : 29
[06/03 14:39:47    207s] Number of Input Ports          : 19
[06/03 14:39:47    207s] Number of Output Ports         : 10
[06/03 14:39:47    207s] Number of Bidirectional Ports  : 0
[06/03 14:39:47    207s] Number of Power/Ground Ports   : 0
[06/03 14:39:47    207s] Number of Floating Ports                     *: 1
[06/03 14:39:47    207s] Number of Ports Connected to Multiple Pads   *: 0
[06/03 14:39:47    207s] Number of Ports Connected to Core Instances   : 28
[06/03 14:39:47    207s] **WARN: (IMPREPO-200):	There are 1 Floating Ports in the top design.
[06/03 14:39:47    207s] **WARN: (IMPREPO-202):	There are 28 Ports connected to core instances.
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] ------ Design Rule Checking:
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] Number of Output Pins connect to Power/Ground *: 0
[06/03 14:39:47    207s] Number of Insts with Input Pins tied together ?: 0
[06/03 14:39:47    207s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[06/03 14:39:47    207s] Number of Input/InOut Floating Pins            : 0
[06/03 14:39:47    207s] Number of Output Floating Pins                 : 0
[06/03 14:39:47    207s] Number of Output Term Marked TieHi/Lo         *: 0
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] Number of nets with tri-state drivers          : 0
[06/03 14:39:47    207s] Number of nets with parallel drivers           : 0
[06/03 14:39:47    207s] Number of nets with multiple drivers           : 0
[06/03 14:39:47    207s] Number of nets with no driver (No FanIn)       : 0
[06/03 14:39:47    207s] Number of Output Floating nets (No FanOut)     : 1
[06/03 14:39:47    207s] Number of High Fanout nets (>50)               : 0
[06/03 14:39:47    207s] **WARN: (IMPREPO-212):	There are 1 Floating I/O Pins.
[06/03 14:39:47    207s] **WARN: (IMPREPO-213):	There are 28 I/O Pins connected to Non-IO Insts.
[06/03 14:39:47    207s] Checking for any assigns in the netlist...
[06/03 14:39:47    207s] Assigns in module adder
[06/03 14:39:47    207s]   carry intadd_0/n1
[06/03 14:39:47    207s] Checking routing tracks.....
[06/03 14:39:47    207s] Checking other grids.....
[06/03 14:39:47    207s] Checking FINFET Grid is on Manufacture Grid.....

[06/03 14:39:47    207s] Checking core/die box is on Grid.....

[06/03 14:39:47    207s] Checking snap rule ......

[06/03 14:39:47    207s] Checking Row is on grid......

[06/03 14:39:47    207s] Checking AreaIO row.....
[06/03 14:39:47    207s] Checking routing blockage.....
[06/03 14:39:47    207s] Checking components.....
[06/03 14:39:47    207s] Checking constraints (guide/region/fence).....
[06/03 14:39:47    207s] Checking groups.....
[06/03 14:39:47    207s] Checking Ptn Core Box.....
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] Checking Preroutes.....
[06/03 14:39:47    207s] No. of regular pre-routes not on tracks : 0 
[06/03 14:39:47    207s]  Design check done.
[06/03 14:39:47    207s] Report saved in file checkDesign/adder.main.htm.ascii
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] *** Summary of all messages that are not suppressed in this session:
[06/03 14:39:47    207s] Severity  ID               Count  Summary                                  
[06/03 14:39:47    207s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[06/03 14:39:47    207s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[06/03 14:39:47    207s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[06/03 14:39:47    207s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[06/03 14:39:47    207s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[06/03 14:39:47    207s] WARNING   NRDB-733             2  %s %s in %s %s does not have a physical ...
[06/03 14:39:47    207s] WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
[06/03 14:39:47    207s] *** Message Summary: 360 warning(s), 0 error(s)
[06/03 14:39:47    207s] 
[06/03 14:39:47    207s] <CMD> check_timing
[06/03 14:39:47    208s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 14:39:48    208s] AAE DB initialization (MEM=6864.62 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/03 14:39:48    208s] #################################################################################
[06/03 14:39:48    208s] # Design Stage: PreRoute
[06/03 14:39:48    208s] # Design Name: adder
[06/03 14:39:48    208s] # Design Mode: 22nm
[06/03 14:39:48    208s] # Analysis Mode: MMMC Non-OCV 
[06/03 14:39:48    208s] # Parasitics Mode: No SPEF/RCDB 
[06/03 14:39:48    208s] # Signoff Settings: SI Off 
[06/03 14:39:48    208s] #################################################################################
[06/03 14:39:48    209s] Topological Sorting (REAL = 0:00:00.0, MEM = 6874.6M, InitMEM = 6872.6M)
[06/03 14:39:48    209s] Calculate delays in BcWc mode...
[06/03 14:39:48    209s] Start delay calculation (fullDC) (96 T). (MEM=3426.36)
[06/03 14:39:48    209s] Start AAE Lib Loading. (MEM=5358.68)
[06/03 14:39:49    209s] End AAE Lib Loading. (MEM=5578.75 CPU=0:00:00.2 Real=0:00:01.0)
[06/03 14:39:49    209s] End AAE Lib Interpolated Model. (MEM=5578.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 14:39:52    211s] Total number of fetched objects 36
[06/03 14:39:52    212s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/03 14:39:52    212s] End delay calculation. (MEM=2911.61 CPU=0:00:00.8 REAL=0:00:00.0)
[06/03 14:39:57    214s] End delay calculation (fullDC). (MEM=2888.41 CPU=0:00:05.5 REAL=0:00:09.0)
[06/03 14:39:57    214s] *** CDM Built up (cpu=0:00:05.9  real=0:00:09.0  mem= 9039.5M) ***
[06/03 14:39:58    216s] <CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
[06/03 14:39:58    216s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[06/03 14:39:58    216s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:03:37.5/0:03:58.8 (0.9), mem = 5906.4M
[06/03 14:39:58    216s] Set Using Default Delay Limit as 101.
[06/03 14:39:58    216s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/03 14:39:58    216s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[06/03 14:39:58    216s] Set Default Net Delay as 0 ps.
[06/03 14:39:58    216s] Set Default Net Load as 0 pF. 
[06/03 14:39:58    216s] Set Default Input Pin Transition as 1 ps.
[06/03 14:39:58    216s] INFO: setAnalysisMode clkSrcPath true -> false
[06/03 14:39:58    216s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[06/03 14:39:58    216s] Cell adder LLGs are deleted
[06/03 14:39:58    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:58    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:58    216s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5847.4M, EPOCH TIME: 1748975998.591619
[06/03 14:39:58    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:58    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:58    216s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5847.4M, EPOCH TIME: 1748975998.592381
[06/03 14:39:58    216s] Max number of tech site patterns supported in site array is 256.
[06/03 14:39:58    216s] Core basic site is GF22_DST
[06/03 14:39:58    217s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:39:58    217s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:39:58    217s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:39:58    217s] SiteArray: use 20,480 bytes
[06/03 14:39:58    217s] SiteArray: current memory after site array memory allocation 5879.5M
[06/03 14:39:58    217s] SiteArray: FP blocked sites are writable
[06/03 14:39:58    217s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5879.5M, EPOCH TIME: 1748975998.911868
[06/03 14:39:59    219s] Process 45 wires and vias for routing blockage analysis
[06/03 14:39:59    219s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.240, REAL:0.175, MEM:5879.5M, EPOCH TIME: 1748975999.086754
[06/03 14:39:59    219s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:39:59    219s] Atter site array init, number of instance map data is 0.
[06/03 14:39:59    219s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.700, REAL:0.573, MEM:5879.5M, EPOCH TIME: 1748975999.165731
[06/03 14:39:59    219s] 
[06/03 14:39:59    219s] 
[06/03 14:39:59    219s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:39:59    219s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.720, REAL:0.576, MEM:5879.5M, EPOCH TIME: 1748975999.167870
[06/03 14:39:59    219s] Cell adder LLGs are deleted
[06/03 14:39:59    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:59    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:39:59    219s] Starting delay calculation for Setup views
[06/03 14:39:59    219s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 14:39:59    219s] AAE DB initialization (MEM=5889 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/03 14:39:59    219s] #################################################################################
[06/03 14:39:59    219s] # Design Stage: PreRoute
[06/03 14:39:59    219s] # Design Name: adder
[06/03 14:39:59    219s] # Design Mode: 22nm
[06/03 14:39:59    219s] # Analysis Mode: MMMC Non-OCV 
[06/03 14:39:59    219s] # Parasitics Mode: No SPEF/RCDB 
[06/03 14:39:59    219s] # Signoff Settings: SI Off 
[06/03 14:39:59    219s] #################################################################################
[06/03 14:39:59    220s] Topological Sorting (REAL = 0:00:00.0, MEM = 6020.4M, InitMEM = 6019.4M)
[06/03 14:40:00    220s] Calculate delays in BcWc mode...
[06/03 14:40:00    220s] Start delay calculation (fullDC) (96 T). (MEM=3870.84)
[06/03 14:40:00    220s] Start AAE Lib Loading. (MEM=6039.48)
[06/03 14:40:00    221s] End AAE Lib Loading. (MEM=6259.55 CPU=0:00:00.2 Real=0:00:00.0)
[06/03 14:40:00    221s] End AAE Lib Interpolated Model. (MEM=6259.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 14:40:00    222s] Total number of fetched objects 36
[06/03 14:40:00    222s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/03 14:40:00    222s] End delay calculation. (MEM=4003.25 CPU=0:00:00.8 REAL=0:00:00.0)
[06/03 14:40:04    224s] End delay calculation (fullDC). (MEM=3351.94 CPU=0:00:03.2 REAL=0:00:04.0)
[06/03 14:40:04    224s] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 9624.1M) ***
[06/03 14:40:05    224s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:03:46 mem=6084.1M)
[06/03 14:40:05    225s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.484  | 99.484  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 16.046%
------------------------------------------------------------------

[06/03 14:40:05    225s] Resetting back High Fanout Nets as non-ideal
[06/03 14:40:05    225s] Set Using Default Delay Limit as 1000.
[06/03 14:40:05    225s] Set Default Net Delay as 1000 ps.
[06/03 14:40:05    225s] Set Default Input Pin Transition as 0.1 ps.
[06/03 14:40:05    225s] Set Default Net Load as 0.5 pF. 
[06/03 14:40:05    225s] Reported timing to dir timingReports
[06/03 14:40:05    225s] Total CPU time: 8.82 sec
[06/03 14:40:05    225s] Total Real time: 7.0 sec
[06/03 14:40:05    225s] Total Memory Usage: 6029.996094 Mbytes
[06/03 14:40:05    225s] *** timeDesign #1 [finish] () : cpu/real = 0:00:08.6/0:00:07.1 (1.2), totSession cpu/real = 0:03:46.2/0:04:05.9 (0.9), mem = 6030.0M
[06/03 14:40:05    225s] 
[06/03 14:40:05    225s] =============================================================================================
[06/03 14:40:05    225s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[06/03 14:40:05    225s] =============================================================================================
[06/03 14:40:05    225s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:40:05    225s] ---------------------------------------------------------------------------------------------
[06/03 14:40:05    225s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:40:05    225s] [ OptSummaryReport       ]      1   0:00:00.6  (   8.6 % )     0:00:07.0 /  0:00:08.5    1.2
[06/03 14:40:05    225s] [ UpdateTimingGraph      ]      1   0:00:00.8  (  11.2 % )     0:00:06.3 /  0:00:05.6    0.9
[06/03 14:40:05    225s] [ FullDelayCalc          ]      1   0:00:05.2  (  72.7 % )     0:00:05.2 /  0:00:04.4    0.9
[06/03 14:40:05    225s] [ TimingUpdate           ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.4    1.4
[06/03 14:40:05    225s] [ TimingReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.7
[06/03 14:40:05    225s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[06/03 14:40:05    225s] [ MISC                   ]          0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    0.9
[06/03 14:40:05    225s] ---------------------------------------------------------------------------------------------
[06/03 14:40:05    225s]  timeDesign #1 TOTAL                0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:08.6    1.2
[06/03 14:40:05    225s] ---------------------------------------------------------------------------------------------
[06/03 14:40:05    225s] 
[06/03 14:40:05    225s] <CMD> setEndCapMode -bottomEdge UDB116SVT24_CAPT_1
[06/03 14:40:05    225s] <CMD> setEndCapMode -topEdge UDB116SVT24_CAPB_1
[06/03 14:40:05    225s] <CMD> setEndCapMode -rightEdge UDB116SVT24_CAPL9_1
[06/03 14:40:05    225s] <CMD> setEndCapMode -leftEdge UDB116SVT24_CAPR9_1
[06/03 14:40:05    225s] <CMD> setEndCapMode -rightTopCorner UDB116SVT24_CAPBOUCL9_1
[06/03 14:40:05    225s] <CMD> setEndCapMode -rightBottomCorner UDB116SVT24_CAPTOUCL9_1
[06/03 14:40:05    225s] <CMD> setEndCapMode -leftTopCorner UDB116SVT24_CAPBOUCR9_1
[06/03 14:40:05    225s] <CMD> setEndCapMode -leftBottomCorner UDB116SVT24_CAPTOUCR9_1
[06/03 14:40:05    225s] <CMD> addEndCap
[06/03 14:40:05    225s] # Resetting pin-track-align track data.
[06/03 14:40:05    225s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:6030.0M, EPOCH TIME: 1748976005.655993
[06/03 14:40:05    225s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6030.0M, EPOCH TIME: 1748976005.656158
[06/03 14:40:05    225s] Processing tracks to init pin-track alignment.
[06/03 14:40:05    225s] z: 1, totalTracks: 1
[06/03 14:40:05    225s] z: 3, totalTracks: 1
[06/03 14:40:05    225s] z: 5, totalTracks: 1
[06/03 14:40:05    225s] z: 7, totalTracks: 1
[06/03 14:40:05    225s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:40:05    225s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:40:05    225s] Initializing Route Infrastructure for color support ...
[06/03 14:40:05    225s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6030.0M, EPOCH TIME: 1748976005.656529
[06/03 14:40:05    225s] ### Add 31 auto generated vias to default rule
[06/03 14:40:05    225s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.004, MEM:6030.0M, EPOCH TIME: 1748976005.660389
[06/03 14:40:05    225s] Route Infrastructure Initialized for color support successfully.
[06/03 14:40:05    225s] Cell adder LLGs are deleted
[06/03 14:40:05    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:05    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:05    225s] # Building adder llgBox search-tree.
[06/03 14:40:05    225s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:40:05    225s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6030.0M, EPOCH TIME: 1748976005.671959
[06/03 14:40:05    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:05    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:05    225s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:6030.0M, EPOCH TIME: 1748976005.672570
[06/03 14:40:05    225s] Max number of tech site patterns supported in site array is 256.
[06/03 14:40:05    225s] Core basic site is GF22_DST
[06/03 14:40:05    226s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 14:40:05    226s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/03 14:40:05    226s] Fast DP-INIT is on for default
[06/03 14:40:05    226s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:40:06    226s] Atter site array init, number of instance map data is 0.
[06/03 14:40:06    226s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:1.570, REAL:0.387, MEM:6054.0M, EPOCH TIME: 1748976006.059980
[06/03 14:40:06    226s] 
[06/03 14:40:06    226s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:40:06    226s] 
[06/03 14:40:06    226s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:06    226s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:1.580, REAL:0.390, MEM:6054.0M, EPOCH TIME: 1748976006.061978
[06/03 14:40:06    226s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6054.0M, EPOCH TIME: 1748976006.062082
[06/03 14:40:06    226s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.010, REAL:0.001, MEM:6054.0M, EPOCH TIME: 1748976006.063484
[06/03 14:40:06    226s] [CPU] DPlace-Init (cpu=0:00:01.6, real=0:00:01.0, mem=6054.0MB).
[06/03 14:40:06    226s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.600, REAL:0.408, MEM:6054.0M, EPOCH TIME: 1748976006.063865
[06/03 14:40:06    226s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:1.600, REAL:0.408, MEM:6054.0M, EPOCH TIME: 1748976006.063943
[06/03 14:40:06    226s] OPERPROF: Starting Craete-Site-Pattern-For-EndCap at level 1, MEM:6054.0M, EPOCH TIME: 1748976006.064094
[06/03 14:40:06    226s] OPERPROF: Finished Craete-Site-Pattern-For-EndCap at level 1, CPU:0.000, REAL:0.000, MEM:6054.0M, EPOCH TIME: 1748976006.064200
[06/03 14:40:06    226s] *INFO*: Added 130 triple-well end caps with prefix 'ENDCAP'.
[06/03 14:40:06    226s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:6054.0M, EPOCH TIME: 1748976006.070025
[06/03 14:40:06    226s] For 130 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:6054.0M, EPOCH TIME: 1748976006.070341
[06/03 14:40:06    226s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6054.0M, EPOCH TIME: 1748976006.070429
[06/03 14:40:06    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[06/03 14:40:06    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    226s] Cell adder LLGs are deleted
[06/03 14:40:06    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    226s] # Resetting pin-track-align track data.
[06/03 14:40:06    226s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.020, REAL:0.021, MEM:6054.0M, EPOCH TIME: 1748976006.091030
[06/03 14:40:06    226s] <CMD> addWellTap -cell UDB116SVT24_TAPSS -cellInterval 100
[06/03 14:40:06    226s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:6054.0M, EPOCH TIME: 1748976006.093868
[06/03 14:40:06    226s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6054.0M, EPOCH TIME: 1748976006.094039
[06/03 14:40:06    226s] Processing tracks to init pin-track alignment.
[06/03 14:40:06    226s] z: 1, totalTracks: 1
[06/03 14:40:06    226s] z: 3, totalTracks: 1
[06/03 14:40:06    226s] z: 5, totalTracks: 1
[06/03 14:40:06    226s] z: 7, totalTracks: 1
[06/03 14:40:06    226s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:40:06    226s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:40:06    226s] Initializing Route Infrastructure for color support ...
[06/03 14:40:06    226s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6054.0M, EPOCH TIME: 1748976006.094361
[06/03 14:40:06    226s] ### Add 31 auto generated vias to default rule
[06/03 14:40:06    226s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.010, REAL:0.004, MEM:6054.0M, EPOCH TIME: 1748976006.098117
[06/03 14:40:06    226s] Route Infrastructure Initialized for color support successfully.
[06/03 14:40:06    226s] Cell adder LLGs are deleted
[06/03 14:40:06    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    226s] # Building adder llgBox search-tree.
[06/03 14:40:06    226s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:40:06    226s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6054.0M, EPOCH TIME: 1748976006.104961
[06/03 14:40:06    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    226s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:6054.0M, EPOCH TIME: 1748976006.105485
[06/03 14:40:06    226s] Max number of tech site patterns supported in site array is 256.
[06/03 14:40:06    226s] Core basic site is GF22_DST
[06/03 14:40:06    227s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 14:40:06    227s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:40:06    227s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:40:06    227s] SiteArray: use 20,480 bytes
[06/03 14:40:06    227s] SiteArray: current memory after site array memory allocation 6054.0M
[06/03 14:40:06    227s] SiteArray: FP blocked sites are writable
[06/03 14:40:06    227s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:40:06    227s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:6054.0M, EPOCH TIME: 1748976006.405228
[06/03 14:40:06    228s] Process 45 wires and vias for routing blockage analysis
[06/03 14:40:06    228s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.870, REAL:0.134, MEM:6054.0M, EPOCH TIME: 1748976006.538815
[06/03 14:40:06    228s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:40:06    228s] Atter site array init, number of instance map data is 0.
[06/03 14:40:06    228s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:2.130, REAL:0.503, MEM:6054.0M, EPOCH TIME: 1748976006.608413
[06/03 14:40:06    228s] 
[06/03 14:40:06    228s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:40:06    228s] 
[06/03 14:40:06    228s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:06    228s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:2.130, REAL:0.506, MEM:6054.0M, EPOCH TIME: 1748976006.611053
[06/03 14:40:06    228s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6054.0M, EPOCH TIME: 1748976006.611160
[06/03 14:40:06    228s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.020, REAL:0.001, MEM:6054.0M, EPOCH TIME: 1748976006.612504
[06/03 14:40:06    228s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:00.0, mem=6054.0MB).
[06/03 14:40:06    228s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.160, REAL:0.519, MEM:6054.0M, EPOCH TIME: 1748976006.612869
[06/03 14:40:06    228s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:2.160, REAL:0.519, MEM:6054.0M, EPOCH TIME: 1748976006.612949
[06/03 14:40:06    228s] **WARN: (IMPSP-5134):	Setting cellInterval to 99.992 (microns) as a multiple of cell UDB116SVT24_TAPSS's techSite 'GF22_DST' width of 0.116 microns
[06/03 14:40:06    228s] Type 'man IMPSP-5134' for more detail.
[06/03 14:40:06    228s] For 12 new insts, OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6054.0M, EPOCH TIME: 1748976006.614147
[06/03 14:40:06    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:40:06    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    228s] Cell adder LLGs are deleted
[06/03 14:40:06    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    228s] # Resetting pin-track-align track data.
[06/03 14:40:06    228s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.020, REAL:0.021, MEM:6054.0M, EPOCH TIME: 1748976006.635551
[06/03 14:40:06    228s] Inserted 12 well-taps <UDB116SVT24_TAPSS> cells (prefix WELLTAP).
[06/03 14:40:06    228s] <CMD> setPlaceMode -place_global_cong_effort high
[06/03 14:40:06    228s] <CMD> setPlaceMode -place_global_clock_power_driven true
[06/03 14:40:06    228s] <CMD> setPlaceMode -place_global_clock_power_driven_effort high
[06/03 14:40:06    228s] <CMD> setPlaceMode -placeIOPins true -checkRoute true
[06/03 14:40:06    228s] <CMD> setPlaceMode -place_detail_check_inst_space_group true
[06/03 14:40:06    228s] <CMD> setPlaceMode -place_detail_legalization_inst_gap 1
[06/03 14:40:06    228s] <CMD> place_opt_design
[06/03 14:40:06    229s] #% Begin place_opt_design (date=06/03 14:40:06, mem=3829.6M)
[06/03 14:40:06    229s] **INFO: User settings:
[06/03 14:40:06    229s] setDesignMode -bottomRoutingLayer                     C1
[06/03 14:40:06    229s] setDesignMode -congEffort                             high
[06/03 14:40:06    229s] setDesignMode -flowEffort                             extreme
[06/03 14:40:06    229s] setDesignMode -process                                22
[06/03 14:40:06    229s] setExtractRCMode -coupling_c_th                       0.1
[06/03 14:40:06    229s] setExtractRCMode -relative_c_th                       1
[06/03 14:40:06    229s] setExtractRCMode -total_c_th                          0
[06/03 14:40:06    229s] setDelayCalMode -enable_high_fanout                   true
[06/03 14:40:06    229s] setDelayCalMode -engine                               aae
[06/03 14:40:06    229s] setDelayCalMode -ignoreNetLoad                        true
[06/03 14:40:06    229s] setDelayCalMode -socv_accuracy_mode                   low
[06/03 14:40:06    229s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware   true
[06/03 14:40:06    229s] setOptMode -opt_exp_buffer_congestion_aware_extreme   true
[06/03 14:40:06    229s] setOptMode -opt_exp_flow_effort_extreme               true
[06/03 14:40:06    229s] setOptMode -opt_area_recovery                         true
[06/03 14:40:06    229s] setPlaceMode -place_detail_check_inst_space_group     true
[06/03 14:40:06    229s] setPlaceMode -place_detail_check_route                true
[06/03 14:40:06    229s] setPlaceMode -place_detail_dpt_flow                   true
[06/03 14:40:06    229s] setPlaceMode -place_detail_legalization_inst_gap      1
[06/03 14:40:06    229s] setPlaceMode -place_global_clock_power_driven         true
[06/03 14:40:06    229s] setPlaceMode -place_global_clock_power_driven_effort  high
[06/03 14:40:06    229s] setPlaceMode -place_global_cong_effort                high
[06/03 14:40:06    229s] setPlaceMode -place_global_place_io_pins              true
[06/03 14:40:06    229s] setAnalysisMode -analysisType                         bcwc
[06/03 14:40:06    229s] setAnalysisMode -clkSrcPath                           false
[06/03 14:40:06    229s] setAnalysisMode -clockPropagation                     forcedIdeal
[06/03 14:40:06    229s] 
[06/03 14:40:06    229s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:03:50.1/0:04:07.0 (0.9), mem = 6054.0M
[06/03 14:40:06    229s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/03 14:40:06    229s] *** Starting GigaPlace ***
[06/03 14:40:06    229s] Starting place_opt_design V2 flow
[06/03 14:40:06    229s] #optDebug: fT-E <X 2 3 1 0>
[06/03 14:40:06    229s] OPERPROF: Starting DPlace-Init at level 1, MEM:6054.0M, EPOCH TIME: 1748976006.760997
[06/03 14:40:06    229s] Processing tracks to init pin-track alignment.
[06/03 14:40:06    229s] z: 1, totalTracks: 1
[06/03 14:40:06    229s] z: 3, totalTracks: 1
[06/03 14:40:06    229s] z: 5, totalTracks: 1
[06/03 14:40:06    229s] z: 7, totalTracks: 1
[06/03 14:40:06    229s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:40:06    229s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:40:06    229s] Initializing Route Infrastructure for color support ...
[06/03 14:40:06    229s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6054.0M, EPOCH TIME: 1748976006.761366
[06/03 14:40:06    229s] ### Add 31 auto generated vias to default rule
[06/03 14:40:06    229s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:6054.0M, EPOCH TIME: 1748976006.765290
[06/03 14:40:06    229s] Route Infrastructure Initialized for color support successfully.
[06/03 14:40:06    229s] Cell adder LLGs are deleted
[06/03 14:40:06    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    229s] # Building adder llgBox search-tree.
[06/03 14:40:06    229s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:40:06    229s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6054.0M, EPOCH TIME: 1748976006.773436
[06/03 14:40:06    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:06    229s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6054.0M, EPOCH TIME: 1748976006.774028
[06/03 14:40:06    229s] Max number of tech site patterns supported in site array is 256.
[06/03 14:40:06    229s] Core basic site is GF22_DST
[06/03 14:40:07    231s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:40:07    231s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:40:07    231s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:40:07    231s] SiteArray: use 20,480 bytes
[06/03 14:40:07    231s] SiteArray: current memory after site array memory allocation 6054.0M
[06/03 14:40:07    231s] SiteArray: FP blocked sites are writable
[06/03 14:40:07    231s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:40:07    231s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6054.0M, EPOCH TIME: 1748976007.190709
[06/03 14:40:07    233s] Process 45 wires and vias for routing blockage analysis
[06/03 14:40:07    233s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:2.210, REAL:0.313, MEM:6054.0M, EPOCH TIME: 1748976007.503873
[06/03 14:40:07    233s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:40:07    233s] Atter site array init, number of instance map data is 0.
[06/03 14:40:07    233s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:4.240, REAL:0.805, MEM:6054.0M, EPOCH TIME: 1748976007.578948
[06/03 14:40:07    233s] 
[06/03 14:40:07    233s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:40:07    233s] 
[06/03 14:40:07    233s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:07    233s] OPERPROF:     Starting CMU at level 3, MEM:6054.0M, EPOCH TIME: 1748976007.581661
[06/03 14:40:07    233s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:6054.0M, EPOCH TIME: 1748976007.582340
[06/03 14:40:07    233s] 
[06/03 14:40:07    233s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:40:07    233s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:4.250, REAL:0.809, MEM:6054.0M, EPOCH TIME: 1748976007.582508
[06/03 14:40:07    233s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6054.0M, EPOCH TIME: 1748976007.582602
[06/03 14:40:07    233s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.001, MEM:6054.0M, EPOCH TIME: 1748976007.584068
[06/03 14:40:07    233s] [CPU] DPlace-Init (cpu=0:00:04.3, real=0:00:01.0, mem=6054.0MB).
[06/03 14:40:07    233s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.270, REAL:0.824, MEM:6054.0M, EPOCH TIME: 1748976007.584565
[06/03 14:40:07    233s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6054.0M, EPOCH TIME: 1748976007.584646
[06/03 14:40:07    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:40:07    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:07    233s] Cell adder LLGs are deleted
[06/03 14:40:07    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:07    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:07    233s] # Resetting pin-track-align track data.
[06/03 14:40:07    233s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.023, MEM:6054.0M, EPOCH TIME: 1748976007.607736
[06/03 14:40:07    233s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:54.4/0:04:07.9 (0.9), mem = 6054.0M
[06/03 14:40:07    233s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/03 14:40:07    233s] no activity file in design. spp won't run.
[06/03 14:40:07    233s] {MMLU 0 0 36}
[06/03 14:40:07    233s] [oiLAM] Zs 11, 12
[06/03 14:40:07    233s] ### Creating LA Mngr. totSessionCpu=0:03:55 mem=6054.0M
[06/03 14:40:07    233s] ### Creating LA Mngr, finished. totSessionCpu=0:03:55 mem=6054.0M
[06/03 14:40:07    233s] *** Start deleteBufferTree ***
[06/03 14:40:07    233s] Info: Detect buffers to remove automatically.
[06/03 14:40:07    233s] Analyzing netlist ...
[06/03 14:40:07    233s] Updating netlist
[06/03 14:40:07    233s] 
[06/03 14:40:08    233s] *summary: 0 instances (buffers/inverters) removed
[06/03 14:40:08    233s] *** Finish deleteBufferTree (0:00:00.2) ***
[06/03 14:40:08    233s] Info: 96 threads available for lower-level modules during optimization.
[06/03 14:40:08    233s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6061.0M, EPOCH TIME: 1748976008.116024
[06/03 14:40:08    233s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[06/03 14:40:08    233s]  Deleted 0 physical inst  (cell - / prefix -).
[06/03 14:40:08    233s] Did not delete 142 physical insts as they were marked preplaced.
[06/03 14:40:08    233s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:6061.0M, EPOCH TIME: 1748976008.116973
[06/03 14:40:08    233s] INFO: #ExclusiveGroups=0
[06/03 14:40:08    233s] INFO: There are no Exclusive Groups.
[06/03 14:40:08    233s] No user-set net weight.
[06/03 14:40:08    233s] Net fanout histogram:
[06/03 14:40:08    233s] 2		: 33 (91.7%) nets
[06/03 14:40:08    233s] 3		: 3 (8.3%) nets
[06/03 14:40:08    233s] 4     -	14	: 0 (0.0%) nets
[06/03 14:40:08    233s] 15    -	39	: 0 (0.0%) nets
[06/03 14:40:08    233s] 40    -	79	: 0 (0.0%) nets
[06/03 14:40:08    233s] 80    -	159	: 0 (0.0%) nets
[06/03 14:40:08    233s] 160   -	319	: 0 (0.0%) nets
[06/03 14:40:08    233s] 320   -	639	: 0 (0.0%) nets
[06/03 14:40:08    233s] 640   -	1279	: 0 (0.0%) nets
[06/03 14:40:08    233s] 1280  -	2559	: 0 (0.0%) nets
[06/03 14:40:08    233s] 2560  -	5119	: 0 (0.0%) nets
[06/03 14:40:08    233s] 5120+		: 0 (0.0%) nets
[06/03 14:40:08    233s] no activity file in design. spp won't run.
[06/03 14:40:08    233s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[06/03 14:40:08    233s] Scan chains were not defined.
[06/03 14:40:08    233s] Processing tracks to init pin-track alignment.
[06/03 14:40:08    233s] z: 1, totalTracks: 1
[06/03 14:40:08    233s] z: 3, totalTracks: 1
[06/03 14:40:08    233s] z: 5, totalTracks: 1
[06/03 14:40:08    233s] z: 7, totalTracks: 1
[06/03 14:40:08    233s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/03 14:40:08    233s] #spOpts: rpCkHalo=4 
[06/03 14:40:08    233s] Initializing Route Infrastructure for color support ...
[06/03 14:40:08    233s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:6061.0M, EPOCH TIME: 1748976008.118635
[06/03 14:40:08    233s] ### Add 31 auto generated vias to default rule
[06/03 14:40:08    233s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.010, REAL:0.004, MEM:6061.0M, EPOCH TIME: 1748976008.123018
[06/03 14:40:08    233s] Route Infrastructure Initialized for color support successfully.
[06/03 14:40:08    233s] Cell adder LLGs are deleted
[06/03 14:40:08    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:08    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:08    233s] # Building adder llgBox search-tree.
[06/03 14:40:08    233s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:40:08    233s] #std cell=152 (142 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[06/03 14:40:08    233s] #ioInst=0 #net=36 #term=75 #term/net=2.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=28
[06/03 14:40:08    233s] stdCell: 152 single + 0 double + 0 multi
[06/03 14:40:08    233s] Total standard cell length = 0.0716 (mm), area = 0.0000 (mm^2)
[06/03 14:40:08    233s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6061.0M, EPOCH TIME: 1748976008.137523
[06/03 14:40:08    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:08    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:08    233s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6061.0M, EPOCH TIME: 1748976008.138101
[06/03 14:40:08    233s] Max number of tech site patterns supported in site array is 256.
[06/03 14:40:08    233s] Core basic site is GF22_DST
[06/03 14:40:08    233s] Processing tracks to init pin-track alignment.
[06/03 14:40:08    233s] z: 1, totalTracks: 1
[06/03 14:40:08    233s] z: 3, totalTracks: 1
[06/03 14:40:08    233s] z: 5, totalTracks: 1
[06/03 14:40:08    233s] z: 7, totalTracks: 1
[06/03 14:40:08    235s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 14:40:08    235s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:40:08    235s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:40:08    235s] SiteArray: use 20,480 bytes
[06/03 14:40:08    235s] SiteArray: current memory after site array memory allocation 6061.0M
[06/03 14:40:08    235s] SiteArray: FP blocked sites are writable
[06/03 14:40:08    235s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:40:08    235s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:6061.0M, EPOCH TIME: 1748976008.609583
[06/03 14:40:08    237s] Process 45 wires and vias for routing blockage analysis
[06/03 14:40:08    237s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:2.020, REAL:0.283, MEM:6061.0M, EPOCH TIME: 1748976008.892618
[06/03 14:40:08    237s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:40:08    237s] Atter site array init, number of instance map data is 0.
[06/03 14:40:08    237s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:3.990, REAL:0.757, MEM:6061.0M, EPOCH TIME: 1748976008.894767
[06/03 14:40:08    237s] 
[06/03 14:40:08    237s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:40:08    237s] 
[06/03 14:40:08    237s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:08    237s] OPERPROF: Finished SiteArray-Init at level 1, CPU:4.000, REAL:0.760, MEM:6061.0M, EPOCH TIME: 1748976008.897505
[06/03 14:40:08    237s] 
[06/03 14:40:08    237s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:40:08    237s] 
[06/03 14:40:08    237s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:08    237s] Average module density = 0.308.
[06/03 14:40:08    237s] Density for the design = 0.308.
[06/03 14:40:08    237s]        = stdcell_area 155 sites (10 um^2) / alloc_area 504 sites (32 um^2).
[06/03 14:40:08    237s] Pin Density = 0.07764.
[06/03 14:40:08    237s]             = total # of pins 75 / total area 966.
[06/03 14:40:08    237s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:6061.0M, EPOCH TIME: 1748976008.898133
[06/03 14:40:08    237s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:6061.0M, EPOCH TIME: 1748976008.898309
[06/03 14:40:08    237s] OPERPROF: Starting pre-place ADS at level 1, MEM:6061.0M, EPOCH TIME: 1748976008.898424
[06/03 14:40:08    237s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:6061.0M, EPOCH TIME: 1748976008.898774
[06/03 14:40:08    237s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:6061.0M, EPOCH TIME: 1748976008.898871
[06/03 14:40:08    237s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:6061.0M, EPOCH TIME: 1748976008.898977
[06/03 14:40:08    237s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:6061.0M, EPOCH TIME: 1748976008.899069
[06/03 14:40:08    237s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:6061.0M, EPOCH TIME: 1748976008.899148
[06/03 14:40:08    237s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:6061.0M, EPOCH TIME: 1748976008.899272
[06/03 14:40:08    237s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:6061.0M, EPOCH TIME: 1748976008.899352
[06/03 14:40:08    237s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:6061.0M, EPOCH TIME: 1748976008.899430
[06/03 14:40:08    237s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:6061.0M, EPOCH TIME: 1748976008.899507
[06/03 14:40:08    237s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:6061.0M, EPOCH TIME: 1748976008.899608
[06/03 14:40:08    237s] ADSU 0.308 -> 0.329. site 504.000 -> 471.800. GS 4.320
[06/03 14:40:08    237s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:6061.0M, EPOCH TIME: 1748976008.899885
[06/03 14:40:08    237s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:6056.0M, EPOCH TIME: 1748976008.902364
[06/03 14:40:08    237s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:6056.0M, EPOCH TIME: 1748976008.902506
[06/03 14:40:08    237s] spContextMPad 3 3.
[06/03 14:40:08    237s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:6056.0M, EPOCH TIME: 1748976008.902841
[06/03 14:40:08    237s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.001, MEM:6056.0M, EPOCH TIME: 1748976008.902938
[06/03 14:40:08    237s] Initial padding reaches pin density 0.336 for top
[06/03 14:40:08    237s] InitPadU 0.329 -> 0.373 for top
[06/03 14:40:08    237s] Enabling multi-CPU acceleration with 96 CPU(s) for placement
[06/03 14:40:08    237s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:6056.0M, EPOCH TIME: 1748976008.903649
[06/03 14:40:08    237s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:6056.0M, EPOCH TIME: 1748976008.903773
[06/03 14:40:08    237s] OPERPROF: Starting Section-Head-Init at level 1, MEM:6056.0M, EPOCH TIME: 1748976008.904039
[06/03 14:40:08    237s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:6056.0M, EPOCH TIME: 1748976008.904157
[06/03 14:40:08    237s] === lastAutoLevel = 5 
[06/03 14:40:08    237s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:6056.0M, EPOCH TIME: 1748976008.904472
[06/03 14:40:08    237s] no activity file in design. spp won't run.
[06/03 14:40:08    237s] [spp] 0
[06/03 14:40:08    237s] [adp] 0:1:1:2
[06/03 14:40:08    237s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.000, MEM:6056.0M, EPOCH TIME: 1748976008.904676
[06/03 14:40:08    237s] Clock gating cells determined by native netlist tracing.
[06/03 14:40:08    237s] no activity file in design. spp won't run.
[06/03 14:40:08    237s] no activity file in design. spp won't run.
[06/03 14:40:08    237s] OPERPROF: Starting NP-MAIN at level 1, MEM:6056.0M, EPOCH TIME: 1748976008.905055
[06/03 14:40:09    237s] OPERPROF:   Starting NP-Place at level 2, MEM:6792.3M, EPOCH TIME: 1748976009.950358
[06/03 14:40:10    238s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/03 14:40:10    238s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/03 14:40:10    238s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 6312.1M
[06/03 14:40:10    238s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/03 14:40:10    238s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/03 14:40:10    238s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 6312.1M
[06/03 14:40:10    238s] OPERPROF:     Starting InitSKP at level 3, MEM:6312.1M, EPOCH TIME: 1748976010.086655
[06/03 14:40:10    238s] 
[06/03 14:40:10    238s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:40:10    238s] TLC MultiMap info (StdDelay):
[06/03 14:40:10    238s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:40:10    238s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:40:10    238s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:40:10    238s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:40:10    238s]  Setting StdDelay to: 6.1ps
[06/03 14:40:10    238s] 
[06/03 14:40:10    238s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:40:10    238s] 
[06/03 14:40:10    238s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:40:10    238s] 
[06/03 14:40:10    238s] TimeStamp Deleting Cell Server End ...
[06/03 14:40:10    239s] 
[06/03 14:40:10    239s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:40:10    239s] TLC MultiMap info (StdDelay):
[06/03 14:40:10    239s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:40:10    239s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:40:10    239s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:40:10    239s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:40:10    239s]  Setting StdDelay to: 6.1ps
[06/03 14:40:10    239s] 
[06/03 14:40:10    239s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:40:13    243s] 
[06/03 14:40:13    243s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:40:13    243s] 
[06/03 14:40:13    243s] TimeStamp Deleting Cell Server End ...
[06/03 14:40:13    243s] 
[06/03 14:40:13    243s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:40:13    243s] TLC MultiMap info (StdDelay):
[06/03 14:40:13    243s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:40:13    243s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:40:13    243s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:40:13    243s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:40:13    243s]  Setting StdDelay to: 6.1ps
[06/03 14:40:13    243s] 
[06/03 14:40:13    243s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:40:21    265s] *** Distribution of endpoint levels
[06/03 14:40:21    265s]   [0-9]: 4 / 10 = 40.00%
[06/03 14:40:21    265s]   [10-19]: 6 / 10 = 60.00%
[06/03 14:40:21    265s]   [20-29]: 0 / 10 = 0.00%
[06/03 14:40:21    265s]   [30-39]: 0 / 10 = 0.00%
[06/03 14:40:21    265s]   [40-49]: 0 / 10 = 0.00%
[06/03 14:40:21    265s]   [50-59]: 0 / 10 = 0.00%
[06/03 14:40:21    265s]   [60-69]: 0 / 10 = 0.00%
[06/03 14:40:21    265s]   [70-79]: 0 / 10 = 0.00%
[06/03 14:40:21    265s]   [80-89]: 0 / 10 = 0.00%
[06/03 14:40:21    265s]   [90+]: 0 / 10 = 0.00%
[06/03 14:40:21    265s] Max Level = 19, on carry
[06/03 14:40:22    269s] *** Finished SKP initialization (cpu=0:00:30.5, real=0:00:12.0)***
[06/03 14:40:22    269s] OPERPROF:     Finished InitSKP at level 3, CPU:30.550, REAL:12.125, MEM:9073.4M, EPOCH TIME: 1748976022.211969
[06/03 14:40:22    272s] SKP will use view:
[06/03 14:40:22    272s]   view_slow_mission
[06/03 14:40:22    272s] exp_mt_sequential is set from setPlaceMode option to 1
[06/03 14:40:22    272s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=32)
[06/03 14:40:22    272s] place_exp_mt_interval set to default 32
[06/03 14:40:22    272s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/03 14:40:22    273s] Iteration  3: Total net bbox = 5.202e-02 (2.73e-02 2.47e-02)
[06/03 14:40:22    273s]               Est.  stn bbox = 5.202e-02 (2.73e-02 2.47e-02)
[06/03 14:40:22    273s]               cpu = 0:00:34.3 real = 0:00:12.0 mem = 11533.5M
[06/03 14:40:23    275s] Iteration  4: Total net bbox = 3.681e+00 (1.09e-01 3.57e+00)
[06/03 14:40:23    275s]               Est.  stn bbox = 3.681e+00 (1.09e-01 3.57e+00)
[06/03 14:40:23    275s]               cpu = 0:00:02.2 real = 0:00:01.0 mem = 11565.5M
[06/03 14:40:23    275s] Iteration  5: Total net bbox = 3.681e+00 (1.09e-01 3.57e+00)
[06/03 14:40:23    275s]               Est.  stn bbox = 3.681e+00 (1.09e-01 3.57e+00)
[06/03 14:40:23    275s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 11565.5M
[06/03 14:40:23    275s] OPERPROF:   Finished NP-Place at level 2, CPU:37.400, REAL:13.437, MEM:11053.4M, EPOCH TIME: 1748976023.387613
[06/03 14:40:23    275s] OPERPROF: Finished NP-MAIN at level 1, CPU:37.490, REAL:14.484, MEM:11053.4M, EPOCH TIME: 1748976023.389047
[06/03 14:40:23    275s] [adp] clock
[06/03 14:40:23    275s] [adp] weight, nr nets, wire length
[06/03 14:40:23    275s] [adp]      0        0  0.000000
[06/03 14:40:23    275s] [adp] data
[06/03 14:40:23    275s] [adp] weight, nr nets, wire length
[06/03 14:40:23    275s] [adp]      0       36  329.655000
[06/03 14:40:23    275s] [adp] 0.000000|0.000000|0.000000
[06/03 14:40:23    275s] Iteration  6: Total net bbox = 1.069e+02 (2.65e+01 8.04e+01)
[06/03 14:40:23    275s]               Est.  stn bbox = 1.069e+02 (2.65e+01 8.04e+01)
[06/03 14:40:23    275s]               cpu = 0:00:37.5 real = 0:00:15.0 mem = 11053.4M
[06/03 14:40:23    275s] Clear WL Bound Manager after Global Placement... 
[06/03 14:40:23    275s] Finished Global Placement (cpu=0:00:37.5, real=0:00:15.0, mem=11053.4M)
[06/03 14:40:23    275s] Placement multithread real runtime: 0:00:15.0 with 96 threads.
[06/03 14:40:23    275s] Keep Tdgp Graph and DB for later use
[06/03 14:40:23    275s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[06/03 14:40:23    275s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:11053.4M, EPOCH TIME: 1748976023.390694
[06/03 14:40:23    275s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:11053.4M, EPOCH TIME: 1748976023.390830
[06/03 14:40:23    275s] Saved padding area to DB
[06/03 14:40:23    275s] Cell adder LLGs are deleted
[06/03 14:40:23    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:40:23    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:23    275s] # Resetting pin-track-align track data.
[06/03 14:40:23    275s] Solver runtime cpu: 0:00:01.9 real: 0:00:00.5
[06/03 14:40:23    275s] Core Placement runtime cpu: 0:00:37.5 real: 0:00:15.0
[06/03 14:40:23    275s] Begin: Reorder Scan Chains
[06/03 14:40:23    275s] End: Reorder Scan Chains
[06/03 14:40:23    275s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:11053.4M, EPOCH TIME: 1748976023.404061
[06/03 14:40:23    275s] OPERPROF:   Starting DPlace-Init at level 2, MEM:11053.4M, EPOCH TIME: 1748976023.404279
[06/03 14:40:23    275s] Processing tracks to init pin-track alignment.
[06/03 14:40:23    275s] z: 1, totalTracks: 1
[06/03 14:40:23    275s] z: 3, totalTracks: 1
[06/03 14:40:23    275s] z: 5, totalTracks: 1
[06/03 14:40:23    275s] z: 7, totalTracks: 1
[06/03 14:40:23    275s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/03 14:40:23    275s] #spOpts: rpCkHalo=4 
[06/03 14:40:23    275s] Initializing Route Infrastructure for color support ...
[06/03 14:40:23    275s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:11053.4M, EPOCH TIME: 1748976023.405079
[06/03 14:40:23    275s] ### Add 31 auto generated vias to default rule
[06/03 14:40:23    275s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.007, MEM:11053.4M, EPOCH TIME: 1748976023.412114
[06/03 14:40:23    275s] Route Infrastructure Initialized for color support successfully.
[06/03 14:40:23    275s] Cell adder LLGs are deleted
[06/03 14:40:23    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:23    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:23    275s] # Building adder llgBox search-tree.
[06/03 14:40:23    275s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:40:23    275s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:11053.4M, EPOCH TIME: 1748976023.425550
[06/03 14:40:23    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:23    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:23    275s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:11053.4M, EPOCH TIME: 1748976023.426532
[06/03 14:40:23    275s] Max number of tech site patterns supported in site array is 256.
[06/03 14:40:23    275s] Core basic site is GF22_DST
[06/03 14:40:24    279s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 14:40:24    279s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/03 14:40:24    279s] Fast DP-INIT is on for default
[06/03 14:40:24    279s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7fcd11a9f580.
[06/03 14:40:24    279s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 2 thread pools are available.
[06/03 14:40:24    279s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:40:24    279s] Atter site array init, number of instance map data is 0.
[06/03 14:40:24    279s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:3.760, REAL:0.717, MEM:12589.8M, EPOCH TIME: 1748976024.143171
[06/03 14:40:24    279s] 
[06/03 14:40:24    279s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:40:24    279s] 
[06/03 14:40:24    279s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:24    279s] OPERPROF:       Starting CMU at level 4, MEM:12589.8M, EPOCH TIME: 1748976024.147165
[06/03 14:40:24    279s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:12589.8M, EPOCH TIME: 1748976024.151268
[06/03 14:40:24    279s] 
[06/03 14:40:24    279s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:40:24    279s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:3.780, REAL:0.727, MEM:12589.8M, EPOCH TIME: 1748976024.152104
[06/03 14:40:24    279s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:12589.8M, EPOCH TIME: 1748976024.152529
[06/03 14:40:24    279s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.010, REAL:0.003, MEM:12589.8M, EPOCH TIME: 1748976024.155687
[06/03 14:40:24    279s] [CPU] DPlace-Init (cpu=0:00:03.8, real=0:00:01.0, mem=12589.8MB).
[06/03 14:40:24    279s] OPERPROF:   Finished DPlace-Init at level 2, CPU:3.830, REAL:0.753, MEM:12589.8M, EPOCH TIME: 1748976024.157330
[06/03 14:40:24    279s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:3.830, REAL:0.754, MEM:12589.8M, EPOCH TIME: 1748976024.157916
[06/03 14:40:24    279s] TDRefine: refinePlace mode is spiral
[06/03 14:40:24    279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.68011.1
[06/03 14:40:24    279s] OPERPROF: Starting Refine-Place at level 1, MEM:12589.8M, EPOCH TIME: 1748976024.162214
[06/03 14:40:24    279s] *** Starting refinePlace (0:04:40 mem=12589.8M) ***
[06/03 14:40:24    279s] Total net bbox length = 1.370e+02 (4.438e+01 9.267e+01) (ext = 1.280e+02)
[06/03 14:40:24    279s] 
[06/03 14:40:24    279s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:40:24    279s] 
[06/03 14:40:24    279s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:24    279s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:12589.8M, EPOCH TIME: 1748976024.163343
[06/03 14:40:24    279s] # Found 0 legal fixed insts to color.
[06/03 14:40:24    279s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:12589.8M, EPOCH TIME: 1748976024.163666
[06/03 14:40:24    279s] **WARN: (IMPSP-2041):	Found 284 fixed insts that could not be colored.
[06/03 14:40:24    279s] Type 'man IMPSP-2041' for more detail.
[06/03 14:40:24    279s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:12589.8M, EPOCH TIME: 1748976024.164152
[06/03 14:40:24    279s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:40:24    279s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:12589.8M, EPOCH TIME: 1748976024.164688
[06/03 14:40:24    279s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 14:40:24    279s] Set min layer with design mode ( 3 )
[06/03 14:40:24    279s] Set max layer with default ( 127 )
[06/03 14:40:24    279s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:40:24    279s] Min route layer (adjusted) = 3
[06/03 14:40:24    279s] Max route layer (adjusted) = 11
[06/03 14:40:24    279s] Set min layer with design mode ( 3 )
[06/03 14:40:24    279s] Set max layer with default ( 127 )
[06/03 14:40:24    279s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:40:24    279s] Min route layer (adjusted) = 3
[06/03 14:40:24    279s] Max route layer (adjusted) = 11
[06/03 14:40:24    279s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:12589.8M, EPOCH TIME: 1748976024.176001
[06/03 14:40:24    279s] Starting refinePlace ...
[06/03 14:40:24    279s] Set min layer with design mode ( 3 )
[06/03 14:40:24    279s] Set max layer with default ( 127 )
[06/03 14:40:24    279s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:40:24    279s] Min route layer (adjusted) = 3
[06/03 14:40:24    279s] Max route layer (adjusted) = 11
[06/03 14:40:24    279s] Set min layer with design mode ( 3 )
[06/03 14:40:24    279s] Set max layer with default ( 127 )
[06/03 14:40:24    279s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:40:24    279s] Min route layer (adjusted) = 3
[06/03 14:40:24    279s] Max route layer (adjusted) = 11
[06/03 14:40:24    279s] DDP initSite1 nrRow 14 nrJob 14
[06/03 14:40:24    279s] DDP markSite nrRow 14 nrJob 14
[06/03 14:40:24    279s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/03 14:40:24    279s] ** Cut row section cpu time 0:00:00.0.
[06/03 14:40:24    279s]  ** Cut row section real time 0:00:00.0.
[06/03 14:40:24    279s]    Spread Effort: high, standalone mode, useDDP on.
[06/03 14:40:24    281s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.4, real=0:00:00.0, mem=12557.8MB) @(0:04:40 - 0:04:43).
[06/03 14:40:24    281s] Move report: preRPlace moves 10 insts, mean move: 0.39 um, max move: 0.85 um 
[06/03 14:40:24    281s] 	Max move on inst (intadd_0/U4): (4.82, 6.61) --> (4.87, 5.82)
[06/03 14:40:24    281s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/03 14:40:24    281s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:12557.8M, EPOCH TIME: 1748976024.508240
[06/03 14:40:24    281s] Tweakage: fix icg 0, fix clk 0.
[06/03 14:40:24    281s] Tweakage: density cost 0, scale 0.4.
[06/03 14:40:24    281s] Tweakage: activity cost 0, scale 1.0.
[06/03 14:40:24    281s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:14094.2M, EPOCH TIME: 1748976024.562343
[06/03 14:40:24    281s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:14094.2M, EPOCH TIME: 1748976024.571254
[06/03 14:40:24    281s] Tweakage swap 0 pairs.
[06/03 14:40:24    281s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:40:24    281s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:40:24    281s] Tweakage swap 0 pairs.
[06/03 14:40:24    281s] Tweakage swap 1 pairs.
[06/03 14:40:24    281s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:40:24    281s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:40:24    281s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.040, REAL:0.008, MEM:14094.2M, EPOCH TIME: 1748976024.579751
[06/03 14:40:24    281s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.050, REAL:0.018, MEM:14094.2M, EPOCH TIME: 1748976024.580294
[06/03 14:40:24    282s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.840, REAL:0.091, MEM:12589.8M, EPOCH TIME: 1748976024.599051
[06/03 14:40:24    282s] Move report: Congestion aware Tweak moves 2 insts, mean move: 0.66 um, max move: 0.66 um 
[06/03 14:40:24    282s] 	Max move on inst (intadd_0/U5): (4.76, 6.36) --> (4.87, 5.82)
[06/03 14:40:24    282s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:00.0, mem=12589.8mb) @(0:04:43 - 0:04:43).
[06/03 14:40:24    282s] 
[06/03 14:40:24    282s]  === Spiral for Logical I: (movable: 10) ===
[06/03 14:40:24    282s] 
[06/03 14:40:24    282s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/03 14:40:24    284s] 
[06/03 14:40:24    284s]  Info: 0 filler has been deleted!
[06/03 14:40:24    284s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 14:40:24    284s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/03 14:40:24    284s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 14:40:24    284s] [CPU] RefinePlace/Legalization (cpu=0:00:02.3, real=0:00:00.0, mem=12557.8MB) @(0:04:43 - 0:04:46).
[06/03 14:40:24    284s] Move report: Detail placement moves 10 insts, mean move: 0.35 um, max move: 0.79 um 
[06/03 14:40:24    284s] 	Max move on inst (U2): (5.48, 3.54) --> (5.10, 3.12)
[06/03 14:40:24    284s] 	Runtime: CPU: 0:00:05.5 REAL: 0:00:00.0 MEM: 12557.8MB
[06/03 14:40:24    284s] Statistics of distance of Instance movement in refine placement:
[06/03 14:40:24    284s]   maximum (X+Y) =         0.79 um
[06/03 14:40:24    284s]   inst (U2) with max move: (5.476, 3.541) -> (5.104, 3.12)
[06/03 14:40:24    284s]   mean    (X+Y) =         0.35 um
[06/03 14:40:24    284s] Summary Report:
[06/03 14:40:24    284s] Instances move: 10 (out of 10 movable)
[06/03 14:40:24    284s] Instances flipped: 0
[06/03 14:40:24    284s] Mean displacement: 0.35 um
[06/03 14:40:24    284s] Max displacement: 0.79 um (Instance: U2) (5.476, 3.541) -> (5.104, 3.12)
[06/03 14:40:24    284s] 	Length: 5 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_AN2_1
[06/03 14:40:24    284s] 	Violation at original loc: Overlapping with other instance
[06/03 14:40:24    284s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/03 14:40:24    284s] Total instances moved : 10
[06/03 14:40:24    284s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:5.490, REAL:0.734, MEM:12557.8M, EPOCH TIME: 1748976024.910211
[06/03 14:40:24    284s] Total net bbox length = 1.370e+02 (4.559e+01 9.144e+01) (ext = 1.265e+02)
[06/03 14:40:24    284s] Runtime: CPU: 0:00:05.5 REAL: 0:00:00.0 MEM: 12557.8MB
[06/03 14:40:24    284s] [CPU] RefinePlace/total (cpu=0:00:05.5, real=0:00:00.0, mem=12557.8MB) @(0:04:40 - 0:04:46).
[06/03 14:40:24    284s] *** Finished refinePlace (0:04:46 mem=12557.8M) ***
[06/03 14:40:24    284s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.68011.1
[06/03 14:40:24    284s] OPERPROF: Finished Refine-Place at level 1, CPU:5.500, REAL:0.749, MEM:12557.8M, EPOCH TIME: 1748976024.911068
[06/03 14:40:24    284s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:12557.8M, EPOCH TIME: 1748976024.911344
[06/03 14:40:24    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:40:24    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:24    284s] Cell adder LLGs are deleted
[06/03 14:40:24    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:24    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:24    284s] # Resetting pin-track-align track data.
[06/03 14:40:24    284s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:12557.8M, EPOCH TIME: 1748976024.920416
[06/03 14:40:24    284s] *** Finished Initial Placement (cpu=0:00:50.9, real=0:00:16.0, mem=12557.8M) ***
[06/03 14:40:24    284s] Processing tracks to init pin-track alignment.
[06/03 14:40:24    284s] z: 1, totalTracks: 1
[06/03 14:40:24    284s] z: 3, totalTracks: 1
[06/03 14:40:24    284s] z: 5, totalTracks: 1
[06/03 14:40:24    284s] z: 7, totalTracks: 1
[06/03 14:40:24    284s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/03 14:40:24    284s] #spOpts: rpCkHalo=4 
[06/03 14:40:24    284s] Cell adder LLGs are deleted
[06/03 14:40:24    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:24    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:24    284s] # Building adder llgBox search-tree.
[06/03 14:40:24    284s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:40:24    284s] OPERPROF: Starting SiteArray-Init at level 1, MEM:12557.8M, EPOCH TIME: 1748976024.929792
[06/03 14:40:24    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:24    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:24    284s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:12557.8M, EPOCH TIME: 1748976024.930464
[06/03 14:40:24    284s] Max number of tech site patterns supported in site array is 256.
[06/03 14:40:24    284s] Core basic site is GF22_DST
[06/03 14:40:25    285s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:40:25    285s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:40:25    285s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:40:25    285s] SiteArray: use 20,480 bytes
[06/03 14:40:25    285s] SiteArray: current memory after site array memory allocation 12589.8M
[06/03 14:40:25    285s] SiteArray: FP blocked sites are writable
[06/03 14:40:25    285s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:40:25    285s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:12589.8M, EPOCH TIME: 1748976025.232429
[06/03 14:40:25    286s] Process 45 wires and vias for routing blockage analysis
[06/03 14:40:25    286s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.230, REAL:0.127, MEM:12589.8M, EPOCH TIME: 1748976025.359576
[06/03 14:40:25    286s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:40:25    286s] Atter site array init, number of instance map data is 0.
[06/03 14:40:25    286s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.240, REAL:0.432, MEM:12589.8M, EPOCH TIME: 1748976025.362459
[06/03 14:40:25    286s] 
[06/03 14:40:25    286s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:40:25    286s] 
[06/03 14:40:25    286s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:25    286s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.260, REAL:0.435, MEM:12589.8M, EPOCH TIME: 1748976025.365270
[06/03 14:40:25    286s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/03 14:40:25    286s] Density distribution unevenness ratio = 0.000%
[06/03 14:40:25    286s] Density distribution unevenness ratio (U70) = 0.000%
[06/03 14:40:25    286s] Density distribution unevenness ratio (U80) = 0.000%
[06/03 14:40:25    286s] Density distribution unevenness ratio (U90) = 0.000%
[06/03 14:40:25    286s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:12589.8M, EPOCH TIME: 1748976025.368431
[06/03 14:40:25    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:40:25    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:25    286s] Cell adder LLGs are deleted
[06/03 14:40:25    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:25    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:25    286s] # Resetting pin-track-align track data.
[06/03 14:40:25    286s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.008, MEM:12587.8M, EPOCH TIME: 1748976025.376047
[06/03 14:40:25    286s] Starting IO pin assignment...
[06/03 14:40:25    286s] The design is not routed. Using placement based method for pin assignment.
[06/03 14:40:25    286s] ### Add 31 auto generated vias to default rule
[06/03 14:40:25    286s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:40:25    286s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:40:25    286s] Completed IO pin assignment.
[06/03 14:40:25    287s] 
[06/03 14:40:25    287s] *** Start incrementalPlace ***
[06/03 14:40:25    287s] User Input Parameters:
[06/03 14:40:25    287s] - Congestion Driven    : On
[06/03 14:40:25    287s] - Timing Driven        : On
[06/03 14:40:25    287s] - Area-Violation Based : On
[06/03 14:40:25    287s] - Start Rollback Level : -5
[06/03 14:40:25    287s] - Legalized            : On
[06/03 14:40:25    287s] - Window Based         : Off
[06/03 14:40:25    287s] - eDen incr mode       : Off
[06/03 14:40:25    287s] - Small incr mode      : Off
[06/03 14:40:25    287s] 
[06/03 14:40:25    287s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:12613.8M, EPOCH TIME: 1748976025.430163
[06/03 14:40:25    287s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:12613.8M, EPOCH TIME: 1748976025.430435
[06/03 14:40:25    287s] No Views given, use default active views for adaptive view pruning
[06/03 14:40:25    287s] Active views:
[06/03 14:40:25    287s]   view_slow_mission
[06/03 14:40:25    287s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:12613.8M, EPOCH TIME: 1748976025.431140
[06/03 14:40:25    287s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:12613.8M, EPOCH TIME: 1748976025.439363
[06/03 14:40:25    287s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:12613.8M, EPOCH TIME: 1748976025.439591
[06/03 14:40:25    287s] Starting Early Global Route congestion estimation: mem = 12613.8M
[06/03 14:40:25    287s] (I)      Initializing eGR engine (regular)
[06/03 14:40:25    287s] Set min layer with design mode ( 3 )
[06/03 14:40:25    287s] Set max layer with default ( 127 )
[06/03 14:40:25    287s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:40:25    287s] Min route layer (adjusted) = 3
[06/03 14:40:25    287s] Max route layer (adjusted) = 11
[06/03 14:40:25    287s] (I)      clean place blk overflow:
[06/03 14:40:25    287s] (I)      H : enabled 1.00 0
[06/03 14:40:25    287s] (I)      V : enabled 1.00 0
[06/03 14:40:25    287s] (I)      Initializing eGR engine (regular)
[06/03 14:40:25    287s] Set min layer with design mode ( 3 )
[06/03 14:40:25    287s] Set max layer with default ( 127 )
[06/03 14:40:25    287s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:40:25    287s] Min route layer (adjusted) = 3
[06/03 14:40:25    287s] Max route layer (adjusted) = 11
[06/03 14:40:25    287s] (I)      clean place blk overflow:
[06/03 14:40:25    287s] (I)      H : enabled 1.00 0
[06/03 14:40:25    287s] (I)      V : enabled 1.00 0
[06/03 14:40:25    287s] (I)      Started Early Global Route kernel ( Curr Mem: 12.27 MB )
[06/03 14:40:25    287s] (I)      Running eGR Regular flow
[06/03 14:40:25    287s] (I)      # wire layers (front) : 12
[06/03 14:40:25    287s] (I)      # wire layers (back)  : 0
[06/03 14:40:25    287s] (I)      min wire layer : 1
[06/03 14:40:25    287s] (I)      max wire layer : 11
[06/03 14:40:25    287s] (I)      # cut layers (front) : 11
[06/03 14:40:25    287s] (I)      # cut layers (back)  : 0
[06/03 14:40:25    287s] (I)      min cut layer : 1
[06/03 14:40:25    287s] (I)      max cut layer : 10
[06/03 14:40:25    287s] (I)      ================================== Layers ===================================
[06/03 14:40:25    287s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:40:25    287s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/03 14:40:25    287s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:40:25    287s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/03 14:40:25    287s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/03 14:40:25    287s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:25    287s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:25    287s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:25    287s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:25    287s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:25    287s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/03 14:40:25    287s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:40:25    287s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:40:25    287s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/03 14:40:25    287s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:40:25    287s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/03 14:40:25    287s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/03 14:40:25    287s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:40:25    287s] (I)      Started Import and model ( Curr Mem: 12.27 MB )
[06/03 14:40:25    287s] (I)      == Non-default Options ==
[06/03 14:40:25    287s] (I)      Maximum routing layer                              : 11
[06/03 14:40:25    287s] (I)      Minimum routing layer                              : 3
[06/03 14:40:25    287s] (I)      Top routing layer                                  : 11
[06/03 14:40:25    287s] (I)      Bottom routing layer                               : 3
[06/03 14:40:25    287s] (I)      Number of threads                                  : 96
[06/03 14:40:25    287s] (I)      Route tie net to shape                             : auto
[06/03 14:40:25    287s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 14:40:25    287s] (I)      Method to set GCell size                           : row
[06/03 14:40:25    287s] (I)      Tie hi/lo max distance                             : 5.400000
[06/03 14:40:25    287s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/03 14:40:25    287s] (I)      ============== Pin Summary ==============
[06/03 14:40:25    287s] (I)      +-------+--------+---------+------------+
[06/03 14:40:25    287s] (I)      | Layer | # pins | % total |      Group |
[06/03 14:40:25    287s] (I)      +-------+--------+---------+------------+
[06/03 14:40:25    287s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/03 14:40:25    287s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/03 14:40:25    287s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/03 14:40:25    287s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/03 14:40:25    287s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/03 14:40:25    287s] (I)      |     6 |      0 |    0.00 |      Other |
[06/03 14:40:25    287s] (I)      |     7 |      0 |    0.00 |      Other |
[06/03 14:40:25    287s] (I)      |     8 |      0 |    0.00 |      Other |
[06/03 14:40:25    287s] (I)      |     9 |      0 |    0.00 |      Other |
[06/03 14:40:25    287s] (I)      |    10 |      0 |    0.00 |      Other |
[06/03 14:40:25    287s] (I)      |    11 |      0 |    0.00 |      Other |
[06/03 14:40:25    287s] (I)      +-------+--------+---------+------------+
[06/03 14:40:25    287s] (I)      Use row-based GCell size
[06/03 14:40:25    287s] (I)      Use row-based GCell align
[06/03 14:40:25    287s] (I)      layer 0 area = 6400
[06/03 14:40:25    287s] (I)      layer 1 area = 8800
[06/03 14:40:25    287s] (I)      layer 2 area = 11000
[06/03 14:40:25    287s] (I)      layer 3 area = 11000
[06/03 14:40:25    287s] (I)      layer 4 area = 11000
[06/03 14:40:25    287s] (I)      layer 5 area = 11000
[06/03 14:40:25    287s] (I)      layer 6 area = 11000
[06/03 14:40:25    287s] (I)      layer 7 area = 810000
[06/03 14:40:25    287s] (I)      layer 8 area = 2000000
[06/03 14:40:25    287s] (I)      layer 9 area = 2000000
[06/03 14:40:25    287s] (I)      layer 10 area = 0
[06/03 14:40:25    287s] (I)      GCell unit size   : 540
[06/03 14:40:25    287s] (I)      GCell multiplier  : 1
[06/03 14:40:25    287s] (I)      GCell row height  : 540
[06/03 14:40:25    287s] (I)      Actual row height : 540
[06/03 14:40:25    287s] (I)      GCell align ref   : 1044 960
[06/03 14:40:25    287s] [NR-eGR] Track table information for default rule: 
[06/03 14:40:25    287s] [NR-eGR] M1 has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] M2 has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] C1 has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] C2 has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] C3 has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] C4 has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] C5 has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] JA has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] QA has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] QB has single uniform track structure
[06/03 14:40:25    287s] [NR-eGR] LB has single uniform track structure
[06/03 14:40:25    287s] (I)      ========================= Default via ==========================
[06/03 14:40:25    287s] (I)      +----+------------------+--------------------------------------+
[06/03 14:40:25    287s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/03 14:40:25    287s] (I)      +----+------------------+--------------------------------------+
[06/03 14:40:25    287s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/03 14:40:25    287s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/03 14:40:25    287s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/03 14:40:25    287s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/03 14:40:25    287s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/03 14:40:25    287s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/03 14:40:25    287s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/03 14:40:25    287s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/03 14:40:25    287s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/03 14:40:25    287s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/03 14:40:25    287s] (I)      +----+------------------+--------------------------------------+
[06/03 14:40:25    287s] (I)      Design has 0 placement macros with 0 shapes. 
[06/03 14:40:25    290s] [NR-eGR] Read 0 PG shapes
[06/03 14:40:25    290s] [NR-eGR] Read 0 clock shapes
[06/03 14:40:25    290s] [NR-eGR] Read 0 other shapes
[06/03 14:40:25    290s] [NR-eGR] #Routing Blockages  : 0
[06/03 14:40:25    290s] [NR-eGR] #Instance Blockages : 8
[06/03 14:40:25    290s] [NR-eGR] #PG Blockages       : 0
[06/03 14:40:25    290s] [NR-eGR] #Halo Blockages     : 0
[06/03 14:40:25    290s] [NR-eGR] #Boundary Blockages : 0
[06/03 14:40:25    290s] [NR-eGR] #Clock Blockages    : 0
[06/03 14:40:25    290s] [NR-eGR] #Other Blockages    : 0
[06/03 14:40:25    290s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 14:40:25    290s] (I)      Custom ignore net properties:
[06/03 14:40:25    290s] (I)      1 : NotLegal
[06/03 14:40:25    290s] (I)      Default ignore net properties:
[06/03 14:40:25    290s] (I)      1 : Special
[06/03 14:40:25    290s] (I)      2 : Analog
[06/03 14:40:25    290s] (I)      3 : Fixed
[06/03 14:40:25    290s] (I)      4 : Skipped
[06/03 14:40:25    290s] (I)      5 : MixedSignal
[06/03 14:40:25    290s] (I)      Prerouted net properties:
[06/03 14:40:25    290s] (I)      1 : NotLegal
[06/03 14:40:25    290s] (I)      2 : Special
[06/03 14:40:25    290s] (I)      3 : Analog
[06/03 14:40:25    290s] (I)      4 : Fixed
[06/03 14:40:25    290s] (I)      5 : Skipped
[06/03 14:40:25    290s] (I)      6 : MixedSignal
[06/03 14:40:25    290s] [NR-eGR] Early global route reroute all routable nets
[06/03 14:40:25    290s] [NR-eGR] #prerouted nets         : 0
[06/03 14:40:25    290s] [NR-eGR] #prerouted special nets : 0
[06/03 14:40:25    290s] [NR-eGR] #prerouted wires        : 0
[06/03 14:40:25    290s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/03 14:40:25    290s] (I)        Front-side 36 ( ignored 0 )
[06/03 14:40:25    290s] (I)        Back-side  0 ( ignored 0 )
[06/03 14:40:25    290s] (I)        Both-side  0 ( ignored 0 )
[06/03 14:40:25    290s] (I)      Reading macro buffers
[06/03 14:40:25    290s] (I)      Number of macros with buffers: 0
[06/03 14:40:25    290s] (I)      early_global_route_priority property id does not exist.
[06/03 14:40:25    290s] (I)      Setting up GCell size
[06/03 14:40:25    290s] (I)      Base Grid  :    18 x    18
[06/03 14:40:25    290s] (I)      Final Grid :     9 x     9
[06/03 14:40:25    290s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/03 14:40:25    290s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/03 14:40:25    290s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/03 14:40:25    290s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/03 14:40:25    290s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/03 14:40:25    290s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/03 14:40:25    290s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/03 14:40:25    290s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/03 14:40:25    290s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/03 14:40:25    290s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/03 14:40:25    290s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/03 14:40:25    290s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/03 14:40:25    290s] (I)      Track adjustment: Reducing 113 tracks (12.00%) for Layer3
[06/03 14:40:25    290s] (I)      Number of ignored nets                =      0
[06/03 14:40:25    290s] (I)      Number of connected nets              =      0
[06/03 14:40:25    290s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 14:40:25    290s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/03 14:40:25    290s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 14:40:25    290s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 14:40:25    290s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 14:40:25    290s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 14:40:25    290s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 14:40:25    290s] (I)      Ndr track 0 does not exist
[06/03 14:40:25    290s] (I)      ---------------------Grid Graph Info--------------------
[06/03 14:40:25    290s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/03 14:40:25    290s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/03 14:40:25    290s] (I)      Site width          :   116  (dbu)
[06/03 14:40:25    290s] (I)      Row height          :   540  (dbu)
[06/03 14:40:25    290s] (I)      GCell row height    :   540  (dbu)
[06/03 14:40:25    290s] (I)      GCell width         :  1080  (dbu)
[06/03 14:40:25    290s] (I)      GCell height        :  1080  (dbu)
[06/03 14:40:25    290s] (I)      Grid                :     9     9    11
[06/03 14:40:25    290s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/03 14:40:25    290s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/03 14:40:25    290s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/03 14:40:25    290s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/03 14:40:25    290s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/03 14:40:25    290s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:40:25    290s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:40:25    290s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/03 14:40:25    290s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/03 14:40:25    290s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/03 14:40:25    290s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/03 14:40:25    290s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/03 14:40:25    290s] (I)      --------------------------------------------------------
[06/03 14:40:25    290s] 
[06/03 14:40:25    290s] [NR-eGR] ============ Routing rule table ============
[06/03 14:40:25    290s] [NR-eGR] Rule id: 0  Nets: 36
[06/03 14:40:25    290s] [NR-eGR] ========================================
[06/03 14:40:25    290s] [NR-eGR] 
[06/03 14:40:25    290s] (I)      ======== NDR :  =========
[06/03 14:40:25    290s] (I)      +--------------+--------+
[06/03 14:40:25    290s] (I)      |           ID |      0 |
[06/03 14:40:25    290s] (I)      |         Name |        |
[06/03 14:40:25    290s] (I)      |      Default |    yes |
[06/03 14:40:25    290s] (I)      |  Clk Special |     no |
[06/03 14:40:25    290s] (I)      | Hard spacing |     no |
[06/03 14:40:25    290s] (I)      |    NDR track | (none) |
[06/03 14:40:25    290s] (I)      |      NDR via | (none) |
[06/03 14:40:25    290s] (I)      |  Extra space |      0 |
[06/03 14:40:25    290s] (I)      |      Shields |      0 |
[06/03 14:40:25    290s] (I)      |   Demand (H) |      1 |
[06/03 14:40:25    290s] (I)      |   Demand (V) |      1 |
[06/03 14:40:25    290s] (I)      |        #Nets |     36 |
[06/03 14:40:25    290s] (I)      +--------------+--------+
[06/03 14:40:25    290s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:40:25    290s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/03 14:40:25    290s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:40:25    290s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:40:25    290s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:40:25    290s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:40:25    290s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:40:25    290s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:40:25    290s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/03 14:40:25    290s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:40:25    290s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:40:25    290s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/03 14:40:25    290s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:40:25    290s] (I)      =============== Blocked Tracks ===============
[06/03 14:40:25    290s] (I)      +-------+---------+----------+---------------+
[06/03 14:40:25    290s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 14:40:25    290s] (I)      +-------+---------+----------+---------------+
[06/03 14:40:25    290s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      |     2 |       0 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      |     3 |    1008 |      117 |        11.61% |
[06/03 14:40:25    290s] (I)      |     4 |     990 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      |     6 |     990 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      |     8 |      90 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      |     9 |      27 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      |    10 |      27 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      |    11 |      18 |        0 |         0.00% |
[06/03 14:40:25    290s] (I)      +-------+---------+----------+---------------+
[06/03 14:40:25    290s] (I)      Finished Import and model ( CPU: 3.02 sec, Real: 0.38 sec, Curr Mem: 12.27 MB )
[06/03 14:40:25    290s] (I)      Reset routing kernel
[06/03 14:40:25    290s] (I)      Started Global Routing ( Curr Mem: 12.27 MB )
[06/03 14:40:25    290s] (I)      totalPins=75  totalGlobalPin=70 (93.33%)
[06/03 14:40:25    290s] (I)      ================= Net Group Info =================
[06/03 14:40:25    290s] (I)      +----+----------------+--------------+-----------+
[06/03 14:40:25    290s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/03 14:40:25    290s] (I)      +----+----------------+--------------+-----------+
[06/03 14:40:25    290s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/03 14:40:25    290s] (I)      +----+----------------+--------------+-----------+
[06/03 14:40:25    290s] (I)      total 2D Cap : 4962 = (2097 H, 2865 V)
[06/03 14:40:25    290s] (I)      total 2D Demand : 5 = (0 H, 5 V)
[06/03 14:40:25    290s] (I)      #blocked GCells = 0
[06/03 14:40:25    290s] (I)      #regions = 1
[06/03 14:40:25    290s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/03 14:40:25    290s] (I)      
[06/03 14:40:25    290s] (I)      ============  Phase 1a Route ============
[06/03 14:40:25    290s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:40:25    290s] (I)      
[06/03 14:40:25    290s] (I)      ============  Phase 1b Route ============
[06/03 14:40:25    290s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:40:25    290s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/03 14:40:25    290s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/03 14:40:25    290s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 14:40:25    290s] (I)      
[06/03 14:40:25    290s] (I)      ============  Phase 1c Route ============
[06/03 14:40:25    290s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:40:25    290s] (I)      
[06/03 14:40:25    290s] (I)      ============  Phase 1d Route ============
[06/03 14:40:25    290s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:40:25    290s] (I)      
[06/03 14:40:25    290s] (I)      ============  Phase 1e Route ============
[06/03 14:40:25    290s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:40:25    290s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/03 14:40:25    290s] (I)      
[06/03 14:40:25    290s] (I)      ============  Phase 1l Route ============
[06/03 14:40:26    291s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 14:40:26    291s] (I)      Layer  3:        710        34         7           0         864    ( 0.00%) 
[06/03 14:40:26    291s] (I)      Layer  4:        880        39         0           0         864    ( 0.00%) 
[06/03 14:40:26    291s] (I)      Layer  5:        896        29         0           0         864    ( 0.00%) 
[06/03 14:40:26    291s] (I)      Layer  6:        880         8         0           0         864    ( 0.00%) 
[06/03 14:40:26    291s] (I)      Layer  7:        896        16         0           0         864    ( 0.00%) 
[06/03 14:40:26    291s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/03 14:40:26    291s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/03 14:40:26    291s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/03 14:40:26    291s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/03 14:40:26    291s] (I)      Total:          4406       126         7          58        4430    ( 1.29%) 
[06/03 14:40:26    291s] (I)      
[06/03 14:40:26    291s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 14:40:26    291s] [NR-eGR]                        OverCon            
[06/03 14:40:26    291s] [NR-eGR]                         #Gcell     %Gcell
[06/03 14:40:26    291s] [NR-eGR]        Layer             (1-2)    OverCon
[06/03 14:40:26    291s] [NR-eGR] ----------------------------------------------
[06/03 14:40:26    291s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR]      C1 ( 3)         4( 5.48%)   ( 5.48%) 
[06/03 14:40:26    291s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/03 14:40:26    291s] [NR-eGR] ----------------------------------------------
[06/03 14:40:26    291s] [NR-eGR]        Total         4( 0.80%)   ( 0.80%) 
[06/03 14:40:26    291s] [NR-eGR] 
[06/03 14:40:26    291s] (I)      Finished Global Routing ( CPU: 1.62 sec, Real: 0.27 sec, Curr Mem: 12.27 MB )
[06/03 14:40:26    291s] (I)      Updating congestion map
[06/03 14:40:26    291s] (I)      total 2D Cap : 4968 = (2097 H, 2871 V)
[06/03 14:40:26    291s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 14:40:26    291s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.72 sec, Real: 0.72 sec, Curr Mem: 12.27 MB )
[06/03 14:40:26    291s] Early Global Route congestion estimation runtime: 0.73 seconds, mem = 12613.8M
[06/03 14:40:26    291s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:4.720, REAL:0.726, MEM:12613.8M, EPOCH TIME: 1748976026.165773
[06/03 14:40:26    291s] OPERPROF: Starting HotSpotCal at level 1, MEM:12613.8M, EPOCH TIME: 1748976026.165942
[06/03 14:40:26    291s] [hotspot] +------------+---------------+---------------+
[06/03 14:40:26    291s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 14:40:26    291s] [hotspot] +------------+---------------+---------------+
[06/03 14:40:26    294s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 14:40:26    294s] [hotspot] +------------+---------------+---------------+
[06/03 14:40:26    294s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 14:40:26    294s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 14:40:26    294s] OPERPROF: Finished HotSpotCal at level 1, CPU:2.980, REAL:0.396, MEM:12613.8M, EPOCH TIME: 1748976026.561848
[06/03 14:40:26    294s] Skipped repairing congestion.
[06/03 14:40:26    294s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:12613.8M, EPOCH TIME: 1748976026.562738
[06/03 14:40:26    294s] Starting Early Global Route wiring: mem = 12613.8M
[06/03 14:40:26    294s] (I)      Running track assignment and export wires
[06/03 14:40:26    294s] (I)      Delete wires for 36 nets 
[06/03 14:40:26    294s] (I)      ============= Track Assignment ============
[06/03 14:40:26    294s] (I)      Started Track Assignment (96T) ( Curr Mem: 12.27 MB )
[06/03 14:40:26    294s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[06/03 14:40:26    294s] (I)      Run Multi-thread track assignment
[06/03 14:40:26    295s] (I)      Finished Track Assignment (96T) ( CPU: 1.02 sec, Real: 0.26 sec, Curr Mem: 12.27 MB )
[06/03 14:40:26    295s] (I)      Started Export ( Curr Mem: 12.27 MB )
[06/03 14:40:26    295s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/03 14:40:26    295s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/03 14:40:26    295s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:40:26    295s] [NR-eGR]             Length (um)  Vias 
[06/03 14:40:26    295s] [NR-eGR] ------------------------------
[06/03 14:40:26    295s] [NR-eGR]  M1  (1V)             0     5 
[06/03 14:40:26    295s] [NR-eGR]  M2  (2H)             0    39 
[06/03 14:40:26    295s] [NR-eGR]  C1  (3V)            23    62 
[06/03 14:40:26    295s] [NR-eGR]  C2  (4H)            27    25 
[06/03 14:40:26    295s] [NR-eGR]  C3  (5V)            37    10 
[06/03 14:40:26    295s] [NR-eGR]  C4  (6H)             3     7 
[06/03 14:40:26    295s] [NR-eGR]  C5  (7V)            21     0 
[06/03 14:40:26    295s] [NR-eGR]  JA  (8H)             0     0 
[06/03 14:40:26    295s] [NR-eGR]  QA  (9V)             0     0 
[06/03 14:40:26    295s] [NR-eGR]  QB  (10H)            0     0 
[06/03 14:40:26    295s] [NR-eGR]  LB  (11V)            0     0 
[06/03 14:40:26    295s] [NR-eGR] ------------------------------
[06/03 14:40:26    295s] [NR-eGR]      Total          112   148 
[06/03 14:40:26    295s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:40:26    295s] [NR-eGR] Total half perimeter of net bounding box: 108um
[06/03 14:40:26    295s] [NR-eGR] Total length: 112um, number of vias: 148
[06/03 14:40:26    295s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:40:26    295s] (I)      == Layer wire length by net rule ==
[06/03 14:40:26    295s] (I)                  Default 
[06/03 14:40:26    295s] (I)      --------------------
[06/03 14:40:26    295s] (I)       M1  (1V)       0um 
[06/03 14:40:26    295s] (I)       M2  (2H)       0um 
[06/03 14:40:26    295s] (I)       C1  (3V)      23um 
[06/03 14:40:26    295s] (I)       C2  (4H)      27um 
[06/03 14:40:26    295s] (I)       C3  (5V)      37um 
[06/03 14:40:26    295s] (I)       C4  (6H)       3um 
[06/03 14:40:26    295s] (I)       C5  (7V)      21um 
[06/03 14:40:26    295s] (I)       JA  (8H)       0um 
[06/03 14:40:26    295s] (I)       QA  (9V)       0um 
[06/03 14:40:26    295s] (I)       QB  (10H)      0um 
[06/03 14:40:26    295s] (I)       LB  (11V)      0um 
[06/03 14:40:26    295s] (I)      --------------------
[06/03 14:40:26    295s] (I)           Total    112um 
[06/03 14:40:26    295s] (I)      == Layer via count by net rule ==
[06/03 14:40:26    295s] (I)                  Default 
[06/03 14:40:26    295s] (I)      --------------------
[06/03 14:40:26    295s] (I)       M1  (1V)         5 
[06/03 14:40:26    295s] (I)       M2  (2H)        39 
[06/03 14:40:26    295s] (I)       C1  (3V)        62 
[06/03 14:40:26    295s] (I)       C2  (4H)        25 
[06/03 14:40:26    295s] (I)       C3  (5V)        10 
[06/03 14:40:26    295s] (I)       C4  (6H)         7 
[06/03 14:40:26    295s] (I)       C5  (7V)         0 
[06/03 14:40:26    295s] (I)       JA  (8H)         0 
[06/03 14:40:26    295s] (I)       QA  (9V)         0 
[06/03 14:40:26    295s] (I)       QB  (10H)        0 
[06/03 14:40:26    295s] (I)       LB  (11V)        0 
[06/03 14:40:26    295s] (I)      --------------------
[06/03 14:40:26    295s] (I)           Total      148 
[06/03 14:40:26    295s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.15 sec, Curr Mem: 12.27 MB )
[06/03 14:40:26    295s] eee: RC Grid memory freed = 528 (2 X 2 X 11 X 12b)
[06/03 14:40:26    295s] (I)      Global routing data unavailable, rerun eGR
[06/03 14:40:26    295s] (I)      Initializing eGR engine (regular)
[06/03 14:40:26    295s] Set min layer with design mode ( 3 )
[06/03 14:40:26    295s] Set max layer with default ( 127 )
[06/03 14:40:26    295s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:40:26    295s] Min route layer (adjusted) = 3
[06/03 14:40:26    295s] Max route layer (adjusted) = 11
[06/03 14:40:26    295s] (I)      clean place blk overflow:
[06/03 14:40:26    295s] (I)      H : enabled 1.00 0
[06/03 14:40:26    295s] (I)      V : enabled 1.00 0
[06/03 14:40:26    295s] Early Global Route wiring runtime: 0.42 seconds, mem = 12613.8M
[06/03 14:40:26    295s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.240, REAL:0.425, MEM:12613.8M, EPOCH TIME: 1748976026.987717
[06/03 14:40:27    299s] 0 delay mode for cte disabled.
[06/03 14:40:27    300s] SKP cleared!
[06/03 14:40:27    300s] 
[06/03 14:40:27    300s] *** Finished incrementalPlace (cpu=0:00:13.7, real=0:00:02.0)***
[06/03 14:40:27    300s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:10277.0M, EPOCH TIME: 1748976027.647400
[06/03 14:40:27    300s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:10277.0M, EPOCH TIME: 1748976027.647619
[06/03 14:40:27    300s] Tdgp not enabled or already been cleared! skip clearing
[06/03 14:40:27    300s] **placeDesign ... cpu = 0: 1: 7, real = 0: 0:20, mem = 10222.0M **
[06/03 14:40:27    300s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/03 14:40:27    300s] VSMManager cleared!
[06/03 14:40:27    300s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:07.5/0:00:20.2 (3.3), totSession cpu/real = 0:05:01.9/0:04:28.1 (1.1), mem = 10222.0M
[06/03 14:40:27    300s] 
[06/03 14:40:27    300s] =============================================================================================
[06/03 14:40:27    300s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.10-p003_1
[06/03 14:40:27    300s] =============================================================================================
[06/03 14:40:27    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:40:27    300s] ---------------------------------------------------------------------------------------------
[06/03 14:40:27    300s] [ CellServerInit         ]      3   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 14:40:27    300s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:40:27    300s] [ RefinePlace            ]      1   0:00:00.8  (   3.7 % )     0:00:00.8 /  0:00:05.5    7.3
[06/03 14:40:27    300s] [ DetailPlaceInit        ]      1   0:00:00.8  (   3.7 % )     0:00:00.8 /  0:00:03.8    5.1
[06/03 14:40:27    300s] [ TimingUpdate           ]      3   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.7    1.4
[06/03 14:40:27    300s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:40:27    300s] [ MISC                   ]          0:00:18.0  (  89.2 % )     0:00:18.0 /  0:00:57.3    3.2
[06/03 14:40:27    300s] ---------------------------------------------------------------------------------------------
[06/03 14:40:27    300s]  GlobalPlace #1 TOTAL               0:00:20.2  ( 100.0 % )     0:00:20.2 /  0:01:07.5    3.3
[06/03 14:40:27    300s] ---------------------------------------------------------------------------------------------
[06/03 14:40:27    300s] 
[06/03 14:40:27    300s] Enable CTE adjustment.
[06/03 14:40:27    300s] Enable Layer aware incrSKP.
[06/03 14:40:27    300s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4364.0M, totSessionCpu=0:05:02 **
[06/03 14:40:27    300s] 
[06/03 14:40:27    300s] Active Setup views: view_slow_mission 
[06/03 14:40:27    300s] GigaOpt running with 96 threads.
[06/03 14:40:27    300s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:01.9/0:04:28.1 (1.1), mem = 10220.0M
[06/03 14:40:27    300s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[06/03 14:40:27    300s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/03 14:40:27    300s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/03 14:40:27    300s] OPERPROF: Starting DPlace-Init at level 1, MEM:10220.0M, EPOCH TIME: 1748976027.884227
[06/03 14:40:27    300s] Processing tracks to init pin-track alignment.
[06/03 14:40:27    300s] z: 1, totalTracks: 1
[06/03 14:40:27    300s] z: 3, totalTracks: 1
[06/03 14:40:27    300s] z: 5, totalTracks: 1
[06/03 14:40:27    300s] z: 7, totalTracks: 1
[06/03 14:40:27    300s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:40:27    300s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:40:27    300s] Initializing Route Infrastructure for color support ...
[06/03 14:40:27    300s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10220.0M, EPOCH TIME: 1748976027.884858
[06/03 14:40:27    300s] ### Add 31 auto generated vias to default rule
[06/03 14:40:27    300s] ### Add 31 auto generated vias to default rule
[06/03 14:40:28    301s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/03 14:40:28    301s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:40:28    301s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:40:28    301s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:40:28    301s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:40:28    301s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.190, REAL:0.178, MEM:11740.0M, EPOCH TIME: 1748976028.062760
[06/03 14:40:28    301s] Route Infrastructure Initialized for color support successfully.
[06/03 14:40:28    301s] Cell adder LLGs are deleted
[06/03 14:40:28    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:28    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:28    301s] # Building adder llgBox search-tree.
[06/03 14:40:28    301s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:40:28    301s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:11740.0M, EPOCH TIME: 1748976028.072615
[06/03 14:40:28    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:28    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:28    301s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:11740.0M, EPOCH TIME: 1748976028.073340
[06/03 14:40:28    301s] Max number of tech site patterns supported in site array is 256.
[06/03 14:40:28    301s] Core basic site is GF22_DST
[06/03 14:40:28    301s] Processing tracks to init pin-track alignment.
[06/03 14:40:28    301s] z: 1, totalTracks: 1
[06/03 14:40:28    301s] z: 3, totalTracks: 1
[06/03 14:40:28    301s] z: 5, totalTracks: 1
[06/03 14:40:28    301s] z: 7, totalTracks: 1
[06/03 14:40:28    303s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:40:28    303s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:40:28    303s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:40:28    303s] SiteArray: use 20,480 bytes
[06/03 14:40:28    303s] SiteArray: current memory after site array memory allocation 11740.0M
[06/03 14:40:28    303s] SiteArray: FP blocked sites are writable
[06/03 14:40:28    303s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:40:28    303s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:11740.0M, EPOCH TIME: 1748976028.501927
[06/03 14:40:28    305s] Process 302 wires and vias for routing blockage analysis
[06/03 14:40:28    305s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:2.080, REAL:0.310, MEM:11740.0M, EPOCH TIME: 1748976028.811597
[06/03 14:40:28    305s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:40:28    305s] Atter site array init, number of instance map data is 0.
[06/03 14:40:28    305s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:4.150, REAL:0.741, MEM:11740.0M, EPOCH TIME: 1748976028.813860
[06/03 14:40:28    305s] 
[06/03 14:40:28    305s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:40:28    305s] 
[06/03 14:40:28    305s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:28    305s] OPERPROF:     Starting CMU at level 3, MEM:11740.0M, EPOCH TIME: 1748976028.816433
[06/03 14:40:28    305s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:11740.0M, EPOCH TIME: 1748976028.817224
[06/03 14:40:28    305s] 
[06/03 14:40:28    305s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:40:28    305s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:4.170, REAL:0.745, MEM:11740.0M, EPOCH TIME: 1748976028.817463
[06/03 14:40:28    305s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:11740.0M, EPOCH TIME: 1748976028.817603
[06/03 14:40:28    305s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:11740.0M, EPOCH TIME: 1748976028.818978
[06/03 14:40:28    305s] [CPU] DPlace-Init (cpu=0:00:04.4, real=0:00:01.0, mem=11740.0MB).
[06/03 14:40:28    305s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.370, REAL:0.935, MEM:11740.0M, EPOCH TIME: 1748976028.819513
[06/03 14:40:28    305s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:11740.0M, EPOCH TIME: 1748976028.820094
[06/03 14:40:28    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:40:28    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:28    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:28    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:28    305s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.230, REAL:0.027, MEM:10204.0M, EPOCH TIME: 1748976028.846937
[06/03 14:40:28    305s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/03 14:40:28    305s] Updating RC Grid density data for preRoute extraction ...
[06/03 14:40:28    305s] eee: pegSigSF=1.070000
[06/03 14:40:28    305s] Initializing multi-corner resistance tables ...
[06/03 14:40:28    305s] eee: Grid unit RC data computation started
[06/03 14:40:28    305s] eee: Grid unit RC data computation completed
[06/03 14:40:28    305s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/03 14:40:28    305s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/03 14:40:28    305s] eee: l=3 avDens=0.017877 usedTrk=4.290370 availTrk=240.000000 sigTrk=4.290370
[06/03 14:40:28    305s] eee: l=4 avDens=0.021019 usedTrk=5.044444 availTrk=240.000000 sigTrk=5.044444
[06/03 14:40:28    305s] eee: l=5 avDens=0.037963 usedTrk=6.833333 availTrk=180.000000 sigTrk=6.833333
[06/03 14:40:28    305s] eee: l=6 avDens=0.010426 usedTrk=0.625556 availTrk=60.000000 sigTrk=0.625556
[06/03 14:40:28    305s] eee: l=7 avDens=0.021965 usedTrk=3.953704 availTrk=180.000000 sigTrk=3.953704
[06/03 14:40:28    305s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:40:28    305s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:40:28    305s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:40:28    305s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:40:28    305s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:40:28    305s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/03 14:40:28    305s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.793200 aWlH=0.000000 lMod=0 pMax=0.929400 pMod=77 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/03 14:40:28    305s] eee: NetCapCache creation started. (Current Mem: 10204.039M) 
[06/03 14:40:28    305s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 10204.039M) 
[06/03 14:40:28    305s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/03 14:40:28    305s] eee: Metal Layers Info:
[06/03 14:40:28    305s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:40:28    305s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/03 14:40:28    305s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:40:28    305s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/03 14:40:28    305s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/03 14:40:28    305s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/03 14:40:28    305s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/03 14:40:28    305s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/03 14:40:28    305s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/03 14:40:28    305s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/03 14:40:28    305s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/03 14:40:28    305s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/03 14:40:28    305s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/03 14:40:28    305s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/03 14:40:28    305s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:40:28    305s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/03 14:40:28    305s] 
[06/03 14:40:28    305s] Creating Lib Analyzer ...
[06/03 14:40:28    305s] **Info: Design Mode has Min Route Layer 3/[2,11].
[06/03 14:40:29    306s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/03 14:40:29    306s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/03 14:40:29    306s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/03 14:40:29    306s] 
[06/03 14:40:29    306s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:40:30    307s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:09 mem=10210.1M
[06/03 14:40:31    308s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:09 mem=10210.1M
[06/03 14:40:31    308s] Creating Lib Analyzer, finished. 
[06/03 14:40:31    308s] #optDebug: fT-S <1 2 3 1 0>
[06/03 14:40:31    308s] Info: IPO magic value 0x8135BEEF.
[06/03 14:40:31    308s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[06/03 14:40:31    308s]       SynthesisEngine workers will not check out additional licenses.
[06/03 14:40:54    308s] **INFO: Using Advanced Metric Collection system.
[06/03 14:40:55    309s] **optDesign ... cpu = 0:00:09, real = 0:00:28, mem = 4359.2M, totSessionCpu=0:05:10 **
[06/03 14:40:55    309s] #optDebug: { P: 22 W: 0195 FE: extreme PE: none LDR: 1}
[06/03 14:40:55    309s] *** optDesign -preCTS ***
[06/03 14:40:55    309s] DRC Margin: user margin 0.0; extra margin 0.2
[06/03 14:40:55    309s] Setup Target Slack: user slack 0; extra slack 0.0
[06/03 14:40:55    309s] Hold Target Slack: user slack 0
[06/03 14:40:55    309s] OPERPROF: Starting SiteArray-Init at level 1, MEM:10210.1M, EPOCH TIME: 1748976055.678995
[06/03 14:40:55    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:55    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:55    309s] 
[06/03 14:40:55    309s] 
[06/03 14:40:55    309s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:40:55    309s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.210, REAL:0.190, MEM:10210.1M, EPOCH TIME: 1748976055.869296
[06/03 14:40:55    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:40:55    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:55    309s] 
[06/03 14:40:55    309s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:40:55    309s] Deleting Lib Analyzer.
[06/03 14:40:55    309s] 
[06/03 14:40:55    309s] TimeStamp Deleting Cell Server End ...
[06/03 14:40:55    309s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 14:40:55    309s] 
[06/03 14:40:55    309s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:40:55    309s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:40:55    309s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:40:56    309s] Summary for sequential cells identification: 
[06/03 14:40:56    309s]   Identified SBFF number: 299
[06/03 14:40:56    309s]   Identified MBFF number: 75
[06/03 14:40:56    309s]   Identified SB Latch number: 22
[06/03 14:40:56    309s]   Identified MB Latch number: 0
[06/03 14:40:56    309s]   Not identified SBFF number: 15
[06/03 14:40:56    309s]   Not identified MBFF number: 0
[06/03 14:40:56    309s]   Not identified SB Latch number: 0
[06/03 14:40:56    309s]   Not identified MB Latch number: 0
[06/03 14:40:56    309s]   Number of sequential cells which are not FFs: 45
[06/03 14:40:56    309s]  Visiting view : view_slow_mission
[06/03 14:40:56    309s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:40:56    309s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:40:56    309s]  Visiting view : view_fast_mission
[06/03 14:40:56    309s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:40:56    309s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:40:56    309s] TLC MultiMap info (StdDelay):
[06/03 14:40:56    309s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:40:56    309s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:40:56    309s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:40:56    309s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:40:56    309s]  Setting StdDelay to: 6.1ps
[06/03 14:40:56    309s] 
[06/03 14:40:56    309s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:40:56    310s] 
[06/03 14:40:56    310s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:40:56    310s] 
[06/03 14:40:56    310s] TimeStamp Deleting Cell Server End ...
[06/03 14:40:56    310s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:10210.1M, EPOCH TIME: 1748976056.126889
[06/03 14:40:56    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:56    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:56    310s] Cell adder LLGs are deleted
[06/03 14:40:56    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:56    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:40:56    310s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.007, MEM:10181.1M, EPOCH TIME: 1748976056.133516
[06/03 14:40:56    310s] 
[06/03 14:40:56    310s] Creating Lib Analyzer ...
[06/03 14:40:56    310s] 
[06/03 14:40:56    310s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:40:56    310s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:40:56    310s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:40:56    310s] Summary for sequential cells identification: 
[06/03 14:40:56    310s]   Identified SBFF number: 299
[06/03 14:40:56    310s]   Identified MBFF number: 75
[06/03 14:40:56    310s]   Identified SB Latch number: 22
[06/03 14:40:56    310s]   Identified MB Latch number: 0
[06/03 14:40:56    310s]   Not identified SBFF number: 15
[06/03 14:40:56    310s]   Not identified MBFF number: 0
[06/03 14:40:56    310s]   Not identified SB Latch number: 0
[06/03 14:40:56    310s]   Not identified MB Latch number: 0
[06/03 14:40:56    310s]   Number of sequential cells which are not FFs: 45
[06/03 14:40:56    310s]  Visiting view : view_slow_mission
[06/03 14:40:56    310s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:40:56    310s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:40:56    310s]  Visiting view : view_fast_mission
[06/03 14:40:56    310s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:40:56    310s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:40:56    310s] TLC MultiMap info (StdDelay):
[06/03 14:40:56    310s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:40:56    310s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:40:56    310s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:40:56    310s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:40:56    310s]  Setting StdDelay to: 6.1ps
[06/03 14:40:56    310s] 
[06/03 14:40:56    310s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:40:56    311s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/03 14:40:56    311s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/03 14:40:56    311s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/03 14:40:56    311s] 
[06/03 14:40:56    311s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:40:57    312s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:13 mem=10189.1M
[06/03 14:40:57    312s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:13 mem=10189.1M
[06/03 14:40:57    312s] Creating Lib Analyzer, finished. 
[06/03 14:40:57    312s] ### Creating TopoMgr, started
[06/03 14:40:57    312s] ### Creating TopoMgr, finished
[06/03 14:40:57    312s] #optDebug: Start CG creation (mem=10189.1M)
[06/03 14:40:57    312s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:40:58    312s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:40:58    312s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:40:58    312s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:40:58    312s] ToF 95.2150um
[06/03 14:40:58    312s] (cpu=0:00:00.6, mem=10384.4M)
[06/03 14:40:58    312s]  ...processing cgPrt (cpu=0:00:00.6, mem=10384.4M)
[06/03 14:40:58    312s]  ...processing cgEgp (cpu=0:00:00.6, mem=10384.4M)
[06/03 14:40:58    312s]  ...processing cgPbk (cpu=0:00:00.6, mem=10384.4M)
[06/03 14:40:58    312s]  ...processing cgNrb(cpu=0:00:00.6, mem=10384.4M)
[06/03 14:40:58    312s]  ...processing cgObs (cpu=0:00:00.6, mem=10384.4M)
[06/03 14:40:58    312s]  ...processing cgCon (cpu=0:00:00.6, mem=10384.4M)
[06/03 14:40:58    312s]  ...processing cgPdm (cpu=0:00:00.6, mem=10384.4M)
[06/03 14:40:58    312s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=10384.4M)
[06/03 14:40:58    312s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:40:58    313s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:40:58    313s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:40:58    313s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:40:58    313s] {MMLU 0 0 36}
[06/03 14:40:58    313s] [oiLAM] Zs 11, 12
[06/03 14:40:58    313s] ### Creating LA Mngr. totSessionCpu=0:05:14 mem=10384.4M
[06/03 14:40:58    313s] ### Creating LA Mngr, finished. totSessionCpu=0:05:14 mem=10384.4M
[06/03 14:40:58    313s] Running pre-eGR process
[06/03 14:40:58    313s] [NR-eGR] Started Early Global Route ( Curr Mem: 9.95 MB )
[06/03 14:40:58    313s] (I)      Initializing eGR engine (regular)
[06/03 14:40:58    313s] Set min layer with design mode ( 3 )
[06/03 14:40:58    313s] Set max layer with default ( 127 )
[06/03 14:40:58    313s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:40:58    313s] Min route layer (adjusted) = 3
[06/03 14:40:58    313s] Max route layer (adjusted) = 11
[06/03 14:40:58    313s] (I)      clean place blk overflow:
[06/03 14:40:58    313s] (I)      H : enabled 1.00 0
[06/03 14:40:58    313s] (I)      V : enabled 1.00 0
[06/03 14:40:58    313s] (I)      Initializing eGR engine (regular)
[06/03 14:40:58    313s] Set min layer with design mode ( 3 )
[06/03 14:40:58    313s] Set max layer with default ( 127 )
[06/03 14:40:58    313s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:40:58    313s] Min route layer (adjusted) = 3
[06/03 14:40:58    313s] Max route layer (adjusted) = 11
[06/03 14:40:58    313s] (I)      clean place blk overflow:
[06/03 14:40:58    313s] (I)      H : enabled 1.00 0
[06/03 14:40:58    313s] (I)      V : enabled 1.00 0
[06/03 14:40:58    313s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 9.95 MB )
[06/03 14:40:58    313s] (I)      Running eGR Regular flow
[06/03 14:40:58    313s] (I)      # wire layers (front) : 12
[06/03 14:40:58    313s] (I)      # wire layers (back)  : 0
[06/03 14:40:58    313s] (I)      min wire layer : 1
[06/03 14:40:58    313s] (I)      max wire layer : 11
[06/03 14:40:58    313s] (I)      # cut layers (front) : 11
[06/03 14:40:58    313s] (I)      # cut layers (back)  : 0
[06/03 14:40:58    313s] (I)      min cut layer : 1
[06/03 14:40:58    313s] (I)      max cut layer : 10
[06/03 14:40:58    313s] (I)      ================================== Layers ===================================
[06/03 14:40:58    313s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:40:58    313s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/03 14:40:58    313s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:40:58    313s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/03 14:40:58    313s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/03 14:40:58    313s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:58    313s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:58    313s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:58    313s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:58    313s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:40:58    313s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/03 14:40:58    313s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:40:58    313s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:40:58    313s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/03 14:40:58    313s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:40:58    313s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/03 14:40:58    313s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/03 14:40:58    313s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:40:58    313s] (I)      Started Import and model ( Curr Mem: 9.95 MB )
[06/03 14:40:58    313s] (I)      Number of ignored instance 0
[06/03 14:40:58    313s] (I)      Number of inbound cells 0
[06/03 14:40:58    313s] (I)      Number of opened ILM blockages 0
[06/03 14:40:58    313s] (I)      Number of instances temporarily fixed by detailed placement 142
[06/03 14:40:58    313s] (I)      numMoveCells=10, numMacros=0  numPads=29  numMultiRowHeightInsts=0
[06/03 14:40:58    313s] (I)      cell height: 540, count: 10
[06/03 14:40:58    313s] (I)      Number of nets = 36 ( 0 ignored )
[06/03 14:40:58    313s] [NR-eGR] Read rows... (mem=9.9M)
[06/03 14:40:58    313s] (I)      rowRegion is not equal to core box, resetting core box
[06/03 14:40:58    313s] (I)      rowRegion : (1044, 960) - (9048, 8520)
[06/03 14:40:58    313s] (I)      coreBox   : (1044, 960) - (9048, 8960)
[06/03 14:40:58    313s] [NR-eGR] Done Read rows (cpu=0.000s, mem=9.9M)
[06/03 14:40:58    313s] 
[06/03 14:40:58    313s] (I)      Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[06/03 14:40:58    313s] [NR-eGR] Read module constraints... (mem=9.9M)
[06/03 14:40:58    313s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=9.9M)
[06/03 14:40:58    313s] 
[06/03 14:40:58    313s] (I)      == Non-default Options ==
[06/03 14:40:58    313s] (I)      Maximum routing layer                              : 11
[06/03 14:40:58    313s] (I)      Minimum routing layer                              : 3
[06/03 14:40:58    313s] (I)      Top routing layer                                  : 11
[06/03 14:40:58    313s] (I)      Bottom routing layer                               : 3
[06/03 14:40:58    313s] (I)      Buffering-aware routing                            : true
[06/03 14:40:58    313s] (I)      Spread congestion away from blockages              : true
[06/03 14:40:58    313s] (I)      Number of threads                                  : 96
[06/03 14:40:58    313s] (I)      Overflow penalty cost                              : 10
[06/03 14:40:58    313s] (I)      Punch through distance                             : 596.302000
[06/03 14:40:58    313s] (I)      Source-to-sink ratio                               : 0.300000
[06/03 14:40:58    313s] (I)      Route tie net to shape                             : auto
[06/03 14:40:58    313s] (I)      Method to set GCell size                           : row
[06/03 14:40:58    313s] (I)      Tie hi/lo max distance                             : 5.400000
[06/03 14:40:58    313s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/03 14:40:58    313s] (I)      ============== Pin Summary ==============
[06/03 14:40:58    313s] (I)      +-------+--------+---------+------------+
[06/03 14:40:58    313s] (I)      | Layer | # pins | % total |      Group |
[06/03 14:40:58    313s] (I)      +-------+--------+---------+------------+
[06/03 14:40:58    313s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/03 14:40:58    313s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/03 14:40:58    313s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/03 14:40:58    313s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/03 14:40:58    313s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/03 14:40:58    313s] (I)      |     6 |      0 |    0.00 |      Other |
[06/03 14:40:58    313s] (I)      |     7 |      0 |    0.00 |      Other |
[06/03 14:40:58    313s] (I)      |     8 |      0 |    0.00 |      Other |
[06/03 14:40:58    313s] (I)      |     9 |      0 |    0.00 |      Other |
[06/03 14:40:58    313s] (I)      |    10 |      0 |    0.00 |      Other |
[06/03 14:40:58    313s] (I)      |    11 |      0 |    0.00 |      Other |
[06/03 14:40:58    313s] (I)      +-------+--------+---------+------------+
[06/03 14:40:58    313s] (I)      Use row-based GCell size
[06/03 14:40:58    313s] (I)      Use row-based GCell align
[06/03 14:40:58    313s] (I)      layer 0 area = 6400
[06/03 14:40:58    313s] (I)      layer 1 area = 8800
[06/03 14:40:58    313s] (I)      layer 2 area = 11000
[06/03 14:40:58    313s] (I)      layer 3 area = 11000
[06/03 14:40:58    313s] (I)      layer 4 area = 11000
[06/03 14:40:58    313s] (I)      layer 5 area = 11000
[06/03 14:40:58    313s] (I)      layer 6 area = 11000
[06/03 14:40:58    313s] (I)      layer 7 area = 810000
[06/03 14:40:58    313s] (I)      layer 8 area = 2000000
[06/03 14:40:58    313s] (I)      layer 9 area = 2000000
[06/03 14:40:58    313s] (I)      layer 10 area = 0
[06/03 14:40:58    313s] (I)      GCell unit size   : 540
[06/03 14:40:58    313s] (I)      GCell multiplier  : 1
[06/03 14:40:58    313s] (I)      GCell row height  : 540
[06/03 14:40:58    313s] (I)      Actual row height : 540
[06/03 14:40:58    313s] (I)      GCell align ref   : 1044 960
[06/03 14:40:58    313s] [NR-eGR] Track table information for default rule: 
[06/03 14:40:58    313s] [NR-eGR] M1 has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] M2 has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] C1 has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] C2 has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] C3 has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] C4 has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] C5 has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] JA has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] QA has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] QB has single uniform track structure
[06/03 14:40:58    313s] [NR-eGR] LB has single uniform track structure
[06/03 14:40:58    313s] (I)      ========================= Default via ==========================
[06/03 14:40:58    313s] (I)      +----+------------------+--------------------------------------+
[06/03 14:40:58    313s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/03 14:40:58    313s] (I)      +----+------------------+--------------------------------------+
[06/03 14:40:58    313s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/03 14:40:58    313s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/03 14:40:58    313s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/03 14:40:58    313s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/03 14:40:58    313s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/03 14:40:58    313s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/03 14:40:58    313s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/03 14:40:58    313s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/03 14:40:58    313s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/03 14:40:58    313s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/03 14:40:58    313s] (I)      +----+------------------+--------------------------------------+
[06/03 14:40:58    313s] (I)      Design has 0 placement macros with 0 shapes. 
[06/03 14:41:00    327s] [NR-eGR] Read 0 PG shapes
[06/03 14:41:00    327s] [NR-eGR] Read 0 clock shapes
[06/03 14:41:00    327s] [NR-eGR] Read 0 other shapes
[06/03 14:41:00    327s] [NR-eGR] #Routing Blockages  : 0
[06/03 14:41:00    327s] [NR-eGR] #Instance Blockages : 8
[06/03 14:41:00    327s] [NR-eGR] #PG Blockages       : 0
[06/03 14:41:00    327s] [NR-eGR] #Halo Blockages     : 0
[06/03 14:41:00    327s] [NR-eGR] #Boundary Blockages : 0
[06/03 14:41:00    327s] [NR-eGR] #Clock Blockages    : 0
[06/03 14:41:00    327s] [NR-eGR] #Other Blockages    : 0
[06/03 14:41:00    327s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 14:41:00    327s] (I)      Custom ignore net properties:
[06/03 14:41:00    327s] (I)      1 : NotLegal
[06/03 14:41:00    327s] (I)      Default ignore net properties:
[06/03 14:41:00    327s] (I)      1 : Special
[06/03 14:41:00    327s] (I)      2 : Analog
[06/03 14:41:00    327s] (I)      3 : Fixed
[06/03 14:41:00    327s] (I)      4 : Skipped
[06/03 14:41:00    327s] (I)      5 : MixedSignal
[06/03 14:41:00    327s] (I)      Prerouted net properties:
[06/03 14:41:00    327s] (I)      1 : NotLegal
[06/03 14:41:00    327s] (I)      2 : Special
[06/03 14:41:00    327s] (I)      3 : Analog
[06/03 14:41:00    327s] (I)      4 : Fixed
[06/03 14:41:00    327s] (I)      5 : Skipped
[06/03 14:41:00    327s] (I)      6 : MixedSignal
[06/03 14:41:00    327s] [NR-eGR] Early global route reroute all routable nets
[06/03 14:41:00    327s] [NR-eGR] #prerouted nets         : 0
[06/03 14:41:00    327s] [NR-eGR] #prerouted special nets : 0
[06/03 14:41:00    327s] [NR-eGR] #prerouted wires        : 0
[06/03 14:41:00    327s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/03 14:41:00    327s] (I)        Front-side 36 ( ignored 0 )
[06/03 14:41:00    327s] (I)        Back-side  0 ( ignored 0 )
[06/03 14:41:00    327s] (I)        Both-side  0 ( ignored 0 )
[06/03 14:41:00    327s] (I)      Reading macro buffers
[06/03 14:41:00    327s] (I)      Number of macros with buffers: 0
[06/03 14:41:00    327s] (I)      early_global_route_priority property id does not exist.
[06/03 14:41:00    327s] (I)      Setting up GCell size
[06/03 14:41:00    327s] (I)      Base Grid  :    18 x    18
[06/03 14:41:00    327s] (I)      Final Grid :     9 x     9
[06/03 14:41:00    327s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/03 14:41:00    327s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/03 14:41:00    327s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:00    327s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:00    327s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:00    327s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:00    327s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:00    327s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:00    327s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:00    327s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:00    327s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/03 14:41:00    327s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/03 14:41:00    327s] (I)      Track adjustment: Reducing 113 tracks (12.00%) for Layer3
[06/03 14:41:00    327s] (I)      Number of ignored nets                =      0
[06/03 14:41:00    327s] (I)      Number of connected nets              =      0
[06/03 14:41:00    327s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 14:41:00    327s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/03 14:41:00    327s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 14:41:00    327s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 14:41:00    327s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 14:41:00    327s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 14:41:00    327s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 14:41:00    327s] (I)      Constructing bin map
[06/03 14:41:00    327s] (I)      Initialize bin information with width=2160 height=2160
[06/03 14:41:00    327s] (I)      Done constructing bin map
[06/03 14:41:00    327s] (I)      Ndr track 0 does not exist
[06/03 14:41:00    327s] (I)      ---------------------Grid Graph Info--------------------
[06/03 14:41:00    327s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/03 14:41:00    327s] (I)      Core area           : (1044, 960) - (9048, 8520)
[06/03 14:41:00    327s] (I)      Site width          :   116  (dbu)
[06/03 14:41:00    327s] (I)      Row height          :   540  (dbu)
[06/03 14:41:00    327s] (I)      GCell row height    :   540  (dbu)
[06/03 14:41:00    327s] (I)      GCell width         :  1080  (dbu)
[06/03 14:41:00    327s] (I)      GCell height        :  1080  (dbu)
[06/03 14:41:00    327s] (I)      Grid                :     9     9    11
[06/03 14:41:00    327s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/03 14:41:00    327s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/03 14:41:00    327s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/03 14:41:00    327s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/03 14:41:00    327s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/03 14:41:00    327s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:41:00    327s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:41:00    327s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/03 14:41:00    327s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/03 14:41:00    327s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/03 14:41:00    327s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/03 14:41:00    327s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/03 14:41:00    327s] (I)      --------------------------------------------------------
[06/03 14:41:00    327s] 
[06/03 14:41:00    327s] [NR-eGR] ============ Routing rule table ============
[06/03 14:41:00    327s] [NR-eGR] Rule id: 0  Nets: 36
[06/03 14:41:00    327s] [NR-eGR] ========================================
[06/03 14:41:00    327s] [NR-eGR] 
[06/03 14:41:00    327s] (I)      ======== NDR :  =========
[06/03 14:41:00    327s] (I)      +--------------+--------+
[06/03 14:41:00    327s] (I)      |           ID |      0 |
[06/03 14:41:00    327s] (I)      |         Name |        |
[06/03 14:41:00    327s] (I)      |      Default |    yes |
[06/03 14:41:00    327s] (I)      |  Clk Special |     no |
[06/03 14:41:00    327s] (I)      | Hard spacing |     no |
[06/03 14:41:00    327s] (I)      |    NDR track | (none) |
[06/03 14:41:00    327s] (I)      |      NDR via | (none) |
[06/03 14:41:00    327s] (I)      |  Extra space |      0 |
[06/03 14:41:00    327s] (I)      |      Shields |      0 |
[06/03 14:41:00    327s] (I)      |   Demand (H) |      1 |
[06/03 14:41:00    327s] (I)      |   Demand (V) |      1 |
[06/03 14:41:00    327s] (I)      |        #Nets |     36 |
[06/03 14:41:00    327s] (I)      +--------------+--------+
[06/03 14:41:00    327s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:00    327s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/03 14:41:00    327s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:00    327s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:00    327s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:00    327s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:00    327s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:00    327s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:00    327s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/03 14:41:00    327s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:41:00    327s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:41:00    327s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/03 14:41:00    327s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:00    327s] (I)      =============== Blocked Tracks ===============
[06/03 14:41:00    327s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:00    327s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 14:41:00    327s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:00    327s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      |     2 |       0 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      |     3 |    1008 |      117 |        11.61% |
[06/03 14:41:00    327s] (I)      |     4 |     990 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      |     6 |     990 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      |     8 |      90 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      |     9 |      27 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      |    10 |      27 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      |    11 |      18 |        0 |         0.00% |
[06/03 14:41:00    327s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:00    327s] (I)      Finished Import and model ( CPU: 13.87 sec, Real: 1.88 sec, Curr Mem: 9.95 MB )
[06/03 14:41:00    327s] (I)      Delete wires for 36 nets (async)
[06/03 14:41:00    327s] (I)      Reset routing kernel
[06/03 14:41:00    327s] (I)      Started Global Routing ( Curr Mem: 9.95 MB )
[06/03 14:41:00    327s] (I)      totalPins=75  totalGlobalPin=70 (93.33%)
[06/03 14:41:00    327s] (I)      ================= Net Group Info =================
[06/03 14:41:00    327s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:00    327s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/03 14:41:00    327s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:00    327s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/03 14:41:00    327s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:00    327s] (I)      total 2D Cap : 4962 = (2097 H, 2865 V)
[06/03 14:41:00    327s] (I)      total 2D Demand : 5 = (0 H, 5 V)
[06/03 14:41:00    327s] (I)      #blocked GCells = 0
[06/03 14:41:00    327s] (I)      #regions = 1
[06/03 14:41:00    327s] (I)      #blocked areas for congestion spreading : 0
[06/03 14:41:00    327s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/03 14:41:00    327s] (I)      
[06/03 14:41:00    327s] (I)      ============  Phase 1a Route ============
[06/03 14:41:00    327s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:00    327s] (I)      
[06/03 14:41:00    327s] (I)      ============  Phase 1b Route ============
[06/03 14:41:00    327s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:00    327s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/03 14:41:00    327s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/03 14:41:00    327s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 14:41:00    327s] (I)      
[06/03 14:41:00    327s] (I)      ============  Phase 1c Route ============
[06/03 14:41:00    327s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:00    327s] (I)      
[06/03 14:41:00    327s] (I)      ============  Phase 1d Route ============
[06/03 14:41:00    327s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:00    327s] (I)      
[06/03 14:41:00    327s] (I)      ============  Phase 1e Route ============
[06/03 14:41:00    327s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:00    327s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/03 14:41:00    327s] (I)      
[06/03 14:41:00    327s] (I)      ============  Phase 1l Route ============
[06/03 14:41:01    330s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 14:41:01    330s] (I)      Layer  3:        710        34         7           0         864    ( 0.00%) 
[06/03 14:41:01    330s] (I)      Layer  4:        880        39         0           0         864    ( 0.00%) 
[06/03 14:41:01    330s] (I)      Layer  5:        896        29         0           0         864    ( 0.00%) 
[06/03 14:41:01    330s] (I)      Layer  6:        880         8         0           0         864    ( 0.00%) 
[06/03 14:41:01    330s] (I)      Layer  7:        896        16         0           0         864    ( 0.00%) 
[06/03 14:41:01    330s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/03 14:41:01    330s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/03 14:41:01    330s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/03 14:41:01    330s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/03 14:41:01    330s] (I)      Total:          4406       126         7          58        4430    ( 1.29%) 
[06/03 14:41:01    330s] (I)      
[06/03 14:41:01    330s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 14:41:01    330s] [NR-eGR]                        OverCon            
[06/03 14:41:01    330s] [NR-eGR]                         #Gcell     %Gcell
[06/03 14:41:01    330s] [NR-eGR]        Layer             (1-2)    OverCon
[06/03 14:41:01    330s] [NR-eGR] ----------------------------------------------
[06/03 14:41:01    330s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR]      C1 ( 3)         4( 5.48%)   ( 5.48%) 
[06/03 14:41:01    330s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:01    330s] [NR-eGR] ----------------------------------------------
[06/03 14:41:01    330s] [NR-eGR]        Total         4( 0.80%)   ( 0.80%) 
[06/03 14:41:01    330s] [NR-eGR] 
[06/03 14:41:01    330s] (I)      Finished Global Routing ( CPU: 3.70 sec, Real: 0.57 sec, Curr Mem: 9.96 MB )
[06/03 14:41:01    330s] (I)      Updating congestion map
[06/03 14:41:01    330s] (I)      total 2D Cap : 4968 = (2097 H, 2871 V)
[06/03 14:41:01    330s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 14:41:01    330s] (I)      Running track assignment and export wires
[06/03 14:41:01    330s] (I)      ============= Track Assignment ============
[06/03 14:41:01    330s] (I)      Started Track Assignment (96T) ( Curr Mem: 9.96 MB )
[06/03 14:41:01    330s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[06/03 14:41:01    330s] (I)      Run Multi-thread track assignment
[06/03 14:41:01    331s] (I)      Finished Track Assignment (96T) ( CPU: 1.04 sec, Real: 0.28 sec, Curr Mem: 9.96 MB )
[06/03 14:41:01    331s] (I)      Started Export ( Curr Mem: 9.96 MB )
[06/03 14:41:01    331s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/03 14:41:01    332s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/03 14:41:01    332s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:41:01    332s] [NR-eGR]             Length (um)  Vias 
[06/03 14:41:01    332s] [NR-eGR] ------------------------------
[06/03 14:41:01    332s] [NR-eGR]  M1  (1V)             0     5 
[06/03 14:41:01    332s] [NR-eGR]  M2  (2H)             0    39 
[06/03 14:41:01    332s] [NR-eGR]  C1  (3V)            23    62 
[06/03 14:41:01    332s] [NR-eGR]  C2  (4H)            27    25 
[06/03 14:41:01    332s] [NR-eGR]  C3  (5V)            37    10 
[06/03 14:41:01    332s] [NR-eGR]  C4  (6H)             3     7 
[06/03 14:41:01    332s] [NR-eGR]  C5  (7V)            21     0 
[06/03 14:41:01    332s] [NR-eGR]  JA  (8H)             0     0 
[06/03 14:41:01    332s] [NR-eGR]  QA  (9V)             0     0 
[06/03 14:41:01    332s] [NR-eGR]  QB  (10H)            0     0 
[06/03 14:41:01    332s] [NR-eGR]  LB  (11V)            0     0 
[06/03 14:41:01    332s] [NR-eGR] ------------------------------
[06/03 14:41:01    332s] [NR-eGR]      Total          112   148 
[06/03 14:41:01    332s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:41:01    332s] [NR-eGR] Total half perimeter of net bounding box: 108um
[06/03 14:41:01    332s] [NR-eGR] Total length: 112um, number of vias: 148
[06/03 14:41:01    332s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:41:01    332s] (I)      == Layer wire length by net rule ==
[06/03 14:41:01    332s] (I)                  Default 
[06/03 14:41:01    332s] (I)      --------------------
[06/03 14:41:01    332s] (I)       M1  (1V)       0um 
[06/03 14:41:01    332s] (I)       M2  (2H)       0um 
[06/03 14:41:01    332s] (I)       C1  (3V)      23um 
[06/03 14:41:01    332s] (I)       C2  (4H)      27um 
[06/03 14:41:01    332s] (I)       C3  (5V)      37um 
[06/03 14:41:01    332s] (I)       C4  (6H)       3um 
[06/03 14:41:01    332s] (I)       C5  (7V)      21um 
[06/03 14:41:01    332s] (I)       JA  (8H)       0um 
[06/03 14:41:01    332s] (I)       QA  (9V)       0um 
[06/03 14:41:01    332s] (I)       QB  (10H)      0um 
[06/03 14:41:01    332s] (I)       LB  (11V)      0um 
[06/03 14:41:01    332s] (I)      --------------------
[06/03 14:41:01    332s] (I)           Total    112um 
[06/03 14:41:01    332s] (I)      == Layer via count by net rule ==
[06/03 14:41:01    332s] (I)                  Default 
[06/03 14:41:01    332s] (I)      --------------------
[06/03 14:41:01    332s] (I)       M1  (1V)         5 
[06/03 14:41:01    332s] (I)       M2  (2H)        39 
[06/03 14:41:01    332s] (I)       C1  (3V)        62 
[06/03 14:41:01    332s] (I)       C2  (4H)        25 
[06/03 14:41:01    332s] (I)       C3  (5V)        10 
[06/03 14:41:01    332s] (I)       C4  (6H)         7 
[06/03 14:41:01    332s] (I)       C5  (7V)         0 
[06/03 14:41:01    332s] (I)       JA  (8H)         0 
[06/03 14:41:01    332s] (I)       QA  (9V)         0 
[06/03 14:41:01    332s] (I)       QB  (10H)        0 
[06/03 14:41:01    332s] (I)       LB  (11V)        0 
[06/03 14:41:01    332s] (I)      --------------------
[06/03 14:41:01    332s] (I)           Total      148 
[06/03 14:41:01    332s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.12 sec, Curr Mem: 9.95 MB )
[06/03 14:41:01    332s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/03 14:41:01    332s] [NR-eGR] Finished Early Global Route kernel ( CPU: 18.81 sec, Real: 2.90 sec, Curr Mem: 9.95 MB )
[06/03 14:41:01    332s] [NR-eGR] Finished Early Global Route ( CPU: 18.81 sec, Real: 2.90 sec, Curr Mem: 9.95 MB )
[06/03 14:41:01    332s] (I)      ========================================= Runtime Summary =========================================
[06/03 14:41:01    332s] (I)       Step                                                 %      Start     Finish      Real        CPU 
[06/03 14:41:01    332s] (I)      ---------------------------------------------------------------------------------------------------
[06/03 14:41:01    332s] (I)       Early Global Route                             100.00%  33.42 sec  36.32 sec  2.90 sec  18.81 sec 
[06/03 14:41:01    332s] (I)       +-Early Global Route kernel                     99.74%  33.43 sec  36.32 sec  2.90 sec  18.81 sec 
[06/03 14:41:01    332s] (I)       | +-Import and model                            64.81%  33.46 sec  35.34 sec  1.88 sec  13.87 sec 
[06/03 14:41:01    332s] (I)       | | +-Create place DB                            0.10%  33.47 sec  33.47 sec  0.00 sec   0.01 sec 
[06/03 14:41:01    332s] (I)       | | | +-Import place data                        0.08%  33.47 sec  33.47 sec  0.00 sec   0.01 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Read instances and placement           0.02%  33.47 sec  33.47 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Read nets                              0.01%  33.47 sec  33.47 sec  0.00 sec   0.01 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Read rows                              0.01%  33.47 sec  33.47 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Read module constraints                0.00%  33.47 sec  33.47 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | +-Create route DB                           63.58%  33.47 sec  35.32 sec  1.85 sec  13.84 sec 
[06/03 14:41:01    332s] (I)       | | | +-Import route data (96T)                 63.55%  33.47 sec  35.32 sec  1.85 sec  13.84 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Read blockages ( Layer 3-11 )         63.04%  33.48 sec  35.31 sec  1.83 sec  13.83 sec 
[06/03 14:41:01    332s] (I)       | | | | | +-Read routing blockages               0.00%  33.48 sec  33.48 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | | +-Read instance blockages              0.00%  33.48 sec  33.48 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | | +-Read PG blockages                   62.91%  33.48 sec  35.31 sec  1.83 sec  13.82 sec 
[06/03 14:41:01    332s] (I)       | | | | | | +-Allocate memory for PG via list    0.01%  33.48 sec  33.48 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | | +-Read clock blockages                 0.01%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | | +-Read other blockages                 0.01%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | | +-Read halo blockages                  0.00%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | | +-Read boundary cut boxes              0.00%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Read blackboxes                        0.00%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Read prerouted                         0.03%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Read nets                              0.01%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Set up via pillars                     0.00%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Initialize 3D grid graph               0.01%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Model blockage capacity                0.05%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | | +-Initialize 3D capacity               0.02%  35.31 sec  35.31 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | +-Read aux data                              0.01%  35.32 sec  35.32 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | +-Others data preparation                    0.00%  35.32 sec  35.32 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | +-Create route kernel                        0.92%  35.32 sec  35.34 sec  0.03 sec   0.02 sec 
[06/03 14:41:01    332s] (I)       | +-Global Routing                              19.52%  35.35 sec  35.91 sec  0.57 sec   3.69 sec 
[06/03 14:41:01    332s] (I)       | | +-Initialization                             0.01%  35.35 sec  35.35 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | +-Net group 1                               19.32%  35.35 sec  35.91 sec  0.56 sec   3.69 sec 
[06/03 14:41:01    332s] (I)       | | | +-Generate topology (96T)                  0.75%  35.35 sec  35.37 sec  0.02 sec   0.02 sec 
[06/03 14:41:01    332s] (I)       | | | +-Phase 1a                                 2.24%  35.37 sec  35.44 sec  0.07 sec   0.09 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Pattern routing (96T)                  2.19%  35.37 sec  35.44 sec  0.06 sec   0.09 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Add via demand to 2D                   0.00%  35.44 sec  35.44 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | +-Phase 1b                                 0.01%  35.44 sec  35.44 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | +-Phase 1c                                 0.00%  35.44 sec  35.44 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | +-Phase 1d                                 0.00%  35.44 sec  35.44 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | +-Phase 1e                                 0.05%  35.44 sec  35.44 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Route legalization                     0.02%  35.44 sec  35.44 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | | | +-Legalize Reach Aware Violations      0.00%  35.44 sec  35.44 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | | +-Phase 1l                                16.12%  35.44 sec  35.91 sec  0.47 sec   3.58 sec 
[06/03 14:41:01    332s] (I)       | | | | +-Layer assignment (96T)                16.10%  35.44 sec  35.91 sec  0.47 sec   3.58 sec 
[06/03 14:41:01    332s] (I)       | +-Export cong map                              0.03%  35.91 sec  35.91 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | +-Export 2D cong map                         0.01%  35.91 sec  35.91 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | +-Extract Global 3D Wires                      0.00%  35.91 sec  35.91 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | +-Track Assignment (96T)                       9.80%  35.91 sec  36.20 sec  0.28 sec   1.04 sec 
[06/03 14:41:01    332s] (I)       | | +-Initialization                             0.00%  35.91 sec  35.91 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | +-Track Assignment Kernel                    9.73%  35.92 sec  36.20 sec  0.28 sec   1.04 sec 
[06/03 14:41:01    332s] (I)       | | +-Free Memory                                0.00%  36.20 sec  36.20 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | +-Export                                       4.21%  36.20 sec  36.32 sec  0.12 sec   0.16 sec 
[06/03 14:41:01    332s] (I)       | | +-Export DB wires                            3.77%  36.20 sec  36.31 sec  0.11 sec   0.16 sec 
[06/03 14:41:01    332s] (I)       | | | +-Export all nets (96T)                    2.02%  36.20 sec  36.26 sec  0.06 sec   0.08 sec 
[06/03 14:41:01    332s] (I)       | | | +-Set wire vias (96T)                      1.71%  36.26 sec  36.31 sec  0.05 sec   0.07 sec 
[06/03 14:41:01    332s] (I)       | | +-Report wirelength                          0.36%  36.31 sec  36.32 sec  0.01 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | +-Update net boxes                           0.01%  36.32 sec  36.32 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | | +-Update timing                              0.00%  36.32 sec  36.32 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)       | +-Postprocess design                           0.04%  36.32 sec  36.32 sec  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)      ====================== Summary by functions =======================
[06/03 14:41:01    332s] (I)       Lv  Step                                   %      Real        CPU 
[06/03 14:41:01    332s] (I)      -------------------------------------------------------------------
[06/03 14:41:01    332s] (I)        0  Early Global Route               100.00%  2.90 sec  18.81 sec 
[06/03 14:41:01    332s] (I)        1  Early Global Route kernel         99.74%  2.90 sec  18.81 sec 
[06/03 14:41:01    332s] (I)        2  Import and model                  64.81%  1.88 sec  13.87 sec 
[06/03 14:41:01    332s] (I)        2  Global Routing                    19.52%  0.57 sec   3.69 sec 
[06/03 14:41:01    332s] (I)        2  Track Assignment (96T)             9.80%  0.28 sec   1.04 sec 
[06/03 14:41:01    332s] (I)        2  Export                             4.21%  0.12 sec   0.16 sec 
[06/03 14:41:01    332s] (I)        2  Postprocess design                 0.04%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        2  Export cong map                    0.03%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        2  Extract Global 3D Wires            0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        3  Create route DB                   63.58%  1.85 sec  13.84 sec 
[06/03 14:41:01    332s] (I)        3  Net group 1                       19.32%  0.56 sec   3.69 sec 
[06/03 14:41:01    332s] (I)        3  Track Assignment Kernel            9.73%  0.28 sec   1.04 sec 
[06/03 14:41:01    332s] (I)        3  Export DB wires                    3.77%  0.11 sec   0.16 sec 
[06/03 14:41:01    332s] (I)        3  Create route kernel                0.92%  0.03 sec   0.02 sec 
[06/03 14:41:01    332s] (I)        3  Report wirelength                  0.36%  0.01 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        3  Create place DB                    0.10%  0.00 sec   0.01 sec 
[06/03 14:41:01    332s] (I)        3  Read aux data                      0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        3  Initialization                     0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        3  Export 2D cong map                 0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        3  Update net boxes                   0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        3  Free Memory                        0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        3  Others data preparation            0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        3  Update timing                      0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        4  Import route data (96T)           63.55%  1.85 sec  13.84 sec 
[06/03 14:41:01    332s] (I)        4  Phase 1l                          16.12%  0.47 sec   3.58 sec 
[06/03 14:41:01    332s] (I)        4  Phase 1a                           2.24%  0.07 sec   0.09 sec 
[06/03 14:41:01    332s] (I)        4  Export all nets (96T)              2.02%  0.06 sec   0.08 sec 
[06/03 14:41:01    332s] (I)        4  Set wire vias (96T)                1.71%  0.05 sec   0.07 sec 
[06/03 14:41:01    332s] (I)        4  Generate topology (96T)            0.75%  0.02 sec   0.02 sec 
[06/03 14:41:01    332s] (I)        4  Import place data                  0.08%  0.00 sec   0.01 sec 
[06/03 14:41:01    332s] (I)        4  Phase 1e                           0.05%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        4  Phase 1b                           0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        4  Phase 1c                           0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        4  Phase 1d                           0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Read blockages ( Layer 3-11 )     63.04%  1.83 sec  13.83 sec 
[06/03 14:41:01    332s] (I)        5  Layer assignment (96T)            16.10%  0.47 sec   3.58 sec 
[06/03 14:41:01    332s] (I)        5  Pattern routing (96T)              2.19%  0.06 sec   0.09 sec 
[06/03 14:41:01    332s] (I)        5  Model blockage capacity            0.05%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Read prerouted                     0.03%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Route legalization                 0.02%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Read instances and placement       0.02%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Read nets                          0.02%  0.00 sec   0.01 sec 
[06/03 14:41:01    332s] (I)        5  Initialize 3D grid graph           0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Read rows                          0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Read blackboxes                    0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Add via demand to 2D               0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Read module constraints            0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        5  Set up via pillars                 0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        6  Read PG blockages                 62.91%  1.83 sec  13.82 sec 
[06/03 14:41:01    332s] (I)        6  Initialize 3D capacity             0.02%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        6  Read clock blockages               0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        6  Read other blockages               0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        6  Legalize Reach Aware Violations    0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        6  Read instance blockages            0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        6  Read halo blockages                0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        6  Read routing blockages             0.00%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] (I)        7  Allocate memory for PG via list    0.01%  0.00 sec   0.00 sec 
[06/03 14:41:01    332s] Running post-eGR process
[06/03 14:41:01    332s] Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
[06/03 14:41:01    332s] PreRoute RC Extraction called for design adder.
[06/03 14:41:01    332s] RC Extraction called in multi-corner(2) mode.
[06/03 14:41:01    332s] RCMode: PreRoute
[06/03 14:41:01    332s]       RC Corner Indexes            0       1   
[06/03 14:41:01    332s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 14:41:01    332s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 14:41:01    332s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 14:41:01    332s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 14:41:01    332s] Shrink Factor                : 1.00000
[06/03 14:41:01    332s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 14:41:01    332s] Using Quantus QRC technology file ...
[06/03 14:41:01    332s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/03 14:41:01    332s] Updating RC Grid density data for preRoute extraction ...
[06/03 14:41:01    332s] eee: pegSigSF=1.070000
[06/03 14:41:01    332s] Initializing multi-corner resistance tables ...
[06/03 14:41:01    332s] eee: Grid unit RC data computation started
[06/03 14:41:01    332s] eee: Grid unit RC data computation completed
[06/03 14:41:01    332s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/03 14:41:01    332s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/03 14:41:01    332s] eee: l=3 avDens=0.017877 usedTrk=4.290370 availTrk=240.000000 sigTrk=4.290370
[06/03 14:41:01    332s] eee: l=4 avDens=0.021019 usedTrk=5.044444 availTrk=240.000000 sigTrk=5.044444
[06/03 14:41:01    332s] eee: l=5 avDens=0.037963 usedTrk=6.833333 availTrk=180.000000 sigTrk=6.833333
[06/03 14:41:01    332s] eee: l=6 avDens=0.010426 usedTrk=0.625556 availTrk=60.000000 sigTrk=0.625556
[06/03 14:41:01    332s] eee: l=7 avDens=0.021965 usedTrk=3.953704 availTrk=180.000000 sigTrk=3.953704
[06/03 14:41:01    332s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:41:01    332s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:41:01    332s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:41:01    332s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:41:01    332s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:41:01    332s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/03 14:41:01    332s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.793200 aWlH=0.000000 lMod=0 pMax=0.929400 pMod=77 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/03 14:41:01    332s] eee: NetCapCache creation started. (Current Mem: 10291.383M) 
[06/03 14:41:01    332s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 10291.383M) 
[06/03 14:41:01    332s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/03 14:41:01    332s] eee: Metal Layers Info:
[06/03 14:41:01    332s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:41:01    332s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/03 14:41:01    332s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:41:01    332s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/03 14:41:01    332s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/03 14:41:01    332s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/03 14:41:01    332s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/03 14:41:01    332s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/03 14:41:01    332s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/03 14:41:01    332s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/03 14:41:01    332s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/03 14:41:01    332s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/03 14:41:01    332s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/03 14:41:01    332s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/03 14:41:01    332s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:41:01    332s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/03 14:41:01    332s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 10291.383M)
[06/03 14:41:01    332s] Cell adder LLGs are deleted
[06/03 14:41:01    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:01    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:01    332s] OPERPROF: Starting SiteArray-Init at level 1, MEM:10291.4M, EPOCH TIME: 1748976061.876474
[06/03 14:41:01    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:01    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:01    332s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:10291.4M, EPOCH TIME: 1748976061.877625
[06/03 14:41:01    332s] Max number of tech site patterns supported in site array is 256.
[06/03 14:41:01    332s] Core basic site is GF22_DST
[06/03 14:41:02    333s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:41:02    333s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:41:02    333s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:41:02    333s] SiteArray: use 20,480 bytes
[06/03 14:41:02    333s] SiteArray: current memory after site array memory allocation 10291.4M
[06/03 14:41:02    333s] SiteArray: FP blocked sites are writable
[06/03 14:41:02    333s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:10291.4M, EPOCH TIME: 1748976062.211153
[06/03 14:41:02    334s] Process 45 wires and vias for routing blockage analysis
[06/03 14:41:02    334s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.030, REAL:0.189, MEM:10291.4M, EPOCH TIME: 1748976062.399916
[06/03 14:41:02    334s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:41:02    334s] Atter site array init, number of instance map data is 0.
[06/03 14:41:02    334s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.260, REAL:0.525, MEM:10291.4M, EPOCH TIME: 1748976062.402306
[06/03 14:41:02    334s] 
[06/03 14:41:02    334s] 
[06/03 14:41:02    334s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:02    334s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.260, REAL:0.529, MEM:10291.4M, EPOCH TIME: 1748976062.405320
[06/03 14:41:02    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:02    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:02    334s] Starting delay calculation for Setup views
[06/03 14:41:02    334s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 14:41:02    334s] #################################################################################
[06/03 14:41:02    334s] # Design Stage: PreRoute
[06/03 14:41:02    334s] # Design Name: adder
[06/03 14:41:02    334s] # Design Mode: 22nm
[06/03 14:41:02    334s] # Analysis Mode: MMMC Non-OCV 
[06/03 14:41:02    334s] # Parasitics Mode: No SPEF/RCDB 
[06/03 14:41:02    334s] # Signoff Settings: SI Off 
[06/03 14:41:02    334s] #################################################################################
[06/03 14:41:03    335s] Topological Sorting (REAL = 0:00:00.0, MEM = 10343.8M, InitMEM = 10343.8M)
[06/03 14:41:03    336s] Calculate delays in BcWc mode...
[06/03 14:41:03    336s] Start delay calculation (fullDC) (96 T). (MEM=4520.59)
[06/03 14:41:03    336s] End AAE Lib Interpolated Model. (MEM=10362.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 14:41:04    337s] Total number of fetched objects 36
[06/03 14:41:04    337s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/03 14:41:04    337s] End delay calculation. (MEM=4539.04 CPU=0:00:00.8 REAL=0:00:01.0)
[06/03 14:41:04    337s] End delay calculation (fullDC). (MEM=4539.04 CPU=0:00:01.3 REAL=0:00:01.0)
[06/03 14:41:04    337s] *** CDM Built up (cpu=0:00:02.5  real=0:00:02.0  mem= 13886.4M) ***
[06/03 14:41:05    339s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:03.0 totSessionCpu=0:05:41 mem=10348.4M)
[06/03 14:41:05    339s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.474  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/03 14:41:05    339s] **optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 4542.3M, totSessionCpu=0:05:41 **
[06/03 14:41:05    339s] Begin: Collecting metrics
[06/03 14:41:06    340s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.474 |   0 |       30.75 | 0:00:05  |       10388 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[06/03 14:41:06    340s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4542.4M, current mem=4542.4M)

[06/03 14:41:06    340s] End: Collecting metrics
[06/03 14:41:06    340s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:39.2/0:00:38.3 (1.0), totSession cpu/real = 0:05:41.1/0:05:06.4 (1.1), mem = 10382.1M
[06/03 14:41:06    340s] 
[06/03 14:41:06    340s] =============================================================================================
[06/03 14:41:06    340s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.10-p003_1
[06/03 14:41:06    340s] =============================================================================================
[06/03 14:41:06    340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:06    340s] ---------------------------------------------------------------------------------------------
[06/03 14:41:06    340s] [ ViewPruning            ]      2   0:00:00.3  (   0.7 % )     0:00:01.0 /  0:00:01.5    1.5
[06/03 14:41:06    340s] [ OptSummaryReport       ]      1   0:00:00.6  (   1.4 % )     0:00:04.0 /  0:00:07.7    1.9
[06/03 14:41:06    340s] [ MetricReport           ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    0.9
[06/03 14:41:06    340s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.3    2.1
[06/03 14:41:06    340s] [ CellServerInit         ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.0
[06/03 14:41:06    340s] [ LibAnalyzerInit        ]      2   0:00:03.9  (  10.2 % )     0:00:03.9 /  0:00:04.7    1.2
[06/03 14:41:06    340s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:06    340s] [ MetricInit             ]      1   0:00:01.1  (   2.9 % )     0:00:01.1 /  0:00:01.1    1.0
[06/03 14:41:06    340s] [ DetailPlaceInit        ]      1   0:00:00.9  (   2.4 % )     0:00:00.9 /  0:00:04.4    4.7
[06/03 14:41:06    340s] [ EarlyGlobalRoute       ]      1   0:00:02.9  (   7.7 % )     0:00:02.9 /  0:00:18.8    6.4
[06/03 14:41:06    340s] [ ExtractRC              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/03 14:41:06    340s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   1.6 % )     0:00:03.3 /  0:00:05.1    1.6
[06/03 14:41:06    340s] [ FullDelayCalc          ]      1   0:00:01.4  (   3.6 % )     0:00:01.4 /  0:00:02.5    1.8
[06/03 14:41:06    340s] [ TimingUpdate           ]      2   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:01.6    1.6
[06/03 14:41:06    340s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.3
[06/03 14:41:06    340s] [ MISC                   ]          0:00:24.9  (  65.0 % )     0:00:24.9 /  0:00:02.1    0.1
[06/03 14:41:06    340s] ---------------------------------------------------------------------------------------------
[06/03 14:41:06    340s]  InitOpt #1 TOTAL                   0:00:38.3  ( 100.0 % )     0:00:38.3 /  0:00:39.2    1.0
[06/03 14:41:06    340s] ---------------------------------------------------------------------------------------------
[06/03 14:41:06    340s] 
[06/03 14:41:06    340s] ** INFO : this run is activating 'allEndPoints' option
[06/03 14:41:06    340s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:41:06    340s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:41 mem=10382.1M
[06/03 14:41:06    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:10382.1M, EPOCH TIME: 1748976066.176792
[06/03 14:41:06    340s] Processing tracks to init pin-track alignment.
[06/03 14:41:06    340s] z: 1, totalTracks: 1
[06/03 14:41:06    340s] z: 3, totalTracks: 1
[06/03 14:41:06    340s] z: 5, totalTracks: 1
[06/03 14:41:06    340s] z: 7, totalTracks: 1
[06/03 14:41:06    340s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:41:06    340s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:41:06    340s] Initializing Route Infrastructure for color support ...
[06/03 14:41:06    340s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10382.1M, EPOCH TIME: 1748976066.177593
[06/03 14:41:06    340s] ### Add 31 auto generated vias to default rule
[06/03 14:41:06    340s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:10382.1M, EPOCH TIME: 1748976066.184843
[06/03 14:41:06    340s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:06    340s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:06    340s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10382.1M, EPOCH TIME: 1748976066.197123
[06/03 14:41:06    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] 
[06/03 14:41:06    340s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:06    340s] 
[06/03 14:41:06    340s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:06    340s] OPERPROF:     Starting CMU at level 3, MEM:10382.1M, EPOCH TIME: 1748976066.377024
[06/03 14:41:06    340s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:10382.1M, EPOCH TIME: 1748976066.377916
[06/03 14:41:06    340s] 
[06/03 14:41:06    340s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:06    340s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.200, REAL:0.181, MEM:10382.1M, EPOCH TIME: 1748976066.378141
[06/03 14:41:06    340s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:10382.1M, EPOCH TIME: 1748976066.378253
[06/03 14:41:06    340s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:10382.1M, EPOCH TIME: 1748976066.379782
[06/03 14:41:06    340s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=10382.1MB).
[06/03 14:41:06    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.204, MEM:10382.1M, EPOCH TIME: 1748976066.380356
[06/03 14:41:06    340s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=10382.1M
[06/03 14:41:06    340s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10382.1M, EPOCH TIME: 1748976066.380811
[06/03 14:41:06    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:06    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:10382.1M, EPOCH TIME: 1748976066.386459
[06/03 14:41:06    340s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:41:06    340s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:41 mem=10382.1M
[06/03 14:41:06    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:10382.1M, EPOCH TIME: 1748976066.387284
[06/03 14:41:06    340s] Processing tracks to init pin-track alignment.
[06/03 14:41:06    340s] z: 1, totalTracks: 1
[06/03 14:41:06    340s] z: 3, totalTracks: 1
[06/03 14:41:06    340s] z: 5, totalTracks: 1
[06/03 14:41:06    340s] z: 7, totalTracks: 1
[06/03 14:41:06    340s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:41:06    340s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:41:06    340s] Initializing Route Infrastructure for color support ...
[06/03 14:41:06    340s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10382.1M, EPOCH TIME: 1748976066.387895
[06/03 14:41:06    340s] ### Add 31 auto generated vias to default rule
[06/03 14:41:06    340s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:10382.1M, EPOCH TIME: 1748976066.391929
[06/03 14:41:06    340s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:06    340s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:06    340s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10382.1M, EPOCH TIME: 1748976066.399381
[06/03 14:41:06    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] 
[06/03 14:41:06    340s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:06    340s] 
[06/03 14:41:06    340s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:06    340s] OPERPROF:     Starting CMU at level 3, MEM:10382.1M, EPOCH TIME: 1748976066.574736
[06/03 14:41:06    340s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:10382.1M, EPOCH TIME: 1748976066.575599
[06/03 14:41:06    340s] 
[06/03 14:41:06    340s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:06    340s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.176, MEM:10382.1M, EPOCH TIME: 1748976066.575825
[06/03 14:41:06    340s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:10382.1M, EPOCH TIME: 1748976066.575941
[06/03 14:41:06    340s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:10382.1M, EPOCH TIME: 1748976066.577426
[06/03 14:41:06    340s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=10382.1MB).
[06/03 14:41:06    340s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.191, MEM:10382.1M, EPOCH TIME: 1748976066.577998
[06/03 14:41:06    340s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:42 mem=10382.1M
[06/03 14:41:06    340s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10382.1M, EPOCH TIME: 1748976066.578302
[06/03 14:41:06    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:06    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:06    340s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:10382.1M, EPOCH TIME: 1748976066.583492
[06/03 14:41:06    340s] *** Starting optimizing excluded clock nets MEM= 10382.1M) ***
[06/03 14:41:06    340s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 10382.1M) ***
[06/03 14:41:07    342s] The useful skew maximum allowed delay is: 0.3
[06/03 14:41:07    342s] 
[06/03 14:41:07    342s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:41:07    342s] Deleting Lib Analyzer.
[06/03 14:41:07    342s] 
[06/03 14:41:07    342s] TimeStamp Deleting Cell Server End ...
[06/03 14:41:07    342s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 14:41:07    342s] 
[06/03 14:41:07    342s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:41:07    342s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:41:07    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:41:08    342s] Summary for sequential cells identification: 
[06/03 14:41:08    342s]   Identified SBFF number: 299
[06/03 14:41:08    342s]   Identified MBFF number: 75
[06/03 14:41:08    342s]   Identified SB Latch number: 22
[06/03 14:41:08    342s]   Identified MB Latch number: 0
[06/03 14:41:08    342s]   Not identified SBFF number: 15
[06/03 14:41:08    342s]   Not identified MBFF number: 0
[06/03 14:41:08    342s]   Not identified SB Latch number: 0
[06/03 14:41:08    342s]   Not identified MB Latch number: 0
[06/03 14:41:08    342s]   Number of sequential cells which are not FFs: 45
[06/03 14:41:08    342s]  Visiting view : view_slow_mission
[06/03 14:41:08    342s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:41:08    342s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:41:08    342s]  Visiting view : view_fast_mission
[06/03 14:41:08    342s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:41:08    342s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:41:08    342s] TLC MultiMap info (StdDelay):
[06/03 14:41:08    342s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:41:08    342s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:41:08    342s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:41:08    342s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:41:08    342s]  Setting StdDelay to: 6.1ps
[06/03 14:41:08    342s] 
[06/03 14:41:08    342s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:41:08    342s] 
[06/03 14:41:08    342s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:41:08    342s] 
[06/03 14:41:08    342s] TimeStamp Deleting Cell Server End ...
[06/03 14:41:08    342s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:43.6/0:05:08.4 (1.1), mem = 10358.1M
[06/03 14:41:08    342s] ### Creating LA Mngr. totSessionCpu=0:05:44 mem=10358.1M
[06/03 14:41:08    342s] ### Creating LA Mngr, finished. totSessionCpu=0:05:44 mem=10358.1M
[06/03 14:41:08    342s] 
[06/03 14:41:08    342s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:41:08    342s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:41:08    342s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:41:08    342s] Summary for sequential cells identification: 
[06/03 14:41:08    342s]   Identified SBFF number: 299
[06/03 14:41:08    342s]   Identified MBFF number: 75
[06/03 14:41:08    342s]   Identified SB Latch number: 22
[06/03 14:41:08    342s]   Identified MB Latch number: 0
[06/03 14:41:08    342s]   Not identified SBFF number: 15
[06/03 14:41:08    342s]   Not identified MBFF number: 0
[06/03 14:41:08    342s]   Not identified SB Latch number: 0
[06/03 14:41:08    342s]   Not identified MB Latch number: 0
[06/03 14:41:08    342s]   Number of sequential cells which are not FFs: 45
[06/03 14:41:08    342s]  Visiting view : view_slow_mission
[06/03 14:41:08    342s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:41:08    342s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:41:08    342s]  Visiting view : view_fast_mission
[06/03 14:41:08    342s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:41:08    342s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:41:08    342s] TLC MultiMap info (StdDelay):
[06/03 14:41:08    342s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:41:08    342s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:41:08    342s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:41:08    342s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:41:08    342s]  Setting StdDelay to: 6.1ps
[06/03 14:41:08    342s] 
[06/03 14:41:08    342s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:41:08    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.1
[06/03 14:41:08    342s] 
[06/03 14:41:08    342s] Creating Lib Analyzer ...
[06/03 14:41:08    343s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/03 14:41:08    343s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/03 14:41:08    343s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/03 14:41:08    343s] 
[06/03 14:41:08    343s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:41:09    344s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:45 mem=10390.2M
[06/03 14:41:10    344s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:46 mem=10390.2M
[06/03 14:41:10    344s] Creating Lib Analyzer, finished. 
[06/03 14:41:10    345s] 
[06/03 14:41:10    345s] Active Setup views: view_slow_mission 
[06/03 14:41:10    345s] OPERPROF: Starting SiteArray-Init at level 1, MEM:10390.2M, EPOCH TIME: 1748976070.328800
[06/03 14:41:10    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:10    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:10    345s] 
[06/03 14:41:10    345s] 
[06/03 14:41:10    345s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:10    345s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.183, MEM:10390.2M, EPOCH TIME: 1748976070.511836
[06/03 14:41:10    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:10    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:10    345s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:41:10    345s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:41:10    345s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:41:10    345s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:46 mem=10390.2M
[06/03 14:41:10    345s] OPERPROF: Starting DPlace-Init at level 1, MEM:10390.2M, EPOCH TIME: 1748976070.516927
[06/03 14:41:10    345s] Processing tracks to init pin-track alignment.
[06/03 14:41:10    345s] z: 1, totalTracks: 1
[06/03 14:41:10    345s] z: 3, totalTracks: 1
[06/03 14:41:10    345s] z: 5, totalTracks: 1
[06/03 14:41:10    345s] z: 7, totalTracks: 1
[06/03 14:41:10    345s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:41:10    345s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:41:10    345s] Initializing Route Infrastructure for color support ...
[06/03 14:41:10    345s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10390.2M, EPOCH TIME: 1748976070.517518
[06/03 14:41:10    345s] ### Add 31 auto generated vias to default rule
[06/03 14:41:10    345s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:10390.2M, EPOCH TIME: 1748976070.524199
[06/03 14:41:10    345s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:10    345s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:10    345s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10390.2M, EPOCH TIME: 1748976070.531114
[06/03 14:41:10    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:10    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:10    345s] 
[06/03 14:41:10    345s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:10    345s] 
[06/03 14:41:10    345s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:10    345s] OPERPROF:     Starting CMU at level 3, MEM:10390.2M, EPOCH TIME: 1748976070.699904
[06/03 14:41:10    345s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:10390.2M, EPOCH TIME: 1748976070.700708
[06/03 14:41:10    345s] 
[06/03 14:41:10    345s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:10    345s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.170, MEM:10390.2M, EPOCH TIME: 1748976070.700934
[06/03 14:41:10    345s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:10390.2M, EPOCH TIME: 1748976070.701051
[06/03 14:41:10    345s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.001, MEM:10390.2M, EPOCH TIME: 1748976070.702461
[06/03 14:41:10    345s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=10390.2MB).
[06/03 14:41:10    345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.186, MEM:10390.2M, EPOCH TIME: 1748976070.703045
[06/03 14:41:10    345s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:41:10    345s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:41:10    345s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:47 mem=10390.2M
[06/03 14:41:10    345s] 
[06/03 14:41:10    345s] Footprint cell information for calculating maxBufDist
[06/03 14:41:10    345s] *info: There are 20 candidate Buffer cells
[06/03 14:41:10    345s] *info: There are 20 candidate Inverter cells
[06/03 14:41:10    345s] 
[06/03 14:41:11    346s] #optDebug: Start CG creation (mem=10390.2M)
[06/03 14:41:11    346s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:11    346s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:11    346s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:11    346s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:11    346s] ToF 95.2150um
[06/03 14:41:11    346s] (cpu=0:00:00.6, mem=10483.9M)
[06/03 14:41:11    346s]  ...processing cgPrt (cpu=0:00:00.6, mem=10483.9M)
[06/03 14:41:11    346s]  ...processing cgEgp (cpu=0:00:00.6, mem=10483.9M)
[06/03 14:41:11    346s]  ...processing cgPbk (cpu=0:00:00.6, mem=10483.9M)
[06/03 14:41:11    346s]  ...processing cgNrb(cpu=0:00:00.6, mem=10483.9M)
[06/03 14:41:11    346s]  ...processing cgObs (cpu=0:00:00.6, mem=10483.9M)
[06/03 14:41:11    346s]  ...processing cgCon (cpu=0:00:00.6, mem=10483.9M)
[06/03 14:41:11    346s]  ...processing cgPdm (cpu=0:00:00.6, mem=10483.9M)
[06/03 14:41:11    346s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=10483.9M)
[06/03 14:41:11    346s] ### Creating RouteCongInterface, started
[06/03 14:41:11    346s] 
[06/03 14:41:11    346s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/03 14:41:11    346s] 
[06/03 14:41:11    346s] #optDebug: {0, 1.000}
[06/03 14:41:11    346s] ### Creating RouteCongInterface, finished
[06/03 14:41:11    346s] {MG  {8 0 2 0.338158} }
[06/03 14:41:12    347s] 
[06/03 14:41:12    347s] Netlist preparation processing... 
[06/03 14:41:12    347s] Removed 0 instance
[06/03 14:41:12    347s] *info: Marking 0 isolation instances dont touch
[06/03 14:41:12    347s] *info: Marking 0 level shifter instances dont touch
[06/03 14:41:12    347s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:41:12    347s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10686.8M, EPOCH TIME: 1748976072.377900
[06/03 14:41:12    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:41:12    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:12    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:12    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:12    347s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:10455.8M, EPOCH TIME: 1748976072.390461
[06/03 14:41:12    347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.1
[06/03 14:41:12    347s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.9/0:00:04.3 (1.2), totSession cpu/real = 0:05:48.5/0:05:12.7 (1.1), mem = 10455.8M
[06/03 14:41:12    347s] 
[06/03 14:41:12    347s] =============================================================================================
[06/03 14:41:12    347s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.10-p003_1
[06/03 14:41:12    347s] =============================================================================================
[06/03 14:41:12    347s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:12    347s] ---------------------------------------------------------------------------------------------
[06/03 14:41:12    347s] [ CellServerInit         ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[06/03 14:41:12    347s] [ LibAnalyzerInit        ]      1   0:00:01.8  (  41.8 % )     0:00:01.8 /  0:00:02.1    1.2
[06/03 14:41:12    347s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:12    347s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.7 % )     0:00:00.3 /  0:00:00.4    1.3
[06/03 14:41:12    347s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:12    347s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.6
[06/03 14:41:12    347s] [ SteinerInterfaceInit   ]      1   0:00:01.1  (  25.1 % )     0:00:01.1 /  0:00:01.1    1.0
[06/03 14:41:12    347s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:12    347s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.1
[06/03 14:41:12    347s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:12    347s] [ MISC                   ]          0:00:00.9  (  22.2 % )     0:00:00.9 /  0:00:01.2    1.2
[06/03 14:41:12    347s] ---------------------------------------------------------------------------------------------
[06/03 14:41:12    347s]  SimplifyNetlist #1 TOTAL           0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.9    1.2
[06/03 14:41:12    347s] ---------------------------------------------------------------------------------------------
[06/03 14:41:12    347s] 
[06/03 14:41:12    347s] Begin: Collecting metrics
[06/03 14:41:12    347s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 99.474 |   0 |       30.75 | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist |        |     |             | 0:00:05  |       10456 |      |     |
 ------------------------------------------------------------------------------------- 
[06/03 14:41:12    347s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4863.8M, current mem=4571.4M)

[06/03 14:41:12    347s] End: Collecting metrics
[06/03 14:41:12    347s] Running new flow changes for HFN
[06/03 14:41:12    347s] Begin: GigaOpt high fanout net optimization
[06/03 14:41:12    347s] GigaOpt HFN: use maxLocalDensity 1.2
[06/03 14:41:12    347s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 96 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/03 14:41:12    347s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:48.8/0:05:12.9 (1.1), mem = 10455.8M
[06/03 14:41:12    347s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.2
[06/03 14:41:12    347s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/03 14:41:12    348s] 
[06/03 14:41:12    348s] Active Setup views: view_slow_mission 
[06/03 14:41:12    348s] OPERPROF: Starting SiteArray-Init at level 1, MEM:10455.8M, EPOCH TIME: 1748976072.949105
[06/03 14:41:12    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:12    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:13    348s] 
[06/03 14:41:13    348s] 
[06/03 14:41:13    348s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:13    348s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.172, MEM:10455.8M, EPOCH TIME: 1748976073.120889
[06/03 14:41:13    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:13    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:13    348s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:41:13    348s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:41:13    348s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/03 14:41:13    348s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:49 mem=10455.8M
[06/03 14:41:13    348s] OPERPROF: Starting DPlace-Init at level 1, MEM:10455.8M, EPOCH TIME: 1748976073.125430
[06/03 14:41:13    348s] Processing tracks to init pin-track alignment.
[06/03 14:41:13    348s] z: 1, totalTracks: 1
[06/03 14:41:13    348s] z: 3, totalTracks: 1
[06/03 14:41:13    348s] z: 5, totalTracks: 1
[06/03 14:41:13    348s] z: 7, totalTracks: 1
[06/03 14:41:13    348s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:41:13    348s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:41:13    348s] Initializing Route Infrastructure for color support ...
[06/03 14:41:13    348s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10455.8M, EPOCH TIME: 1748976073.126031
[06/03 14:41:13    348s] ### Add 31 auto generated vias to default rule
[06/03 14:41:13    348s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:10455.8M, EPOCH TIME: 1748976073.129950
[06/03 14:41:13    348s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:13    348s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:13    348s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10455.8M, EPOCH TIME: 1748976073.136741
[06/03 14:41:13    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:13    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:13    348s] 
[06/03 14:41:13    348s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:13    348s] 
[06/03 14:41:13    348s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:13    348s] OPERPROF:     Starting CMU at level 3, MEM:10455.8M, EPOCH TIME: 1748976073.302097
[06/03 14:41:13    348s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:10455.8M, EPOCH TIME: 1748976073.302808
[06/03 14:41:13    348s] 
[06/03 14:41:13    348s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:13    348s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.166, MEM:10455.8M, EPOCH TIME: 1748976073.303022
[06/03 14:41:13    348s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:10455.8M, EPOCH TIME: 1748976073.303135
[06/03 14:41:13    348s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.002, MEM:10455.8M, EPOCH TIME: 1748976073.305262
[06/03 14:41:13    348s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=10455.8MB).
[06/03 14:41:13    348s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.181, MEM:10455.8M, EPOCH TIME: 1748976073.306259
[06/03 14:41:13    348s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:41:13    348s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:41:13    348s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:50 mem=10455.8M
[06/03 14:41:13    348s] ### Creating RouteCongInterface, started
[06/03 14:41:13    348s] 
[06/03 14:41:13    348s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[06/03 14:41:13    348s] 
[06/03 14:41:13    348s] #optDebug: {0, 1.000}
[06/03 14:41:13    348s] ### Creating RouteCongInterface, finished
[06/03 14:41:13    348s] {MG  {8 0 2 0.338158} }
[06/03 14:41:13    349s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:14    349s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:14    349s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:14    349s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:14    349s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:14    349s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:14    349s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:14    349s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:41:14    349s] AoF 587.8910um
[06/03 14:41:14    350s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 14:41:14    350s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 112.036, Stn-len 0
[06/03 14:41:14    350s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:41:14    350s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:11736.4M, EPOCH TIME: 1748976074.886443
[06/03 14:41:14    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:14    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:14    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:14    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:14    350s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.023, MEM:10478.4M, EPOCH TIME: 1748976074.909629
[06/03 14:41:14    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.2
[06/03 14:41:14    350s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.2 (1.1), totSession cpu/real = 0:05:51.3/0:05:15.2 (1.1), mem = 10478.4M
[06/03 14:41:14    350s] 
[06/03 14:41:14    350s] =============================================================================================
[06/03 14:41:14    350s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.10-p003_1
[06/03 14:41:14    350s] =============================================================================================
[06/03 14:41:14    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:14    350s] ---------------------------------------------------------------------------------------------
[06/03 14:41:14    350s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:14    350s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.2 % )     0:00:00.4 /  0:00:00.5    1.3
[06/03 14:41:14    350s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.3
[06/03 14:41:14    350s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:14    350s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:14    350s] [ DetailPlaceInit        ]      1   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.2
[06/03 14:41:14    350s] [ MISC                   ]          0:00:01.8  (  81.2 % )     0:00:01.8 /  0:00:02.0    1.1
[06/03 14:41:14    350s] ---------------------------------------------------------------------------------------------
[06/03 14:41:14    350s]  DrvOpt #1 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.5    1.1
[06/03 14:41:14    350s] ---------------------------------------------------------------------------------------------
[06/03 14:41:14    350s] 
[06/03 14:41:14    350s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/03 14:41:14    350s] End: GigaOpt high fanout net optimization
[06/03 14:41:14    350s] Begin: Collecting metrics
[06/03 14:41:15    350s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 99.474 |   0 |       30.75 | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist |        |     |             | 0:00:05  |       10456 |      |     |
| drv_fixing       |        |     |             | 0:00:03  |       10472 |      |     |
 ------------------------------------------------------------------------------------- 
[06/03 14:41:15    350s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4580.2M, current mem=4580.2M)

[06/03 14:41:15    350s] End: Collecting metrics
[06/03 14:41:15    350s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 14:41:15    350s] 
[06/03 14:41:15    350s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:41:15    350s] Deleting Lib Analyzer.
[06/03 14:41:15    350s] 
[06/03 14:41:15    350s] TimeStamp Deleting Cell Server End ...
[06/03 14:41:15    350s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 14:41:15    350s] 
[06/03 14:41:15    350s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:41:15    350s] Summary for sequential cells identification: 
[06/03 14:41:15    350s]   Identified SBFF number: 299
[06/03 14:41:15    350s]   Identified MBFF number: 75
[06/03 14:41:15    350s]   Identified SB Latch number: 22
[06/03 14:41:15    350s]   Identified MB Latch number: 0
[06/03 14:41:15    350s]   Not identified SBFF number: 15
[06/03 14:41:15    350s]   Not identified MBFF number: 0
[06/03 14:41:15    350s]   Not identified SB Latch number: 0
[06/03 14:41:15    350s]   Not identified MB Latch number: 0
[06/03 14:41:15    350s]   Number of sequential cells which are not FFs: 45
[06/03 14:41:15    350s]  Visiting view : view_slow_mission
[06/03 14:41:15    350s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:41:15    350s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:41:15    350s]  Visiting view : view_fast_mission
[06/03 14:41:15    350s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:41:15    350s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:41:15    350s] TLC MultiMap info (StdDelay):
[06/03 14:41:15    350s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:41:15    350s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:41:15    350s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:41:15    350s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:41:15    350s]  Setting StdDelay to: 6.1ps
[06/03 14:41:15    350s] 
[06/03 14:41:15    350s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:41:15    350s] 
[06/03 14:41:15    350s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:41:15    350s] 
[06/03 14:41:15    350s] TimeStamp Deleting Cell Server End ...
[06/03 14:41:15    350s] GigaOpt Checkpoint: Internal reclaim -numThreads 96 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[06/03 14:41:15    350s] ### Creating LA Mngr. totSessionCpu=0:05:52 mem=10472.4M
[06/03 14:41:15    350s] ### Creating LA Mngr, finished. totSessionCpu=0:05:52 mem=10472.4M
[06/03 14:41:15    350s] 
[06/03 14:41:15    350s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:41:15    350s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:41:15    350s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:41:15    350s] Summary for sequential cells identification: 
[06/03 14:41:15    350s]   Identified SBFF number: 299
[06/03 14:41:15    350s]   Identified MBFF number: 75
[06/03 14:41:15    350s]   Identified SB Latch number: 22
[06/03 14:41:15    350s]   Identified MB Latch number: 0
[06/03 14:41:15    350s]   Not identified SBFF number: 15
[06/03 14:41:15    350s]   Not identified MBFF number: 0
[06/03 14:41:15    350s]   Not identified SB Latch number: 0
[06/03 14:41:15    350s]   Not identified MB Latch number: 0
[06/03 14:41:15    350s]   Number of sequential cells which are not FFs: 45
[06/03 14:41:15    350s]  Visiting view : view_slow_mission
[06/03 14:41:15    350s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:41:15    350s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:41:15    350s]  Visiting view : view_fast_mission
[06/03 14:41:15    350s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:41:15    350s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:41:15    350s] TLC MultiMap info (StdDelay):
[06/03 14:41:15    350s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:41:15    350s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:41:15    350s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:41:15    350s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:41:15    350s]  Setting StdDelay to: 6.1ps
[06/03 14:41:15    350s] 
[06/03 14:41:15    350s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:41:15    350s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14797.3M, EPOCH TIME: 1748976075.579687
[06/03 14:41:15    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:15    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:15    351s] 
[06/03 14:41:15    351s] 
[06/03 14:41:15    351s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:15    351s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.200, REAL:0.179, MEM:14797.3M, EPOCH TIME: 1748976075.758583
[06/03 14:41:15    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:15    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:15    351s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:41:15    351s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:41:15    351s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:41:15    351s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:52 mem=14797.3M
[06/03 14:41:15    351s] OPERPROF: Starting DPlace-Init at level 1, MEM:14797.3M, EPOCH TIME: 1748976075.763314
[06/03 14:41:15    351s] Processing tracks to init pin-track alignment.
[06/03 14:41:15    351s] z: 1, totalTracks: 1
[06/03 14:41:15    351s] z: 3, totalTracks: 1
[06/03 14:41:15    351s] z: 5, totalTracks: 1
[06/03 14:41:15    351s] z: 7, totalTracks: 1
[06/03 14:41:15    351s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:41:15    351s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:41:15    351s] Initializing Route Infrastructure for color support ...
[06/03 14:41:15    351s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:14797.3M, EPOCH TIME: 1748976075.764100
[06/03 14:41:15    351s] ### Add 31 auto generated vias to default rule
[06/03 14:41:15    351s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:14797.3M, EPOCH TIME: 1748976075.770351
[06/03 14:41:15    351s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:15    351s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:15    351s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:14797.3M, EPOCH TIME: 1748976075.777170
[06/03 14:41:15    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:15    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:15    351s] 
[06/03 14:41:15    351s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:15    351s] 
[06/03 14:41:15    351s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:15    351s] OPERPROF:     Starting CMU at level 3, MEM:14797.3M, EPOCH TIME: 1748976075.942400
[06/03 14:41:15    351s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:14797.3M, EPOCH TIME: 1748976075.943199
[06/03 14:41:15    351s] 
[06/03 14:41:15    351s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:15    351s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.166, MEM:14797.3M, EPOCH TIME: 1748976075.943443
[06/03 14:41:15    351s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:14797.3M, EPOCH TIME: 1748976075.943580
[06/03 14:41:15    351s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:14797.3M, EPOCH TIME: 1748976075.945120
[06/03 14:41:15    351s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=14797.3MB).
[06/03 14:41:15    351s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.182, MEM:14797.3M, EPOCH TIME: 1748976075.945757
[06/03 14:41:15    351s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:41:16    351s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:41:16    351s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:53 mem=14829.4M
[06/03 14:41:16    351s] Begin: Area Reclaim Optimization
[06/03 14:41:16    351s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:52.6/0:05:16.4 (1.1), mem = 14829.4M
[06/03 14:41:16    351s] 
[06/03 14:41:16    351s] Creating Lib Analyzer ...
[06/03 14:41:16    352s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/03 14:41:16    352s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/03 14:41:16    352s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/03 14:41:16    352s] 
[06/03 14:41:16    352s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:41:17    353s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:54 mem=14829.4M
[06/03 14:41:17    353s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:55 mem=14829.4M
[06/03 14:41:17    353s] Creating Lib Analyzer, finished. 
[06/03 14:41:17    353s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.3
[06/03 14:41:18    353s] 
[06/03 14:41:18    353s] Active Setup views: view_slow_mission 
[06/03 14:41:18    353s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/03 14:41:18    353s] ### Creating RouteCongInterface, started
[06/03 14:41:18    353s] 
[06/03 14:41:18    353s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/03 14:41:18    353s] 
[06/03 14:41:18    353s] #optDebug: {0, 1.000}
[06/03 14:41:18    353s] ### Creating RouteCongInterface, finished
[06/03 14:41:18    353s] {MG  {8 0 2 0.338158} }
[06/03 14:41:18    353s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:41:18    353s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:18    353s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 14:41:18    353s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:18    353s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|14831.4M|
[06/03 14:41:18    354s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14929.4M|
[06/03 14:41:18    354s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:41:18    354s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14929.4M|
[06/03 14:41:18    354s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14929.4M|
[06/03 14:41:18    354s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:41:18    354s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:18    354s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:41:18    354s] 
[06/03 14:41:18    354s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/03 14:41:18    354s] --------------------------------------------------------------
[06/03 14:41:18    354s] |                                   | Total     | Sequential |
[06/03 14:41:18    354s] --------------------------------------------------------------
[06/03 14:41:18    354s] | Num insts resized                 |       0  |       0    |
[06/03 14:41:18    354s] | Num insts undone                  |       0  |       0    |
[06/03 14:41:18    354s] | Num insts Downsized               |       0  |       0    |
[06/03 14:41:18    354s] | Num insts Samesized               |       0  |       0    |
[06/03 14:41:18    354s] | Num insts Upsized                 |       0  |       0    |
[06/03 14:41:18    354s] | Num multiple commits+uncommits    |       0  |       -    |
[06/03 14:41:18    354s] --------------------------------------------------------------
[06/03 14:41:18    354s] Bottom Preferred Layer:
[06/03 14:41:18    354s]     None
[06/03 14:41:18    354s] Via Pillar Rule:
[06/03 14:41:18    354s]     None
[06/03 14:41:18    354s] Finished writing unified metrics of routing constraints.
[06/03 14:41:18    354s] 
[06/03 14:41:18    354s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/03 14:41:18    354s] End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:02.0) **
[06/03 14:41:18    354s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/03 14:41:18    354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.3
[06/03 14:41:18    354s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.4 (1.2), totSession cpu/real = 0:05:55.4/0:05:18.8 (1.1), mem = 14929.4M
[06/03 14:41:18    354s] 
[06/03 14:41:18    354s] =============================================================================================
[06/03 14:41:18    354s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.10-p003_1
[06/03 14:41:18    354s] =============================================================================================
[06/03 14:41:18    354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:18    354s] ---------------------------------------------------------------------------------------------
[06/03 14:41:18    354s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:18    354s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  67.7 % )     0:00:01.7 /  0:00:02.0    1.2
[06/03 14:41:18    354s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:18    354s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:18    354s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.3
[06/03 14:41:18    354s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:18    354s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.2
[06/03 14:41:18    354s] [ OptSingleIteration     ]      3   0:00:00.1  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.1
[06/03 14:41:18    354s] [ OptGetWeight           ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:18    354s] [ OptEval                ]     27   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.5
[06/03 14:41:18    354s] [ OptCommit              ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:18    354s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:18    354s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:18    354s] [ MISC                   ]          0:00:00.4  (  17.7 % )     0:00:00.4 /  0:00:00.5    1.0
[06/03 14:41:18    354s] ---------------------------------------------------------------------------------------------
[06/03 14:41:18    354s]  AreaOpt #1 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.8    1.2
[06/03 14:41:18    354s] ---------------------------------------------------------------------------------------------
[06/03 14:41:18    354s] 
[06/03 14:41:18    354s] Executing incremental physical updates
[06/03 14:41:18    354s] Executing incremental physical updates
[06/03 14:41:18    354s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:41:18    354s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10547.0M, EPOCH TIME: 1748976078.608810
[06/03 14:41:18    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:41:18    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:18    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:18    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:18    354s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:10480.0M, EPOCH TIME: 1748976078.615893
[06/03 14:41:18    354s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=10479.98M, totSessionCpu=0:05:56).
[06/03 14:41:18    354s] Begin: Collecting metrics
[06/03 14:41:18    354s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   99.474 |           |        0 |       30.75 | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |       10456 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:03  |       10472 |      |     |
| area_reclaiming  |     0.000 |   99.474 |         0 |        0 |       30.75 | 0:00:03  |       10480 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[06/03 14:41:18    354s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4876.2M, current mem=4581.7M)

[06/03 14:41:18    354s] End: Collecting metrics
[06/03 14:41:18    355s] 
[06/03 14:41:18    355s] Active setup views:
[06/03 14:41:18    355s]  view_slow_mission
[06/03 14:41:18    355s]   Dominating endpoints: 0
[06/03 14:41:18    355s]   Dominating TNS: -0.000
[06/03 14:41:18    355s] 
[06/03 14:41:19    355s] 
[06/03 14:41:19    355s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:41:19    355s] Deleting Lib Analyzer.
[06/03 14:41:19    355s] 
[06/03 14:41:19    355s] TimeStamp Deleting Cell Server End ...
[06/03 14:41:19    355s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 14:41:19    355s] 
[06/03 14:41:19    355s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:41:19    355s] Summary for sequential cells identification: 
[06/03 14:41:19    355s]   Identified SBFF number: 299
[06/03 14:41:19    355s]   Identified MBFF number: 75
[06/03 14:41:19    355s]   Identified SB Latch number: 22
[06/03 14:41:19    355s]   Identified MB Latch number: 0
[06/03 14:41:19    355s]   Not identified SBFF number: 15
[06/03 14:41:19    355s]   Not identified MBFF number: 0
[06/03 14:41:19    355s]   Not identified SB Latch number: 0
[06/03 14:41:19    355s]   Not identified MB Latch number: 0
[06/03 14:41:19    355s]   Number of sequential cells which are not FFs: 45
[06/03 14:41:19    355s]  Visiting view : view_slow_mission
[06/03 14:41:19    355s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:41:19    355s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:41:19    355s]  Visiting view : view_fast_mission
[06/03 14:41:19    355s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:41:19    355s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:41:19    355s] TLC MultiMap info (StdDelay):
[06/03 14:41:19    355s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:41:19    355s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:41:19    355s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:41:19    355s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:41:19    355s]  Setting StdDelay to: 6.1ps
[06/03 14:41:19    355s] 
[06/03 14:41:19    355s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:41:19    355s] 
[06/03 14:41:19    355s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:41:19    355s] 
[06/03 14:41:19    355s] TimeStamp Deleting Cell Server End ...
[06/03 14:41:19    355s] Begin: GigaOpt Global Optimization
[06/03 14:41:19    355s] *info: use new DP (enabled)
[06/03 14:41:19    355s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 96 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/03 14:41:19    355s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:56.3/0:05:19.5 (1.1), mem = 11674.6M
[06/03 14:41:19    355s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.4
[06/03 14:41:19    355s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/03 14:41:19    355s] 
[06/03 14:41:19    355s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:41:19    355s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:41:19    355s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:41:19    355s] Summary for sequential cells identification: 
[06/03 14:41:19    355s]   Identified SBFF number: 299
[06/03 14:41:19    355s]   Identified MBFF number: 75
[06/03 14:41:19    355s]   Identified SB Latch number: 22
[06/03 14:41:19    355s]   Identified MB Latch number: 0
[06/03 14:41:19    355s]   Not identified SBFF number: 15
[06/03 14:41:19    355s]   Not identified MBFF number: 0
[06/03 14:41:19    355s]   Not identified SB Latch number: 0
[06/03 14:41:19    355s]   Not identified MB Latch number: 0
[06/03 14:41:19    355s]   Number of sequential cells which are not FFs: 45
[06/03 14:41:19    355s]  Visiting view : view_slow_mission
[06/03 14:41:19    355s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:41:19    355s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:41:19    355s]  Visiting view : view_fast_mission
[06/03 14:41:19    355s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:41:19    355s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:41:19    355s] TLC MultiMap info (StdDelay):
[06/03 14:41:19    355s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:41:19    355s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:41:19    355s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:41:19    355s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:41:19    355s]  Setting StdDelay to: 6.1ps
[06/03 14:41:19    355s] 
[06/03 14:41:19    355s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:41:19    355s] 
[06/03 14:41:19    355s] Creating Lib Analyzer ...
[06/03 14:41:19    356s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/03 14:41:19    356s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/03 14:41:19    356s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/03 14:41:19    356s] 
[06/03 14:41:19    356s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:41:20    357s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:58 mem=11674.6M
[06/03 14:41:21    357s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:58 mem=11674.6M
[06/03 14:41:21    357s] Creating Lib Analyzer, finished. 
[06/03 14:41:21    357s] 
[06/03 14:41:21    357s] Active Setup views: view_slow_mission 
[06/03 14:41:21    357s] OPERPROF: Starting SiteArray-Init at level 1, MEM:11674.6M, EPOCH TIME: 1748976081.405673
[06/03 14:41:21    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:21    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:21    357s] 
[06/03 14:41:21    357s] 
[06/03 14:41:21    357s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:21    357s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.200, REAL:0.181, MEM:11674.6M, EPOCH TIME: 1748976081.586898
[06/03 14:41:21    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:21    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:21    357s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:41:21    357s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:41:21    357s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/03 14:41:21    357s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:59 mem=11674.6M
[06/03 14:41:21    357s] OPERPROF: Starting DPlace-Init at level 1, MEM:11674.6M, EPOCH TIME: 1748976081.594092
[06/03 14:41:21    357s] Processing tracks to init pin-track alignment.
[06/03 14:41:21    357s] z: 1, totalTracks: 1
[06/03 14:41:21    357s] z: 3, totalTracks: 1
[06/03 14:41:21    357s] z: 5, totalTracks: 1
[06/03 14:41:21    357s] z: 7, totalTracks: 1
[06/03 14:41:21    357s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:41:21    357s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:41:21    357s] Initializing Route Infrastructure for color support ...
[06/03 14:41:21    357s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:11674.6M, EPOCH TIME: 1748976081.595087
[06/03 14:41:21    357s] ### Add 31 auto generated vias to default rule
[06/03 14:41:21    357s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:11674.6M, EPOCH TIME: 1748976081.599014
[06/03 14:41:21    357s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:21    357s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:21    357s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:11674.6M, EPOCH TIME: 1748976081.606079
[06/03 14:41:21    357s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:21    357s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:21    358s] 
[06/03 14:41:21    358s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:21    358s] 
[06/03 14:41:21    358s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:21    358s] OPERPROF:     Starting CMU at level 3, MEM:11674.6M, EPOCH TIME: 1748976081.776672
[06/03 14:41:21    358s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:11674.6M, EPOCH TIME: 1748976081.777478
[06/03 14:41:21    358s] 
[06/03 14:41:21    358s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:21    358s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.172, MEM:11674.6M, EPOCH TIME: 1748976081.777752
[06/03 14:41:21    358s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:11674.6M, EPOCH TIME: 1748976081.777875
[06/03 14:41:21    358s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:11674.6M, EPOCH TIME: 1748976081.779462
[06/03 14:41:21    358s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=11674.6MB).
[06/03 14:41:21    358s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.186, MEM:11674.6M, EPOCH TIME: 1748976081.780086
[06/03 14:41:21    358s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:41:21    358s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:41:21    358s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:59 mem=11674.6M
[06/03 14:41:21    358s] ### Creating RouteCongInterface, started
[06/03 14:41:22    358s] 
[06/03 14:41:22    358s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/03 14:41:22    358s] 
[06/03 14:41:22    358s] #optDebug: {0, 1.000}
[06/03 14:41:22    358s] ### Creating RouteCongInterface, finished
[06/03 14:41:22    358s] {MG  {8 0 2 0.338158} }
[06/03 14:41:24    360s] *info: 1 no-driver net excluded.
[06/03 14:41:25    364s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/03 14:41:25    364s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[06/03 14:41:25    364s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|  End Point  |
[06/03 14:41:25    364s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[06/03 14:41:25    364s] |   0.000|   0.000|   30.75%|   0:00:00.0|16055.5M|view_slow_mission|       NA| NA          |
[06/03 14:41:25    364s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[06/03 14:41:25    364s] 
[06/03 14:41:25    364s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=16055.5M) ***
[06/03 14:41:25    364s] 
[06/03 14:41:25    364s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=16055.5M) ***
[06/03 14:41:25    364s] Bottom Preferred Layer:
[06/03 14:41:25    364s]     None
[06/03 14:41:25    364s] Via Pillar Rule:
[06/03 14:41:25    364s]     None
[06/03 14:41:25    364s] Finished writing unified metrics of routing constraints.
[06/03 14:41:25    364s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/03 14:41:25    364s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 112.036, Stn-len 0
[06/03 14:41:26    365s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:41:26    365s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:12605.1M, EPOCH TIME: 1748976086.431398
[06/03 14:41:26    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:41:26    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:26    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:26    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:26    365s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.140, REAL:0.131, MEM:10557.1M, EPOCH TIME: 1748976086.561993
[06/03 14:41:26    365s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.4
[06/03 14:41:26    365s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.0/0:00:07.4 (1.4), totSession cpu/real = 0:06:06.3/0:05:26.8 (1.1), mem = 10557.1M
[06/03 14:41:26    365s] 
[06/03 14:41:26    365s] =============================================================================================
[06/03 14:41:26    365s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.10-p003_1
[06/03 14:41:26    365s] =============================================================================================
[06/03 14:41:26    365s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:26    365s] ---------------------------------------------------------------------------------------------
[06/03 14:41:26    365s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:26    365s] [ CellServerInit         ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[06/03 14:41:26    365s] [ LibAnalyzerInit        ]      1   0:00:01.8  (  24.8 % )     0:00:01.8 /  0:00:02.1    1.1
[06/03 14:41:26    365s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:26    365s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.2
[06/03 14:41:26    365s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:26    365s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.3
[06/03 14:41:26    365s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:26    365s] [ TransformInit          ]      1   0:00:03.3  (  44.5 % )     0:00:03.3 /  0:00:03.3    1.0
[06/03 14:41:26    365s] [ DetailPlaceInit        ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.1
[06/03 14:41:26    365s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:26    365s] [ MISC                   ]          0:00:01.8  (  24.3 % )     0:00:01.8 /  0:00:04.1    2.3
[06/03 14:41:26    365s] ---------------------------------------------------------------------------------------------
[06/03 14:41:26    365s]  GlobalOpt #1 TOTAL                 0:00:07.4  ( 100.0 % )     0:00:07.4 /  0:00:10.0    1.4
[06/03 14:41:26    365s] ---------------------------------------------------------------------------------------------
[06/03 14:41:26    365s] 
[06/03 14:41:26    365s] End: GigaOpt Global Optimization
[06/03 14:41:26    365s] Begin: Collecting metrics
[06/03 14:41:26    365s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   99.474 |           |        0 |       30.75 | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:05  |       10456 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:03  |       10472 |      |     |
| area_reclaiming  |     0.000 |   99.474 |         0 |        0 |       30.75 | 0:00:03  |       10480 |      |     |
| global_opt       |           |   99.474 |           |        0 |       30.75 | 0:00:07  |       10557 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[06/03 14:41:26    365s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=5982.4M, current mem=4631.8M)

[06/03 14:41:26    365s] End: Collecting metrics
[06/03 14:41:26    365s] *** Timing Is met
[06/03 14:41:26    365s] *** Check timing (0:00:00.0)
[06/03 14:41:26    365s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 14:41:26    365s] 
[06/03 14:41:26    365s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:41:26    365s] Deleting Lib Analyzer.
[06/03 14:41:27    365s] 
[06/03 14:41:27    365s] TimeStamp Deleting Cell Server End ...
[06/03 14:41:27    365s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/03 14:41:27    365s] 
[06/03 14:41:27    365s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:41:27    365s] Summary for sequential cells identification: 
[06/03 14:41:27    365s]   Identified SBFF number: 299
[06/03 14:41:27    365s]   Identified MBFF number: 75
[06/03 14:41:27    365s]   Identified SB Latch number: 22
[06/03 14:41:27    365s]   Identified MB Latch number: 0
[06/03 14:41:27    365s]   Not identified SBFF number: 15
[06/03 14:41:27    365s]   Not identified MBFF number: 0
[06/03 14:41:27    365s]   Not identified SB Latch number: 0
[06/03 14:41:27    365s]   Not identified MB Latch number: 0
[06/03 14:41:27    365s]   Number of sequential cells which are not FFs: 45
[06/03 14:41:27    365s]  Visiting view : view_slow_mission
[06/03 14:41:27    365s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:41:27    365s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:41:27    365s]  Visiting view : view_fast_mission
[06/03 14:41:27    365s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:41:27    365s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:41:27    365s] TLC MultiMap info (StdDelay):
[06/03 14:41:27    365s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:41:27    365s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:41:27    365s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:41:27    365s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:41:27    365s]  Setting StdDelay to: 6.1ps
[06/03 14:41:27    365s] 
[06/03 14:41:27    365s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:41:27    365s] 
[06/03 14:41:27    365s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:41:27    365s] 
[06/03 14:41:27    365s] TimeStamp Deleting Cell Server End ...
[06/03 14:41:27    365s] GigaOpt Checkpoint: Internal reclaim -numThreads 96 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[06/03 14:41:27    365s] ### Creating LA Mngr. totSessionCpu=0:06:07 mem=10557.1M
[06/03 14:41:27    365s] ### Creating LA Mngr, finished. totSessionCpu=0:06:07 mem=10557.1M
[06/03 14:41:27    365s] 
[06/03 14:41:27    365s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:41:27    365s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:41:27    365s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:41:27    365s] Summary for sequential cells identification: 
[06/03 14:41:27    365s]   Identified SBFF number: 299
[06/03 14:41:27    365s]   Identified MBFF number: 75
[06/03 14:41:27    365s]   Identified SB Latch number: 22
[06/03 14:41:27    365s]   Identified MB Latch number: 0
[06/03 14:41:27    365s]   Not identified SBFF number: 15
[06/03 14:41:27    365s]   Not identified MBFF number: 0
[06/03 14:41:27    365s]   Not identified SB Latch number: 0
[06/03 14:41:27    365s]   Not identified MB Latch number: 0
[06/03 14:41:27    365s]   Number of sequential cells which are not FFs: 45
[06/03 14:41:27    365s]  Visiting view : view_slow_mission
[06/03 14:41:27    365s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:41:27    365s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:41:27    365s]  Visiting view : view_fast_mission
[06/03 14:41:27    365s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:41:27    365s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:41:27    365s] TLC MultiMap info (StdDelay):
[06/03 14:41:27    365s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:41:27    365s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:41:27    365s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:41:27    365s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:41:27    365s]  Setting StdDelay to: 6.1ps
[06/03 14:41:27    365s] 
[06/03 14:41:27    365s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:41:27    366s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14882.1M, EPOCH TIME: 1748976087.357127
[06/03 14:41:27    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:27    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:27    366s] 
[06/03 14:41:27    366s] 
[06/03 14:41:27    366s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:27    366s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.181, MEM:14882.1M, EPOCH TIME: 1748976087.538170
[06/03 14:41:27    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:27    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:27    366s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:41:27    366s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:41:27    366s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:41:27    366s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:06:07 mem=14882.1M
[06/03 14:41:27    366s] OPERPROF: Starting DPlace-Init at level 1, MEM:14882.1M, EPOCH TIME: 1748976087.542925
[06/03 14:41:27    366s] Processing tracks to init pin-track alignment.
[06/03 14:41:27    366s] z: 1, totalTracks: 1
[06/03 14:41:27    366s] z: 3, totalTracks: 1
[06/03 14:41:27    366s] z: 5, totalTracks: 1
[06/03 14:41:27    366s] z: 7, totalTracks: 1
[06/03 14:41:27    366s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:41:27    366s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:41:27    366s] Initializing Route Infrastructure for color support ...
[06/03 14:41:27    366s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:14882.1M, EPOCH TIME: 1748976087.543560
[06/03 14:41:27    366s] ### Add 31 auto generated vias to default rule
[06/03 14:41:27    366s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:14882.1M, EPOCH TIME: 1748976087.549745
[06/03 14:41:27    366s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:27    366s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:27    366s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:14882.1M, EPOCH TIME: 1748976087.556786
[06/03 14:41:27    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:27    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:27    366s] 
[06/03 14:41:27    366s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:27    366s] 
[06/03 14:41:27    366s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:27    366s] OPERPROF:     Starting CMU at level 3, MEM:14882.1M, EPOCH TIME: 1748976087.726639
[06/03 14:41:27    366s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:14882.1M, EPOCH TIME: 1748976087.727395
[06/03 14:41:27    366s] 
[06/03 14:41:27    366s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:27    366s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.171, MEM:14882.1M, EPOCH TIME: 1748976087.727643
[06/03 14:41:27    366s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:14882.1M, EPOCH TIME: 1748976087.727774
[06/03 14:41:27    366s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:14882.1M, EPOCH TIME: 1748976087.729415
[06/03 14:41:27    366s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=14882.1MB).
[06/03 14:41:27    366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.187, MEM:14882.1M, EPOCH TIME: 1748976087.730064
[06/03 14:41:27    366s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:41:27    366s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:41:27    366s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:06:08 mem=14914.1M
[06/03 14:41:27    366s] Begin: Area Reclaim Optimization
[06/03 14:41:27    366s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:07.7/0:05:28.2 (1.1), mem = 14914.1M
[06/03 14:41:27    366s] 
[06/03 14:41:27    366s] Creating Lib Analyzer ...
[06/03 14:41:28    367s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/03 14:41:28    367s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/03 14:41:28    367s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/03 14:41:28    367s] 
[06/03 14:41:28    367s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:41:29    368s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:10 mem=14914.1M
[06/03 14:41:29    369s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:10 mem=14914.1M
[06/03 14:41:29    369s] Creating Lib Analyzer, finished. 
[06/03 14:41:29    369s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.5
[06/03 14:41:30    369s] 
[06/03 14:41:30    369s] Active Setup views: view_slow_mission 
[06/03 14:41:30    369s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/03 14:41:30    369s] ### Creating RouteCongInterface, started
[06/03 14:41:30    369s] 
[06/03 14:41:30    369s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/03 14:41:30    369s] 
[06/03 14:41:30    369s] #optDebug: {0, 1.000}
[06/03 14:41:30    369s] ### Creating RouteCongInterface, finished
[06/03 14:41:30    369s] {MG  {8 0 2 0.338158} }
[06/03 14:41:30    369s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:41:30    369s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:30    369s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 14:41:30    369s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:30    369s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|14914.1M|
[06/03 14:41:30    369s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14987.1M|
[06/03 14:41:30    369s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:41:30    369s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14987.1M|
[06/03 14:41:30    369s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14989.1M|
[06/03 14:41:30    370s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14989.1M|
[06/03 14:41:30    370s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:41:30    370s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14989.1M|
[06/03 14:41:30    370s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:30    370s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:41:30    370s] 
[06/03 14:41:30    370s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/03 14:41:30    370s] --------------------------------------------------------------
[06/03 14:41:30    370s] |                                   | Total     | Sequential |
[06/03 14:41:30    370s] --------------------------------------------------------------
[06/03 14:41:30    370s] | Num insts resized                 |       0  |       0    |
[06/03 14:41:30    370s] | Num insts undone                  |       0  |       0    |
[06/03 14:41:30    370s] | Num insts Downsized               |       0  |       0    |
[06/03 14:41:30    370s] | Num insts Samesized               |       0  |       0    |
[06/03 14:41:30    370s] | Num insts Upsized                 |       0  |       0    |
[06/03 14:41:30    370s] | Num multiple commits+uncommits    |       0  |       -    |
[06/03 14:41:30    370s] --------------------------------------------------------------
[06/03 14:41:30    370s] Bottom Preferred Layer:
[06/03 14:41:30    370s]     None
[06/03 14:41:30    370s] Via Pillar Rule:
[06/03 14:41:30    370s]     None
[06/03 14:41:30    370s] Finished writing unified metrics of routing constraints.
[06/03 14:41:30    370s] 
[06/03 14:41:30    370s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/03 14:41:30    370s] End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
[06/03 14:41:30    370s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/03 14:41:30    370s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.5
[06/03 14:41:30    370s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.4/0:00:02.9 (1.2), totSession cpu/real = 0:06:11.1/0:05:31.0 (1.1), mem = 14989.1M
[06/03 14:41:30    370s] 
[06/03 14:41:30    370s] =============================================================================================
[06/03 14:41:30    370s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.10-p003_1
[06/03 14:41:30    370s] =============================================================================================
[06/03 14:41:30    370s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:30    370s] ---------------------------------------------------------------------------------------------
[06/03 14:41:30    370s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:30    370s] [ LibAnalyzerInit        ]      1   0:00:01.8  (  64.3 % )     0:00:01.8 /  0:00:02.2    1.2
[06/03 14:41:30    370s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:30    370s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:30    370s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.7
[06/03 14:41:30    370s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:30    370s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.6    1.1
[06/03 14:41:30    370s] [ OptSingleIteration     ]      5   0:00:00.2  (   6.2 % )     0:00:00.5 /  0:00:00.6    1.1
[06/03 14:41:30    370s] [ OptGetWeight           ]     54   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.8
[06/03 14:41:30    370s] [ OptEval                ]     54   0:00:00.3  (  11.0 % )     0:00:00.3 /  0:00:00.4    1.2
[06/03 14:41:30    370s] [ OptCommit              ]     54   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[06/03 14:41:30    370s] [ PostCommitDelayUpdate  ]     54   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[06/03 14:41:30    370s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:30    370s] [ MISC                   ]          0:00:00.4  (  14.7 % )     0:00:00.4 /  0:00:00.4    1.0
[06/03 14:41:30    370s] ---------------------------------------------------------------------------------------------
[06/03 14:41:30    370s]  AreaOpt #2 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:03.4    1.2
[06/03 14:41:30    370s] ---------------------------------------------------------------------------------------------
[06/03 14:41:30    370s] 
[06/03 14:41:30    370s] Executing incremental physical updates
[06/03 14:41:30    370s] Executing incremental physical updates
[06/03 14:41:30    370s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:41:30    370s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10590.7M, EPOCH TIME: 1748976090.840456
[06/03 14:41:30    370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:41:30    370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:30    370s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:30    370s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:30    370s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:10555.7M, EPOCH TIME: 1748976090.847413
[06/03 14:41:30    370s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=10555.71M, totSessionCpu=0:06:11).
[06/03 14:41:30    370s] Begin: Collecting metrics
[06/03 14:41:31    370s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.474 |           |        0 |       30.75 | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist  |           |          |           |          |             | 0:00:05  |       10456 |      |     |
| drv_fixing        |           |          |           |          |             | 0:00:03  |       10472 |      |     |
| area_reclaiming   |     0.000 |   99.474 |         0 |        0 |       30.75 | 0:00:03  |       10480 |      |     |
| global_opt        |           |   99.474 |           |        0 |       30.75 | 0:00:07  |       10557 |      |     |
| area_reclaiming_2 |     0.000 |   99.474 |         0 |        0 |       30.75 | 0:00:05  |       10556 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[06/03 14:41:31    370s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4633.0M, current mem=4632.4M)

[06/03 14:41:31    370s] End: Collecting metrics
[06/03 14:41:31    370s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:11.5/0:05:31.4 (1.1), mem = 10555.7M
[06/03 14:41:31    370s] 
[06/03 14:41:31    370s] *** Start incrementalPlace ***
[06/03 14:41:31    370s] User Input Parameters:
[06/03 14:41:31    370s] - Congestion Driven    : On
[06/03 14:41:31    370s] - Timing Driven        : On
[06/03 14:41:31    370s] - Area-Violation Based : On
[06/03 14:41:31    370s] - Start Rollback Level : -5
[06/03 14:41:31    370s] - Legalized            : On
[06/03 14:41:31    370s] - Window Based         : Off
[06/03 14:41:31    370s] - eDen incr mode       : Off
[06/03 14:41:31    370s] - Small incr mode      : Off
[06/03 14:41:31    370s] 
[06/03 14:41:31    370s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:10555.7M, EPOCH TIME: 1748976091.164979
[06/03 14:41:31    370s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:10555.7M, EPOCH TIME: 1748976091.165111
[06/03 14:41:31    370s] no activity file in design. spp won't run.
[06/03 14:41:31    370s] No Views given, use default active views for adaptive view pruning
[06/03 14:41:31    370s] Active views:
[06/03 14:41:31    370s]   view_slow_mission
[06/03 14:41:31    370s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:10557.7M, EPOCH TIME: 1748976091.257375
[06/03 14:41:31    370s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.007, MEM:10557.7M, EPOCH TIME: 1748976091.264663
[06/03 14:41:31    370s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:10557.7M, EPOCH TIME: 1748976091.265066
[06/03 14:41:31    370s] Starting Early Global Route congestion estimation: mem = 10557.7M
[06/03 14:41:31    370s] (I)      Initializing eGR engine (regular)
[06/03 14:41:31    370s] Set min layer with design mode ( 3 )
[06/03 14:41:31    370s] Set max layer with default ( 127 )
[06/03 14:41:31    370s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:31    370s] Min route layer (adjusted) = 3
[06/03 14:41:31    370s] Max route layer (adjusted) = 11
[06/03 14:41:31    370s] (I)      clean place blk overflow:
[06/03 14:41:31    370s] (I)      H : enabled 1.00 0
[06/03 14:41:31    370s] (I)      V : enabled 1.00 0
[06/03 14:41:31    370s] (I)      Initializing eGR engine (regular)
[06/03 14:41:31    370s] Set min layer with design mode ( 3 )
[06/03 14:41:31    370s] Set max layer with default ( 127 )
[06/03 14:41:31    370s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:31    370s] Min route layer (adjusted) = 3
[06/03 14:41:31    370s] Max route layer (adjusted) = 11
[06/03 14:41:31    370s] (I)      clean place blk overflow:
[06/03 14:41:31    370s] (I)      H : enabled 1.00 0
[06/03 14:41:31    370s] (I)      V : enabled 1.00 0
[06/03 14:41:31    370s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 10.15 MB )
[06/03 14:41:31    370s] (I)      Running eGR Regular flow
[06/03 14:41:31    370s] (I)      # wire layers (front) : 12
[06/03 14:41:31    370s] (I)      # wire layers (back)  : 0
[06/03 14:41:31    370s] (I)      min wire layer : 1
[06/03 14:41:31    370s] (I)      max wire layer : 11
[06/03 14:41:31    370s] (I)      # cut layers (front) : 11
[06/03 14:41:31    370s] (I)      # cut layers (back)  : 0
[06/03 14:41:31    370s] (I)      min cut layer : 1
[06/03 14:41:31    370s] (I)      max cut layer : 10
[06/03 14:41:31    370s] (I)      ================================== Layers ===================================
[06/03 14:41:31    370s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:31    370s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/03 14:41:31    370s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:31    370s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/03 14:41:31    370s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/03 14:41:31    370s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:31    370s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:31    370s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:31    370s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:31    370s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:31    370s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/03 14:41:31    370s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:31    370s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:31    370s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/03 14:41:31    370s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:31    370s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/03 14:41:31    370s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/03 14:41:31    370s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:31    370s] (I)      Started Import and model ( Curr Mem: 10.15 MB )
[06/03 14:41:31    370s] (I)      == Non-default Options ==
[06/03 14:41:31    370s] (I)      Maximum routing layer                              : 11
[06/03 14:41:31    370s] (I)      Minimum routing layer                              : 3
[06/03 14:41:31    370s] (I)      Top routing layer                                  : 11
[06/03 14:41:31    370s] (I)      Bottom routing layer                               : 3
[06/03 14:41:31    370s] (I)      Number of threads                                  : 96
[06/03 14:41:31    370s] (I)      Source-to-sink ratio                               : 0.300000
[06/03 14:41:31    370s] (I)      Route tie net to shape                             : auto
[06/03 14:41:31    370s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 14:41:31    370s] (I)      Method to set GCell size                           : row
[06/03 14:41:31    370s] (I)      Tie hi/lo max distance                             : 5.400000
[06/03 14:41:31    370s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/03 14:41:31    370s] (I)      ============== Pin Summary ==============
[06/03 14:41:31    370s] (I)      +-------+--------+---------+------------+
[06/03 14:41:31    370s] (I)      | Layer | # pins | % total |      Group |
[06/03 14:41:31    370s] (I)      +-------+--------+---------+------------+
[06/03 14:41:31    370s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/03 14:41:31    370s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/03 14:41:31    370s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/03 14:41:31    370s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/03 14:41:31    370s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/03 14:41:31    370s] (I)      |     6 |      0 |    0.00 |      Other |
[06/03 14:41:31    370s] (I)      |     7 |      0 |    0.00 |      Other |
[06/03 14:41:31    370s] (I)      |     8 |      0 |    0.00 |      Other |
[06/03 14:41:31    370s] (I)      |     9 |      0 |    0.00 |      Other |
[06/03 14:41:31    370s] (I)      |    10 |      0 |    0.00 |      Other |
[06/03 14:41:31    370s] (I)      |    11 |      0 |    0.00 |      Other |
[06/03 14:41:31    370s] (I)      +-------+--------+---------+------------+
[06/03 14:41:31    370s] (I)      Use row-based GCell size
[06/03 14:41:31    370s] (I)      Use row-based GCell align
[06/03 14:41:31    370s] (I)      layer 0 area = 6400
[06/03 14:41:31    370s] (I)      layer 1 area = 8800
[06/03 14:41:31    370s] (I)      layer 2 area = 11000
[06/03 14:41:31    370s] (I)      layer 3 area = 11000
[06/03 14:41:31    370s] (I)      layer 4 area = 11000
[06/03 14:41:31    370s] (I)      layer 5 area = 11000
[06/03 14:41:31    370s] (I)      layer 6 area = 11000
[06/03 14:41:31    370s] (I)      layer 7 area = 810000
[06/03 14:41:31    370s] (I)      layer 8 area = 2000000
[06/03 14:41:31    370s] (I)      layer 9 area = 2000000
[06/03 14:41:31    370s] (I)      layer 10 area = 0
[06/03 14:41:31    370s] (I)      GCell unit size   : 540
[06/03 14:41:31    370s] (I)      GCell multiplier  : 1
[06/03 14:41:31    370s] (I)      GCell row height  : 540
[06/03 14:41:31    370s] (I)      Actual row height : 540
[06/03 14:41:31    370s] (I)      GCell align ref   : 1044 960
[06/03 14:41:31    370s] [NR-eGR] Track table information for default rule: 
[06/03 14:41:31    370s] [NR-eGR] M1 has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] M2 has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] C1 has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] C2 has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] C3 has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] C4 has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] C5 has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] JA has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] QA has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] QB has single uniform track structure
[06/03 14:41:31    370s] [NR-eGR] LB has single uniform track structure
[06/03 14:41:31    370s] (I)      ========================= Default via ==========================
[06/03 14:41:31    370s] (I)      +----+------------------+--------------------------------------+
[06/03 14:41:31    370s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/03 14:41:31    370s] (I)      +----+------------------+--------------------------------------+
[06/03 14:41:31    370s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/03 14:41:31    370s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/03 14:41:31    370s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/03 14:41:31    370s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/03 14:41:31    370s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/03 14:41:31    370s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/03 14:41:31    370s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/03 14:41:31    370s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/03 14:41:31    370s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/03 14:41:31    370s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/03 14:41:31    370s] (I)      +----+------------------+--------------------------------------+
[06/03 14:41:31    370s] (I)      Design has 0 placement macros with 0 shapes. 
[06/03 14:41:31    376s] [NR-eGR] Read 0 PG shapes
[06/03 14:41:31    376s] [NR-eGR] Read 0 clock shapes
[06/03 14:41:31    376s] [NR-eGR] Read 0 other shapes
[06/03 14:41:31    376s] [NR-eGR] #Routing Blockages  : 0
[06/03 14:41:31    376s] [NR-eGR] #Instance Blockages : 8
[06/03 14:41:31    376s] [NR-eGR] #PG Blockages       : 0
[06/03 14:41:31    376s] [NR-eGR] #Halo Blockages     : 0
[06/03 14:41:31    376s] [NR-eGR] #Boundary Blockages : 0
[06/03 14:41:31    376s] [NR-eGR] #Clock Blockages    : 0
[06/03 14:41:31    376s] [NR-eGR] #Other Blockages    : 0
[06/03 14:41:31    376s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 14:41:31    376s] (I)      Custom ignore net properties:
[06/03 14:41:31    376s] (I)      1 : NotLegal
[06/03 14:41:31    376s] (I)      Default ignore net properties:
[06/03 14:41:31    376s] (I)      1 : Special
[06/03 14:41:31    376s] (I)      2 : Analog
[06/03 14:41:31    376s] (I)      3 : Fixed
[06/03 14:41:31    376s] (I)      4 : Skipped
[06/03 14:41:31    376s] (I)      5 : MixedSignal
[06/03 14:41:31    376s] (I)      Prerouted net properties:
[06/03 14:41:31    376s] (I)      1 : NotLegal
[06/03 14:41:31    376s] (I)      2 : Special
[06/03 14:41:31    376s] (I)      3 : Analog
[06/03 14:41:31    376s] (I)      4 : Fixed
[06/03 14:41:31    376s] (I)      5 : Skipped
[06/03 14:41:31    376s] (I)      6 : MixedSignal
[06/03 14:41:31    376s] [NR-eGR] Early global route reroute all routable nets
[06/03 14:41:31    376s] [NR-eGR] #prerouted nets         : 0
[06/03 14:41:31    376s] [NR-eGR] #prerouted special nets : 0
[06/03 14:41:31    376s] [NR-eGR] #prerouted wires        : 0
[06/03 14:41:31    376s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/03 14:41:31    376s] (I)        Front-side 36 ( ignored 0 )
[06/03 14:41:31    376s] (I)        Back-side  0 ( ignored 0 )
[06/03 14:41:31    376s] (I)        Both-side  0 ( ignored 0 )
[06/03 14:41:31    376s] (I)      Reading macro buffers
[06/03 14:41:31    376s] (I)      Number of macros with buffers: 0
[06/03 14:41:31    376s] (I)      early_global_route_priority property id does not exist.
[06/03 14:41:31    376s] (I)      Setting up GCell size
[06/03 14:41:31    376s] (I)      Base Grid  :    18 x    18
[06/03 14:41:31    376s] (I)      Final Grid :     9 x     9
[06/03 14:41:31    376s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/03 14:41:31    376s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/03 14:41:31    376s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:31    376s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:31    376s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:31    376s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:31    376s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:31    376s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:31    376s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:31    376s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:31    376s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/03 14:41:31    376s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/03 14:41:31    376s] (I)      Track adjustment: Reducing 113 tracks (12.00%) for Layer3
[06/03 14:41:31    376s] (I)      Number of ignored nets                =      0
[06/03 14:41:31    376s] (I)      Number of connected nets              =      0
[06/03 14:41:31    376s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 14:41:31    376s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/03 14:41:31    376s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 14:41:31    376s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 14:41:31    376s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 14:41:31    376s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 14:41:31    376s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 14:41:31    376s] (I)      Ndr track 0 does not exist
[06/03 14:41:31    376s] (I)      ---------------------Grid Graph Info--------------------
[06/03 14:41:31    376s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/03 14:41:31    376s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/03 14:41:31    376s] (I)      Site width          :   116  (dbu)
[06/03 14:41:31    376s] (I)      Row height          :   540  (dbu)
[06/03 14:41:31    376s] (I)      GCell row height    :   540  (dbu)
[06/03 14:41:31    376s] (I)      GCell width         :  1080  (dbu)
[06/03 14:41:31    376s] (I)      GCell height        :  1080  (dbu)
[06/03 14:41:31    376s] (I)      Grid                :     9     9    11
[06/03 14:41:31    376s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/03 14:41:31    376s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/03 14:41:31    376s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/03 14:41:31    376s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/03 14:41:31    376s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/03 14:41:31    376s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:41:31    376s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:41:31    376s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/03 14:41:31    376s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/03 14:41:31    376s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/03 14:41:31    376s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/03 14:41:31    376s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/03 14:41:31    376s] (I)      --------------------------------------------------------
[06/03 14:41:31    376s] 
[06/03 14:41:31    376s] [NR-eGR] ============ Routing rule table ============
[06/03 14:41:31    376s] [NR-eGR] Rule id: 0  Nets: 36
[06/03 14:41:31    376s] [NR-eGR] ========================================
[06/03 14:41:31    376s] [NR-eGR] 
[06/03 14:41:31    376s] (I)      ======== NDR :  =========
[06/03 14:41:31    376s] (I)      +--------------+--------+
[06/03 14:41:31    376s] (I)      |           ID |      0 |
[06/03 14:41:31    376s] (I)      |         Name |        |
[06/03 14:41:31    376s] (I)      |      Default |    yes |
[06/03 14:41:31    376s] (I)      |  Clk Special |     no |
[06/03 14:41:31    376s] (I)      | Hard spacing |     no |
[06/03 14:41:31    376s] (I)      |    NDR track | (none) |
[06/03 14:41:31    376s] (I)      |      NDR via | (none) |
[06/03 14:41:31    376s] (I)      |  Extra space |      0 |
[06/03 14:41:31    376s] (I)      |      Shields |      0 |
[06/03 14:41:31    376s] (I)      |   Demand (H) |      1 |
[06/03 14:41:31    376s] (I)      |   Demand (V) |      1 |
[06/03 14:41:31    376s] (I)      |        #Nets |     36 |
[06/03 14:41:31    376s] (I)      +--------------+--------+
[06/03 14:41:31    376s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:31    376s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/03 14:41:31    376s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:31    376s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:31    376s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:31    376s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:31    376s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:31    376s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:31    376s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/03 14:41:31    376s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:41:31    376s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:41:31    376s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/03 14:41:31    376s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:31    376s] (I)      =============== Blocked Tracks ===============
[06/03 14:41:31    376s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:31    376s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 14:41:31    376s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:31    376s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      |     2 |       0 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      |     3 |    1008 |      117 |        11.61% |
[06/03 14:41:32    376s] (I)      |     4 |     990 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      |     6 |     990 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      |     8 |      90 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      |     9 |      27 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      |    10 |      27 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      |    11 |      18 |        0 |         0.00% |
[06/03 14:41:32    376s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:32    376s] (I)      Finished Import and model ( CPU: 5.40 sec, Real: 0.69 sec, Curr Mem: 10.15 MB )
[06/03 14:41:32    376s] (I)      Reset routing kernel
[06/03 14:41:32    376s] (I)      Started Global Routing ( Curr Mem: 10.15 MB )
[06/03 14:41:32    376s] (I)      totalPins=75  totalGlobalPin=70 (93.33%)
[06/03 14:41:32    376s] (I)      ================= Net Group Info =================
[06/03 14:41:32    376s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:32    376s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/03 14:41:32    376s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:32    376s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/03 14:41:32    376s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:32    376s] (I)      total 2D Cap : 4962 = (2097 H, 2865 V)
[06/03 14:41:32    376s] (I)      total 2D Demand : 5 = (0 H, 5 V)
[06/03 14:41:32    376s] (I)      #blocked GCells = 0
[06/03 14:41:32    376s] (I)      #regions = 1
[06/03 14:41:32    376s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/03 14:41:32    376s] (I)      
[06/03 14:41:32    376s] (I)      ============  Phase 1a Route ============
[06/03 14:41:32    376s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:32    376s] (I)      
[06/03 14:41:32    376s] (I)      ============  Phase 1b Route ============
[06/03 14:41:32    376s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:32    376s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/03 14:41:32    376s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/03 14:41:32    376s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 14:41:32    376s] (I)      
[06/03 14:41:32    376s] (I)      ============  Phase 1c Route ============
[06/03 14:41:32    376s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:32    376s] (I)      
[06/03 14:41:32    376s] (I)      ============  Phase 1d Route ============
[06/03 14:41:32    376s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:32    376s] (I)      
[06/03 14:41:32    376s] (I)      ============  Phase 1e Route ============
[06/03 14:41:32    376s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/03 14:41:32    376s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/03 14:41:32    376s] (I)      
[06/03 14:41:32    376s] (I)      ============  Phase 1l Route ============
[06/03 14:41:32    376s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 14:41:32    376s] (I)      Layer  3:        710        34         7           0         864    ( 0.00%) 
[06/03 14:41:32    376s] (I)      Layer  4:        880        39         0           0         864    ( 0.00%) 
[06/03 14:41:32    376s] (I)      Layer  5:        896        29         0           0         864    ( 0.00%) 
[06/03 14:41:32    376s] (I)      Layer  6:        880         8         0           0         864    ( 0.00%) 
[06/03 14:41:32    376s] (I)      Layer  7:        896        16         0           0         864    ( 0.00%) 
[06/03 14:41:32    376s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/03 14:41:32    376s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/03 14:41:32    376s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/03 14:41:32    376s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/03 14:41:32    376s] (I)      Total:          4406       126         7          58        4430    ( 1.29%) 
[06/03 14:41:32    376s] (I)      
[06/03 14:41:32    376s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 14:41:32    376s] [NR-eGR]                        OverCon            
[06/03 14:41:32    376s] [NR-eGR]                         #Gcell     %Gcell
[06/03 14:41:32    376s] [NR-eGR]        Layer             (1-2)    OverCon
[06/03 14:41:32    376s] [NR-eGR] ----------------------------------------------
[06/03 14:41:32    376s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR]      C1 ( 3)         4( 5.48%)   ( 5.48%) 
[06/03 14:41:32    376s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:32    376s] [NR-eGR] ----------------------------------------------
[06/03 14:41:32    376s] [NR-eGR]        Total         4( 0.80%)   ( 0.80%) 
[06/03 14:41:32    376s] [NR-eGR] 
[06/03 14:41:32    376s] (I)      Finished Global Routing ( CPU: 0.66 sec, Real: 0.24 sec, Curr Mem: 10.15 MB )
[06/03 14:41:32    376s] (I)      Updating congestion map
[06/03 14:41:32    376s] (I)      total 2D Cap : 4968 = (2097 H, 2871 V)
[06/03 14:41:32    376s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 14:41:32    376s] [NR-eGR] Finished Early Global Route kernel ( CPU: 6.11 sec, Real: 0.97 sec, Curr Mem: 10.15 MB )
[06/03 14:41:32    376s] Early Global Route congestion estimation runtime: 0.98 seconds, mem = 10557.7M
[06/03 14:41:32    376s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:6.120, REAL:0.982, MEM:10557.7M, EPOCH TIME: 1748976092.247456
[06/03 14:41:32    376s] OPERPROF: Starting HotSpotCal at level 1, MEM:10557.7M, EPOCH TIME: 1748976092.247813
[06/03 14:41:32    376s] [hotspot] +------------+---------------+---------------+
[06/03 14:41:32    376s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 14:41:32    376s] [hotspot] +------------+---------------+---------------+
[06/03 14:41:32    377s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 14:41:32    377s] [hotspot] +------------+---------------+---------------+
[06/03 14:41:32    377s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 14:41:32    377s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 14:41:32    377s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.850, REAL:0.090, MEM:10557.7M, EPOCH TIME: 1748976092.338094
[06/03 14:41:32    377s] 
[06/03 14:41:32    377s] === incrementalPlace Internal Loop 1 ===
[06/03 14:41:32    377s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/03 14:41:32    377s] UM:*                                                                   incrNP_iter_start
[06/03 14:41:32    377s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/03 14:41:32    377s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:10557.7M, EPOCH TIME: 1748976092.533249
[06/03 14:41:32    377s] Processing tracks to init pin-track alignment.
[06/03 14:41:32    377s] z: 1, totalTracks: 1
[06/03 14:41:32    377s] z: 3, totalTracks: 1
[06/03 14:41:32    377s] z: 5, totalTracks: 1
[06/03 14:41:32    377s] z: 7, totalTracks: 1
[06/03 14:41:32    377s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/03 14:41:32    377s] #spOpts: rpCkHalo=4 
[06/03 14:41:32    377s] Initializing Route Infrastructure for color support ...
[06/03 14:41:32    377s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10557.7M, EPOCH TIME: 1748976092.533984
[06/03 14:41:32    377s] ### Add 31 auto generated vias to default rule
[06/03 14:41:32    377s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.005, MEM:10557.7M, EPOCH TIME: 1748976092.538760
[06/03 14:41:32    377s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:32    377s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:32    377s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10557.7M, EPOCH TIME: 1748976092.553101
[06/03 14:41:32    377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:32    377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:32    377s] Processing tracks to init pin-track alignment.
[06/03 14:41:32    377s] z: 1, totalTracks: 1
[06/03 14:41:32    377s] z: 3, totalTracks: 1
[06/03 14:41:32    377s] z: 5, totalTracks: 1
[06/03 14:41:32    377s] z: 7, totalTracks: 1
[06/03 14:41:32    378s] 
[06/03 14:41:32    378s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:32    378s] 
[06/03 14:41:32    378s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:32    378s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.210, REAL:0.204, MEM:10557.7M, EPOCH TIME: 1748976092.756678
[06/03 14:41:32    378s] OPERPROF:   Starting post-place ADS at level 2, MEM:10557.7M, EPOCH TIME: 1748976092.757198
[06/03 14:41:32    378s] ADSU 0.308 -> 0.308. site 504.000 -> 504.000. GS 4.320
[06/03 14:41:32    378s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:10557.7M, EPOCH TIME: 1748976092.758762
[06/03 14:41:32    378s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:10557.7M, EPOCH TIME: 1748976092.759698
[06/03 14:41:32    378s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:10557.7M, EPOCH TIME: 1748976092.760125
[06/03 14:41:32    378s] spContextMPad 3 3.
[06/03 14:41:32    378s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.001, MEM:10557.7M, EPOCH TIME: 1748976092.760941
[06/03 14:41:32    378s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.002, MEM:10557.7M, EPOCH TIME: 1748976092.761725
[06/03 14:41:32    378s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:10557.7M, EPOCH TIME: 1748976092.762326
[06/03 14:41:32    378s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:10557.7M, EPOCH TIME: 1748976092.762776
[06/03 14:41:32    378s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:10557.7M, EPOCH TIME: 1748976092.763213
[06/03 14:41:32    378s] no activity file in design. spp won't run.
[06/03 14:41:32    378s] [spp] 0
[06/03 14:41:32    378s] [adp] 0:1:1:2
[06/03 14:41:32    378s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.001, MEM:10557.7M, EPOCH TIME: 1748976092.763834
[06/03 14:41:32    378s] SP #FI/SF FL/PI 0/0 10/0
[06/03 14:41:32    378s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.240, REAL:0.231, MEM:10557.7M, EPOCH TIME: 1748976092.764145
[06/03 14:41:32    378s] PP off. flexM 0
[06/03 14:41:32    379s] OPERPROF: Starting CDPad at level 1, MEM:10557.7M, EPOCH TIME: 1748976092.839987
[06/03 14:41:32    379s] 3DP is on.
[06/03 14:41:32    379s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[06/03 14:41:32    379s] design sh 0.194. rd 0.200
[06/03 14:41:32    379s] design sh 0.194. rd 0.200
[06/03 14:41:32    379s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/03 14:41:32    379s] design sh 0.194. rd 0.200
[06/03 14:41:32    379s] CDPadU 0.532 -> 0.398. R=0.308, N=10, GS=1.080
[06/03 14:41:32    380s] OPERPROF: Finished CDPad at level 1, CPU:0.920, REAL:0.118, MEM:10557.7M, EPOCH TIME: 1748976092.958298
[06/03 14:41:32    380s] OPERPROF: Starting InitSKP at level 1, MEM:10557.7M, EPOCH TIME: 1748976092.958527
[06/03 14:41:32    380s] no activity file in design. spp won't run.
[06/03 14:41:34    381s] no activity file in design. spp won't run.
[06/03 14:41:35    386s] *** Finished SKP initialization (cpu=0:00:06.4, real=0:00:03.0)***
[06/03 14:41:35    386s] OPERPROF: Finished InitSKP at level 1, CPU:6.380, REAL:2.353, MEM:12848.5M, EPOCH TIME: 1748976095.311959
[06/03 14:41:35    386s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/03 14:41:35    386s] no activity file in design. spp won't run.
[06/03 14:41:35    387s] OPERPROF: Starting NP-Place at level 1, MEM:13360.6M, EPOCH TIME: 1748976095.442254
[06/03 14:41:35    387s] Starting Early Global Route supply map. mem = 13360.6M
[06/03 14:41:35    387s] (I)      Initializing eGR engine (regular)
[06/03 14:41:35    387s] Set min layer with design mode ( 3 )
[06/03 14:41:35    387s] Set max layer with default ( 127 )
[06/03 14:41:35    387s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:35    387s] Min route layer (adjusted) = 3
[06/03 14:41:35    387s] Max route layer (adjusted) = 11
[06/03 14:41:35    387s] (I)      clean place blk overflow:
[06/03 14:41:35    387s] (I)      H : enabled 1.00 0
[06/03 14:41:35    387s] (I)      V : enabled 1.00 0
[06/03 14:41:35    387s] (I)      Initializing eGR engine (regular)
[06/03 14:41:35    387s] Set min layer with design mode ( 3 )
[06/03 14:41:35    387s] Set max layer with default ( 127 )
[06/03 14:41:35    387s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:35    387s] Min route layer (adjusted) = 3
[06/03 14:41:35    387s] Max route layer (adjusted) = 11
[06/03 14:41:35    387s] (I)      clean place blk overflow:
[06/03 14:41:35    387s] (I)      H : enabled 1.00 0
[06/03 14:41:35    387s] (I)      V : enabled 1.00 0
[06/03 14:41:35    387s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 12.91 MB )
[06/03 14:41:35    387s] (I)      Running eGR Regular flow
[06/03 14:41:35    387s] (I)      # wire layers (front) : 12
[06/03 14:41:35    387s] (I)      # wire layers (back)  : 0
[06/03 14:41:35    387s] (I)      min wire layer : 1
[06/03 14:41:35    387s] (I)      max wire layer : 11
[06/03 14:41:35    387s] (I)      # cut layers (front) : 11
[06/03 14:41:35    387s] (I)      # cut layers (back)  : 0
[06/03 14:41:35    387s] (I)      min cut layer : 1
[06/03 14:41:35    387s] (I)      max cut layer : 10
[06/03 14:41:35    387s] (I)      ================================== Layers ===================================
[06/03 14:41:35    387s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:35    387s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/03 14:41:35    387s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:35    387s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/03 14:41:35    387s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/03 14:41:35    387s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:35    387s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:35    387s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:35    387s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:35    387s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:35    387s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/03 14:41:35    387s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:35    387s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:35    387s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/03 14:41:35    387s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:35    387s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/03 14:41:35    387s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/03 14:41:35    387s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:36    393s] Finished Early Global Route supply map. mem = 13392.6M
[06/03 14:41:37    397s] SKP will use view:
[06/03 14:41:37    397s]   view_slow_mission
[06/03 14:41:37    398s] Iteration  4: Total net bbox = 1.174e+02 (4.58e+01 7.16e+01)
[06/03 14:41:37    398s]               Est.  stn bbox = 1.174e+02 (4.58e+01 7.16e+01)
[06/03 14:41:37    398s]               cpu = 0:00:10.8 real = 0:00:02.0 mem = 14341.3M
[06/03 14:41:37    398s] OPERPROF: Finished NP-Place at level 1, CPU:11.060, REAL:1.895, MEM:13861.2M, EPOCH TIME: 1748976097.337620
[06/03 14:41:37    398s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[06/03 14:41:37    398s] MH packer: No MH instances from GP
[06/03 14:41:37    398s] 0 (out of 0) MH cells were successfully legalized.
[06/03 14:41:37    398s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=13861.2M, DRC: 0)
[06/03 14:41:37    398s] no activity file in design. spp won't run.
[06/03 14:41:37    398s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/03 14:41:37    398s] no activity file in design. spp won't run.
[06/03 14:41:37    399s] OPERPROF: Starting NP-Place at level 1, MEM:14341.3M, EPOCH TIME: 1748976097.456664
[06/03 14:41:38    402s] Iteration  5: Total net bbox = 1.195e+02 (4.78e+01 7.16e+01)
[06/03 14:41:38    402s]               Est.  stn bbox = 1.195e+02 (4.78e+01 7.16e+01)
[06/03 14:41:38    402s]               cpu = 0:00:03.1 real = 0:00:01.0 mem = 14853.4M
[06/03 14:41:38    402s] OPERPROF: Finished NP-Place at level 1, CPU:3.280, REAL:0.699, MEM:14373.3M, EPOCH TIME: 1748976098.155172
[06/03 14:41:38    402s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[06/03 14:41:38    402s] MH packer: No MH instances from GP
[06/03 14:41:38    402s] 0 (out of 0) MH cells were successfully legalized.
[06/03 14:41:38    402s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=14373.3M, DRC: 0)
[06/03 14:41:38    402s] no activity file in design. spp won't run.
[06/03 14:41:38    402s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/03 14:41:38    402s] no activity file in design. spp won't run.
[06/03 14:41:38    403s] OPERPROF: Starting NP-Place at level 1, MEM:14853.4M, EPOCH TIME: 1748976098.259684
[06/03 14:41:39    408s] Iteration  6: Total net bbox = 1.219e+02 (4.41e+01 7.78e+01)
[06/03 14:41:39    408s]               Est.  stn bbox = 1.219e+02 (4.41e+01 7.78e+01)
[06/03 14:41:39    408s]               cpu = 0:00:04.8 real = 0:00:01.0 mem = 15365.6M
[06/03 14:41:39    408s] OPERPROF: Finished NP-Place at level 1, CPU:4.970, REAL:1.034, MEM:14885.5M, EPOCH TIME: 1748976099.293314
[06/03 14:41:39    408s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[06/03 14:41:39    408s] MH packer: No MH instances from GP
[06/03 14:41:39    408s] 0 (out of 0) MH cells were successfully legalized.
[06/03 14:41:39    408s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=14885.5M, DRC: 0)
[06/03 14:41:39    408s] no activity file in design. spp won't run.
[06/03 14:41:39    408s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/03 14:41:39    408s] no activity file in design. spp won't run.
[06/03 14:41:39    408s] OPERPROF: Starting NP-Place at level 1, MEM:15365.6M, EPOCH TIME: 1748976099.371307
[06/03 14:41:39    409s] GP RA stats: MHOnly 0 nrInst 10 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/03 14:41:40    411s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:17414.1M, EPOCH TIME: 1748976100.085792
[06/03 14:41:40    411s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.001, MEM:17414.1M, EPOCH TIME: 1748976100.086445
[06/03 14:41:40    412s] Iteration  7: Total net bbox = 1.147e+02 (3.77e+01 7.70e+01)
[06/03 14:41:40    412s]               Est.  stn bbox = 1.147e+02 (3.77e+01 7.70e+01)
[06/03 14:41:40    412s]               cpu = 0:00:03.5 real = 0:00:01.0 mem = 15909.7M
[06/03 14:41:40    412s] OPERPROF: Finished NP-Place at level 1, CPU:3.650, REAL:0.777, MEM:15397.6M, EPOCH TIME: 1748976100.148022
[06/03 14:41:40    412s] Legalizing MH Cells... 0 / 0 (level 5) on adder
[06/03 14:41:40    412s] MH packer: No MH instances from GP
[06/03 14:41:40    412s] 0 (out of 0) MH cells were successfully legalized.
[06/03 14:41:40    412s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=15397.6M, DRC: 0)
[06/03 14:41:40    412s] Move report: Timing Driven Placement moves 10 insts, mean move: 0.84 um, max move: 1.87 um 
[06/03 14:41:40    412s] 	Max move on inst (U3): (5.68, 3.12) --> (5.43, 1.50)
[06/03 14:41:40    412s] no activity file in design. spp won't run.
[06/03 14:41:40    412s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:15397.6M, EPOCH TIME: 1748976100.150837
[06/03 14:41:40    412s] Saved padding area to DB
[06/03 14:41:40    412s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:15397.6M, EPOCH TIME: 1748976100.151795
[06/03 14:41:40    412s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.001, MEM:15397.6M, EPOCH TIME: 1748976100.152387
[06/03 14:41:40    412s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:15397.6M, EPOCH TIME: 1748976100.152990
[06/03 14:41:40    412s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 14:41:40    412s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:15397.6M, EPOCH TIME: 1748976100.153889
[06/03 14:41:40    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:40    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:40    412s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.020, REAL:0.020, MEM:15397.6M, EPOCH TIME: 1748976100.170599
[06/03 14:41:40    412s] 
[06/03 14:41:40    412s] Finished Incremental Placement (cpu=0:00:35.1, real=0:00:08.0, mem=15397.6M)
[06/03 14:41:40    412s] Begin: Reorder Scan Chains
[06/03 14:41:40    412s] End: Reorder Scan Chains
[06/03 14:41:40    412s] CongRepair sets shifter mode to gplace
[06/03 14:41:40    412s] TDRefine: refinePlace mode is spiral
[06/03 14:41:40    412s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:15397.6M, EPOCH TIME: 1748976100.172845
[06/03 14:41:40    412s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:15397.6M, EPOCH TIME: 1748976100.173046
[06/03 14:41:40    412s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15397.6M, EPOCH TIME: 1748976100.173258
[06/03 14:41:40    412s] Processing tracks to init pin-track alignment.
[06/03 14:41:40    412s] z: 1, totalTracks: 1
[06/03 14:41:40    412s] z: 3, totalTracks: 1
[06/03 14:41:40    412s] z: 5, totalTracks: 1
[06/03 14:41:40    412s] z: 7, totalTracks: 1
[06/03 14:41:40    412s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/03 14:41:40    412s] #spOpts: rpCkHalo=4 
[06/03 14:41:40    412s] Initializing Route Infrastructure for color support ...
[06/03 14:41:40    412s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15397.6M, EPOCH TIME: 1748976100.174246
[06/03 14:41:40    412s] ### Add 31 auto generated vias to default rule
[06/03 14:41:40    412s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.020, REAL:0.007, MEM:15397.6M, EPOCH TIME: 1748976100.180801
[06/03 14:41:40    412s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:40    412s] Cell adder LLGs are deleted
[06/03 14:41:40    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:40    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:40    412s] # Building adder llgBox search-tree.
[06/03 14:41:40    412s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:40    412s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15397.6M, EPOCH TIME: 1748976100.191912
[06/03 14:41:40    412s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:40    412s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:40    412s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15397.6M, EPOCH TIME: 1748976100.192955
[06/03 14:41:40    412s] Max number of tech site patterns supported in site array is 256.
[06/03 14:41:40    412s] Core basic site is GF22_DST
[06/03 14:41:40    414s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:41:40    414s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:41:40    414s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:41:40    414s] SiteArray: use 20,480 bytes
[06/03 14:41:40    414s] SiteArray: current memory after site array memory allocation 15397.6M
[06/03 14:41:40    414s] SiteArray: FP blocked sites are writable
[06/03 14:41:40    414s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:41:40    414s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15397.6M, EPOCH TIME: 1748976100.703334
[06/03 14:41:40    416s] Process 302 wires and vias for routing blockage analysis
[06/03 14:41:40    416s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:1.970, REAL:0.266, MEM:15397.6M, EPOCH TIME: 1748976100.968836
[06/03 14:41:40    416s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:41:40    416s] Atter site array init, number of instance map data is 0.
[06/03 14:41:40    416s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.250, REAL:0.778, MEM:15397.6M, EPOCH TIME: 1748976100.971454
[06/03 14:41:40    416s] 
[06/03 14:41:40    416s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:40    416s] 
[06/03 14:41:40    416s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:40    416s] OPERPROF:         Starting CMU at level 5, MEM:15397.6M, EPOCH TIME: 1748976100.974934
[06/03 14:41:40    416s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:15397.6M, EPOCH TIME: 1748976100.975880
[06/03 14:41:40    416s] 
[06/03 14:41:40    416s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:40    416s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.260, REAL:0.784, MEM:15397.6M, EPOCH TIME: 1748976100.976192
[06/03 14:41:40    416s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15397.6M, EPOCH TIME: 1748976100.976368
[06/03 14:41:40    416s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.002, MEM:15397.6M, EPOCH TIME: 1748976100.977942
[06/03 14:41:40    416s] [CPU] DPlace-Init (cpu=0:00:04.3, real=0:00:00.0, mem=15397.6MB).
[06/03 14:41:40    416s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.310, REAL:0.805, MEM:15397.6M, EPOCH TIME: 1748976100.978645
[06/03 14:41:40    416s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:4.310, REAL:0.806, MEM:15397.6M, EPOCH TIME: 1748976100.978826
[06/03 14:41:40    416s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.68011.2
[06/03 14:41:40    416s] OPERPROF:   Starting Refine-Place at level 2, MEM:15397.6M, EPOCH TIME: 1748976100.979209
[06/03 14:41:40    416s] *** Starting refinePlace (0:06:58 mem=15397.6M) ***
[06/03 14:41:40    416s] Total net bbox length = 1.117e+02 (3.407e+01 7.758e+01) (ext = 9.918e+01)
[06/03 14:41:40    416s] 
[06/03 14:41:40    416s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:40    416s] 
[06/03 14:41:40    416s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:40    416s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:15397.6M, EPOCH TIME: 1748976100.980086
[06/03 14:41:40    416s] # Found 0 legal fixed insts to color.
[06/03 14:41:40    416s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:15397.6M, EPOCH TIME: 1748976100.980337
[06/03 14:41:40    416s] **WARN: (IMPSP-2041):	Found 284 fixed insts that could not be colored.
[06/03 14:41:40    416s] Type 'man IMPSP-2041' for more detail.
[06/03 14:41:40    416s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:15397.6M, EPOCH TIME: 1748976100.980817
[06/03 14:41:40    416s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:41:40    416s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:15397.6M, EPOCH TIME: 1748976100.981307
[06/03 14:41:40    416s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 14:41:40    416s] Set min layer with design mode ( 3 )
[06/03 14:41:40    416s] Set max layer with default ( 127 )
[06/03 14:41:40    416s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:40    416s] Min route layer (adjusted) = 3
[06/03 14:41:40    416s] Max route layer (adjusted) = 11
[06/03 14:41:40    416s] Set min layer with design mode ( 3 )
[06/03 14:41:40    416s] Set max layer with default ( 127 )
[06/03 14:41:40    416s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:40    416s] Min route layer (adjusted) = 3
[06/03 14:41:40    416s] Max route layer (adjusted) = 11
[06/03 14:41:40    416s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:15397.6M, EPOCH TIME: 1748976100.988603
[06/03 14:41:40    416s] Starting refinePlace ...
[06/03 14:41:40    416s] Set min layer with design mode ( 3 )
[06/03 14:41:40    416s] Set max layer with default ( 127 )
[06/03 14:41:40    416s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:40    416s] Min route layer (adjusted) = 3
[06/03 14:41:40    416s] Max route layer (adjusted) = 11
[06/03 14:41:40    416s] Set min layer with design mode ( 3 )
[06/03 14:41:40    416s] Set max layer with default ( 127 )
[06/03 14:41:40    416s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:40    416s] Min route layer (adjusted) = 3
[06/03 14:41:40    416s] Max route layer (adjusted) = 11
[06/03 14:41:41    417s] DDP initSite1 nrRow 14 nrJob 14
[06/03 14:41:41    417s] DDP markSite nrRow 14 nrJob 14
[06/03 14:41:41    417s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/03 14:41:41    417s] ** Cut row section cpu time 0:00:00.0.
[06/03 14:41:41    417s]  ** Cut row section real time 0:00:00.0.
[06/03 14:41:41    417s]    Spread Effort: high, pre-route mode, useDDP on.
[06/03 14:41:41    420s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.9, real=0:00:01.0, mem=15365.6MB) @(0:06:58 - 0:07:02).
[06/03 14:41:41    420s] Move report: preRPlace moves 10 insts, mean move: 0.03 um, max move: 0.08 um 
[06/03 14:41:41    420s] 	Max move on inst (intadd_0/U8): (4.53, 3.58) --> (4.52, 3.66)
[06/03 14:41:41    420s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/03 14:41:41    420s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:15365.6M, EPOCH TIME: 1748976101.512685
[06/03 14:41:41    420s] Tweakage: fix icg 0, fix clk 0.
[06/03 14:41:41    420s] Tweakage: density cost 0, scale 0.4.
[06/03 14:41:41    420s] Tweakage: activity cost 0, scale 1.0.
[06/03 14:41:41    420s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:16901.9M, EPOCH TIME: 1748976101.565015
[06/03 14:41:41    420s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:16901.9M, EPOCH TIME: 1748976101.574022
[06/03 14:41:41    420s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:41:41    421s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:41:41    421s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:41:41    421s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:41:41    421s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.030, REAL:0.005, MEM:16901.9M, EPOCH TIME: 1748976101.579497
[06/03 14:41:41    421s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.040, REAL:0.015, MEM:16901.9M, EPOCH TIME: 1748976101.580084
[06/03 14:41:41    421s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.760, REAL:0.087, MEM:15397.6M, EPOCH TIME: 1748976101.599646
[06/03 14:41:41    421s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 14:41:41    421s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:00.0, mem=15397.6mb) @(0:07:02 - 0:07:03).
[06/03 14:41:41    421s] 
[06/03 14:41:41    421s]  === Spiral for Logical I: (movable: 10) ===
[06/03 14:41:41    421s] 
[06/03 14:41:41    421s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/03 14:41:41    422s] 
[06/03 14:41:41    422s]  Info: 0 filler has been deleted!
[06/03 14:41:41    422s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 14:41:41    422s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/03 14:41:41    422s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 14:41:41    422s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=15365.6MB) @(0:07:03 - 0:07:03).
[06/03 14:41:41    422s] Move report: Detail placement moves 10 insts, mean move: 0.03 um, max move: 0.08 um 
[06/03 14:41:41    422s] 	Max move on inst (intadd_0/U8): (4.53, 3.58) --> (4.52, 3.66)
[06/03 14:41:41    422s] 	Runtime: CPU: 0:00:05.1 REAL: 0:00:01.0 MEM: 15365.6MB
[06/03 14:41:41    422s] Statistics of distance of Instance movement in refine placement:
[06/03 14:41:41    422s]   maximum (X+Y) =         0.08 um
[06/03 14:41:41    422s]   inst (intadd_0/U8) with max move: (4.529, 3.581) -> (4.524, 3.66)
[06/03 14:41:41    422s]   mean    (X+Y) =         0.03 um
[06/03 14:41:41    422s] Summary Report:
[06/03 14:41:41    422s] Instances move: 10 (out of 10 movable)
[06/03 14:41:41    422s] Instances flipped: 0
[06/03 14:41:41    422s] Mean displacement: 0.03 um
[06/03 14:41:41    422s] Max displacement: 0.08 um (Instance: intadd_0/U8) (4.529, 3.581) -> (4.524, 3.66)
[06/03 14:41:41    422s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/03 14:41:41    422s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/03 14:41:41    422s] Total instances moved : 10
[06/03 14:41:41    422s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:5.150, REAL:0.716, MEM:15365.6M, EPOCH TIME: 1748976101.704190
[06/03 14:41:41    422s] Total net bbox length = 1.115e+02 (3.411e+01 7.736e+01) (ext = 9.845e+01)
[06/03 14:41:41    422s] Runtime: CPU: 0:00:05.2 REAL: 0:00:01.0 MEM: 15365.6MB
[06/03 14:41:41    422s] [CPU] RefinePlace/total (cpu=0:00:05.2, real=0:00:01.0, mem=15365.6MB) @(0:06:58 - 0:07:03).
[06/03 14:41:41    422s] *** Finished refinePlace (0:07:03 mem=15365.6M) ***
[06/03 14:41:41    422s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.68011.2
[06/03 14:41:41    422s] OPERPROF:   Finished Refine-Place at level 2, CPU:5.160, REAL:0.726, MEM:15365.6M, EPOCH TIME: 1748976101.705133
[06/03 14:41:41    422s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:15365.6M, EPOCH TIME: 1748976101.705415
[06/03 14:41:41    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:41:41    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:41    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:41    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:41    422s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.010, REAL:0.007, MEM:15365.6M, EPOCH TIME: 1748976101.712770
[06/03 14:41:41    422s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:9.480, REAL:1.540, MEM:15365.6M, EPOCH TIME: 1748976101.712979
[06/03 14:41:41    422s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:15365.6M, EPOCH TIME: 1748976101.713269
[06/03 14:41:41    422s] Starting Early Global Route congestion estimation: mem = 15365.6M
[06/03 14:41:41    422s] (I)      Initializing eGR engine (regular)
[06/03 14:41:41    422s] Set min layer with design mode ( 3 )
[06/03 14:41:41    422s] Set max layer with default ( 127 )
[06/03 14:41:41    422s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:41    422s] Min route layer (adjusted) = 3
[06/03 14:41:41    422s] Max route layer (adjusted) = 11
[06/03 14:41:41    422s] (I)      clean place blk overflow:
[06/03 14:41:41    422s] (I)      H : enabled 1.00 0
[06/03 14:41:41    422s] (I)      V : enabled 1.00 0
[06/03 14:41:41    422s] (I)      Initializing eGR engine (regular)
[06/03 14:41:41    422s] Set min layer with design mode ( 3 )
[06/03 14:41:41    422s] Set max layer with default ( 127 )
[06/03 14:41:41    422s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:41    422s] Min route layer (adjusted) = 3
[06/03 14:41:41    422s] Max route layer (adjusted) = 11
[06/03 14:41:41    422s] (I)      clean place blk overflow:
[06/03 14:41:41    422s] (I)      H : enabled 1.00 0
[06/03 14:41:41    422s] (I)      V : enabled 1.00 0
[06/03 14:41:41    422s] (I)      Started Early Global Route kernel ( Curr Mem: 14.81 MB )
[06/03 14:41:41    422s] (I)      Running eGR Regular flow
[06/03 14:41:41    422s] (I)      # wire layers (front) : 12
[06/03 14:41:41    422s] (I)      # wire layers (back)  : 0
[06/03 14:41:41    422s] (I)      min wire layer : 1
[06/03 14:41:41    422s] (I)      max wire layer : 11
[06/03 14:41:41    422s] (I)      # cut layers (front) : 11
[06/03 14:41:41    422s] (I)      # cut layers (back)  : 0
[06/03 14:41:41    422s] (I)      min cut layer : 1
[06/03 14:41:41    422s] (I)      max cut layer : 10
[06/03 14:41:41    422s] (I)      ================================== Layers ===================================
[06/03 14:41:41    422s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:41    422s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/03 14:41:41    422s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:41    422s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/03 14:41:41    422s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/03 14:41:41    422s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:41    422s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:41    422s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:41    422s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:41    422s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:41    422s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/03 14:41:41    422s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:41    422s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:41    422s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/03 14:41:41    422s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:41    422s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/03 14:41:41    422s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/03 14:41:41    422s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:41    422s] (I)      Started Import and model ( Curr Mem: 14.81 MB )
[06/03 14:41:41    422s] (I)      == Non-default Options ==
[06/03 14:41:41    422s] (I)      Maximum routing layer                              : 11
[06/03 14:41:41    422s] (I)      Minimum routing layer                              : 3
[06/03 14:41:41    422s] (I)      Top routing layer                                  : 11
[06/03 14:41:41    422s] (I)      Bottom routing layer                               : 3
[06/03 14:41:41    422s] (I)      Number of threads                                  : 96
[06/03 14:41:41    422s] (I)      Source-to-sink ratio                               : 0.300000
[06/03 14:41:41    422s] (I)      Route tie net to shape                             : auto
[06/03 14:41:41    422s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 14:41:41    422s] (I)      Method to set GCell size                           : row
[06/03 14:41:41    422s] (I)      Tie hi/lo max distance                             : 5.400000
[06/03 14:41:41    422s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/03 14:41:41    422s] (I)      ============== Pin Summary ==============
[06/03 14:41:41    422s] (I)      +-------+--------+---------+------------+
[06/03 14:41:41    422s] (I)      | Layer | # pins | % total |      Group |
[06/03 14:41:41    422s] (I)      +-------+--------+---------+------------+
[06/03 14:41:41    422s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/03 14:41:41    422s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/03 14:41:41    422s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/03 14:41:41    422s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/03 14:41:41    422s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/03 14:41:41    422s] (I)      |     6 |      0 |    0.00 |      Other |
[06/03 14:41:41    422s] (I)      |     7 |      0 |    0.00 |      Other |
[06/03 14:41:41    422s] (I)      |     8 |      0 |    0.00 |      Other |
[06/03 14:41:41    422s] (I)      |     9 |      0 |    0.00 |      Other |
[06/03 14:41:41    422s] (I)      |    10 |      0 |    0.00 |      Other |
[06/03 14:41:41    422s] (I)      |    11 |      0 |    0.00 |      Other |
[06/03 14:41:41    422s] (I)      +-------+--------+---------+------------+
[06/03 14:41:41    422s] (I)      Use row-based GCell size
[06/03 14:41:41    422s] (I)      Use row-based GCell align
[06/03 14:41:41    422s] (I)      layer 0 area = 6400
[06/03 14:41:41    422s] (I)      layer 1 area = 8800
[06/03 14:41:41    422s] (I)      layer 2 area = 11000
[06/03 14:41:41    422s] (I)      layer 3 area = 11000
[06/03 14:41:41    422s] (I)      layer 4 area = 11000
[06/03 14:41:41    422s] (I)      layer 5 area = 11000
[06/03 14:41:41    422s] (I)      layer 6 area = 11000
[06/03 14:41:41    422s] (I)      layer 7 area = 810000
[06/03 14:41:41    422s] (I)      layer 8 area = 2000000
[06/03 14:41:41    422s] (I)      layer 9 area = 2000000
[06/03 14:41:41    422s] (I)      layer 10 area = 0
[06/03 14:41:41    422s] (I)      GCell unit size   : 540
[06/03 14:41:41    422s] (I)      GCell multiplier  : 1
[06/03 14:41:41    422s] (I)      GCell row height  : 540
[06/03 14:41:41    422s] (I)      Actual row height : 540
[06/03 14:41:41    422s] (I)      GCell align ref   : 1044 960
[06/03 14:41:41    422s] [NR-eGR] Track table information for default rule: 
[06/03 14:41:41    422s] [NR-eGR] M1 has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] M2 has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] C1 has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] C2 has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] C3 has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] C4 has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] C5 has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] JA has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] QA has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] QB has single uniform track structure
[06/03 14:41:41    422s] [NR-eGR] LB has single uniform track structure
[06/03 14:41:41    422s] (I)      ========================= Default via ==========================
[06/03 14:41:41    422s] (I)      +----+------------------+--------------------------------------+
[06/03 14:41:41    422s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/03 14:41:41    422s] (I)      +----+------------------+--------------------------------------+
[06/03 14:41:41    422s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/03 14:41:41    422s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/03 14:41:41    422s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/03 14:41:41    422s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/03 14:41:41    422s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/03 14:41:41    422s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/03 14:41:41    422s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/03 14:41:41    422s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/03 14:41:41    422s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/03 14:41:41    422s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/03 14:41:41    422s] (I)      +----+------------------+--------------------------------------+
[06/03 14:41:41    422s] (I)      Design has 0 placement macros with 0 shapes. 
[06/03 14:41:43    435s] [NR-eGR] Read 0 PG shapes
[06/03 14:41:43    435s] [NR-eGR] Read 0 clock shapes
[06/03 14:41:43    435s] [NR-eGR] Read 0 other shapes
[06/03 14:41:43    435s] [NR-eGR] #Routing Blockages  : 0
[06/03 14:41:43    435s] [NR-eGR] #Instance Blockages : 8
[06/03 14:41:43    435s] [NR-eGR] #PG Blockages       : 0
[06/03 14:41:43    435s] [NR-eGR] #Halo Blockages     : 0
[06/03 14:41:43    435s] [NR-eGR] #Boundary Blockages : 0
[06/03 14:41:43    435s] [NR-eGR] #Clock Blockages    : 0
[06/03 14:41:43    435s] [NR-eGR] #Other Blockages    : 0
[06/03 14:41:43    435s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 14:41:43    435s] (I)      Custom ignore net properties:
[06/03 14:41:43    435s] (I)      1 : NotLegal
[06/03 14:41:43    435s] (I)      Default ignore net properties:
[06/03 14:41:43    435s] (I)      1 : Special
[06/03 14:41:43    435s] (I)      2 : Analog
[06/03 14:41:43    435s] (I)      3 : Fixed
[06/03 14:41:43    435s] (I)      4 : Skipped
[06/03 14:41:43    435s] (I)      5 : MixedSignal
[06/03 14:41:43    435s] (I)      Prerouted net properties:
[06/03 14:41:43    435s] (I)      1 : NotLegal
[06/03 14:41:43    435s] (I)      2 : Special
[06/03 14:41:43    435s] (I)      3 : Analog
[06/03 14:41:43    435s] (I)      4 : Fixed
[06/03 14:41:43    435s] (I)      5 : Skipped
[06/03 14:41:43    435s] (I)      6 : MixedSignal
[06/03 14:41:43    435s] [NR-eGR] Early global route reroute all routable nets
[06/03 14:41:43    435s] [NR-eGR] #prerouted nets         : 0
[06/03 14:41:43    435s] [NR-eGR] #prerouted special nets : 0
[06/03 14:41:43    435s] [NR-eGR] #prerouted wires        : 0
[06/03 14:41:43    435s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/03 14:41:43    435s] (I)        Front-side 36 ( ignored 0 )
[06/03 14:41:43    435s] (I)        Back-side  0 ( ignored 0 )
[06/03 14:41:43    435s] (I)        Both-side  0 ( ignored 0 )
[06/03 14:41:43    435s] (I)      Reading macro buffers
[06/03 14:41:43    435s] (I)      Number of macros with buffers: 0
[06/03 14:41:43    435s] (I)      early_global_route_priority property id does not exist.
[06/03 14:41:43    435s] (I)      Setting up GCell size
[06/03 14:41:43    435s] (I)      Base Grid  :    18 x    18
[06/03 14:41:43    435s] (I)      Final Grid :     9 x     9
[06/03 14:41:43    435s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/03 14:41:43    435s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/03 14:41:43    435s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:43    435s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:43    435s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:43    435s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:43    435s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:43    435s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:43    435s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:43    435s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:43    435s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/03 14:41:43    435s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/03 14:41:43    435s] (I)      Track adjustment: Reducing 111 tracks (12.00%) for Layer3
[06/03 14:41:43    435s] (I)      Number of ignored nets                =      0
[06/03 14:41:43    435s] (I)      Number of connected nets              =      0
[06/03 14:41:43    435s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 14:41:43    435s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/03 14:41:43    435s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 14:41:43    435s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 14:41:43    435s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 14:41:43    435s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 14:41:43    435s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 14:41:43    435s] (I)      Ndr track 0 does not exist
[06/03 14:41:43    435s] (I)      ---------------------Grid Graph Info--------------------
[06/03 14:41:43    435s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/03 14:41:43    435s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/03 14:41:43    435s] (I)      Site width          :   116  (dbu)
[06/03 14:41:43    435s] (I)      Row height          :   540  (dbu)
[06/03 14:41:43    435s] (I)      GCell row height    :   540  (dbu)
[06/03 14:41:43    435s] (I)      GCell width         :  1080  (dbu)
[06/03 14:41:43    435s] (I)      GCell height        :  1080  (dbu)
[06/03 14:41:43    435s] (I)      Grid                :     9     9    11
[06/03 14:41:43    435s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/03 14:41:43    435s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/03 14:41:43    435s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/03 14:41:43    435s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/03 14:41:43    435s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/03 14:41:43    435s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:41:43    435s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:41:43    435s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/03 14:41:43    435s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/03 14:41:43    435s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/03 14:41:43    435s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/03 14:41:43    435s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/03 14:41:43    435s] (I)      --------------------------------------------------------
[06/03 14:41:43    435s] 
[06/03 14:41:43    435s] [NR-eGR] ============ Routing rule table ============
[06/03 14:41:43    435s] [NR-eGR] Rule id: 0  Nets: 36
[06/03 14:41:43    435s] [NR-eGR] ========================================
[06/03 14:41:43    435s] [NR-eGR] 
[06/03 14:41:43    435s] (I)      ======== NDR :  =========
[06/03 14:41:43    435s] (I)      +--------------+--------+
[06/03 14:41:43    435s] (I)      |           ID |      0 |
[06/03 14:41:43    435s] (I)      |         Name |        |
[06/03 14:41:43    435s] (I)      |      Default |    yes |
[06/03 14:41:43    435s] (I)      |  Clk Special |     no |
[06/03 14:41:43    435s] (I)      | Hard spacing |     no |
[06/03 14:41:43    435s] (I)      |    NDR track | (none) |
[06/03 14:41:43    435s] (I)      |      NDR via | (none) |
[06/03 14:41:43    435s] (I)      |  Extra space |      0 |
[06/03 14:41:43    435s] (I)      |      Shields |      0 |
[06/03 14:41:43    435s] (I)      |   Demand (H) |      1 |
[06/03 14:41:43    435s] (I)      |   Demand (V) |      1 |
[06/03 14:41:43    435s] (I)      |        #Nets |     36 |
[06/03 14:41:43    435s] (I)      +--------------+--------+
[06/03 14:41:43    435s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:43    435s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/03 14:41:43    435s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:43    435s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:43    435s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:43    435s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:43    435s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:43    435s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:43    435s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/03 14:41:43    435s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:41:43    435s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:41:43    435s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/03 14:41:43    435s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:43    435s] (I)      =============== Blocked Tracks ===============
[06/03 14:41:43    435s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:43    435s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 14:41:43    435s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:43    435s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      |     2 |       0 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      |     3 |    1008 |      148 |        14.68% |
[06/03 14:41:43    435s] (I)      |     4 |     990 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      |     6 |     990 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      |     8 |      90 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      |     9 |      27 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      |    10 |      27 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      |    11 |      18 |        0 |         0.00% |
[06/03 14:41:43    435s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:43    435s] (I)      Finished Import and model ( CPU: 13.51 sec, Real: 1.71 sec, Curr Mem: 14.85 MB )
[06/03 14:41:43    435s] (I)      Reset routing kernel
[06/03 14:41:43    435s] (I)      Started Global Routing ( Curr Mem: 14.85 MB )
[06/03 14:41:43    435s] (I)      totalPins=75  totalGlobalPin=74 (98.67%)
[06/03 14:41:43    435s] (I)      ================= Net Group Info =================
[06/03 14:41:43    435s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:43    435s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/03 14:41:43    435s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:43    435s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/03 14:41:43    435s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:43    435s] (I)      total 2D Cap : 4952 = (2097 H, 2855 V)
[06/03 14:41:43    435s] (I)      total 2D Demand : 1 = (0 H, 1 V)
[06/03 14:41:43    435s] (I)      #blocked GCells = 0
[06/03 14:41:43    435s] (I)      #regions = 1
[06/03 14:41:43    435s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/03 14:41:43    435s] (I)      
[06/03 14:41:43    435s] (I)      ============  Phase 1a Route ============
[06/03 14:41:43    435s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:43    435s] (I)      
[06/03 14:41:43    435s] (I)      ============  Phase 1b Route ============
[06/03 14:41:43    435s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:43    435s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[06/03 14:41:43    435s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/03 14:41:43    435s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 14:41:43    435s] (I)      
[06/03 14:41:43    435s] (I)      ============  Phase 1c Route ============
[06/03 14:41:43    435s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:43    435s] (I)      
[06/03 14:41:43    435s] (I)      ============  Phase 1d Route ============
[06/03 14:41:43    435s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:43    435s] (I)      
[06/03 14:41:43    435s] (I)      ============  Phase 1e Route ============
[06/03 14:41:43    435s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:43    435s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[06/03 14:41:43    435s] (I)      
[06/03 14:41:43    435s] (I)      ============  Phase 1l Route ============
[06/03 14:41:43    437s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 14:41:43    437s] (I)      Layer  3:        701        36         0          36         828    ( 4.17%) 
[06/03 14:41:43    437s] (I)      Layer  4:        880        41         0           0         864    ( 0.00%) 
[06/03 14:41:43    437s] (I)      Layer  5:        896        21         0           0         864    ( 0.00%) 
[06/03 14:41:43    437s] (I)      Layer  6:        880         7         0           0         864    ( 0.00%) 
[06/03 14:41:43    437s] (I)      Layer  7:        896         9         0           0         864    ( 0.00%) 
[06/03 14:41:43    437s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/03 14:41:43    437s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/03 14:41:43    437s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/03 14:41:43    437s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/03 14:41:43    437s] (I)      Total:          4397       114         0          94        4394    ( 2.09%) 
[06/03 14:41:43    437s] (I)      
[06/03 14:41:43    437s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 14:41:43    437s] [NR-eGR]                        OverCon            
[06/03 14:41:43    437s] [NR-eGR]                         #Gcell     %Gcell
[06/03 14:41:43    437s] [NR-eGR]        Layer             (1-0)    OverCon
[06/03 14:41:43    437s] [NR-eGR] ----------------------------------------------
[06/03 14:41:43    437s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR] ----------------------------------------------
[06/03 14:41:43    437s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/03 14:41:43    437s] [NR-eGR] 
[06/03 14:41:43    437s] (I)      Finished Global Routing ( CPU: 2.07 sec, Real: 0.34 sec, Curr Mem: 14.85 MB )
[06/03 14:41:43    437s] (I)      Updating congestion map
[06/03 14:41:43    437s] (I)      total 2D Cap : 4955 = (2097 H, 2858 V)
[06/03 14:41:43    437s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 14:41:43    437s] [NR-eGR] Finished Early Global Route kernel ( CPU: 15.68 sec, Real: 2.14 sec, Curr Mem: 14.85 MB )
[06/03 14:41:43    437s] Early Global Route congestion estimation runtime: 2.15 seconds, mem = 15397.6M
[06/03 14:41:43    437s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:15.680, REAL:2.152, MEM:15397.6M, EPOCH TIME: 1748976103.865000
[06/03 14:41:43    437s] OPERPROF: Starting HotSpotCal at level 1, MEM:15397.6M, EPOCH TIME: 1748976103.865169
[06/03 14:41:43    437s] [hotspot] +------------+---------------+---------------+
[06/03 14:41:43    437s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 14:41:43    437s] [hotspot] +------------+---------------+---------------+
[06/03 14:41:43    438s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 14:41:43    438s] [hotspot] +------------+---------------+---------------+
[06/03 14:41:43    438s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 14:41:43    438s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 14:41:43    438s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.460, REAL:0.070, MEM:15397.6M, EPOCH TIME: 1748976103.935587
[06/03 14:41:43    438s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:15397.6M, EPOCH TIME: 1748976103.936132
[06/03 14:41:43    438s] Starting Early Global Route wiring: mem = 15397.6M
[06/03 14:41:43    438s] (I)      Running track assignment and export wires
[06/03 14:41:43    438s] (I)      Delete wires for 36 nets 
[06/03 14:41:43    438s] (I)      ============= Track Assignment ============
[06/03 14:41:43    438s] (I)      Started Track Assignment (96T) ( Curr Mem: 14.85 MB )
[06/03 14:41:43    438s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[06/03 14:41:43    438s] (I)      Run Multi-thread track assignment
[06/03 14:41:44    439s] (I)      Finished Track Assignment (96T) ( CPU: 0.92 sec, Real: 0.15 sec, Curr Mem: 14.85 MB )
[06/03 14:41:44    439s] (I)      Started Export ( Curr Mem: 14.85 MB )
[06/03 14:41:44    439s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/03 14:41:44    439s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/03 14:41:44    439s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:41:44    439s] [NR-eGR]             Length (um)  Vias 
[06/03 14:41:44    439s] [NR-eGR] ------------------------------
[06/03 14:41:44    439s] [NR-eGR]  M1  (1V)             0     5 
[06/03 14:41:44    439s] [NR-eGR]  M2  (2H)             0    39 
[06/03 14:41:44    439s] [NR-eGR]  C1  (3V)            37    72 
[06/03 14:41:44    439s] [NR-eGR]  C2  (4H)            34    21 
[06/03 14:41:44    439s] [NR-eGR]  C3  (5V)            29    14 
[06/03 14:41:44    439s] [NR-eGR]  C4  (6H)             5     5 
[06/03 14:41:44    439s] [NR-eGR]  C5  (7V)            13     8 
[06/03 14:41:44    439s] [NR-eGR]  JA  (8H)             0     0 
[06/03 14:41:44    439s] [NR-eGR]  QA  (9V)             0     0 
[06/03 14:41:44    439s] [NR-eGR]  QB  (10H)            0     0 
[06/03 14:41:44    439s] [NR-eGR]  LB  (11V)            0     0 
[06/03 14:41:44    439s] [NR-eGR] ------------------------------
[06/03 14:41:44    439s] [NR-eGR]      Total          119   164 
[06/03 14:41:44    439s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:41:44    439s] [NR-eGR] Total half perimeter of net bounding box: 111um
[06/03 14:41:44    439s] [NR-eGR] Total length: 119um, number of vias: 164
[06/03 14:41:44    439s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:41:44    439s] (I)      == Layer wire length by net rule ==
[06/03 14:41:44    439s] (I)                  Default 
[06/03 14:41:44    439s] (I)      --------------------
[06/03 14:41:44    439s] (I)       M1  (1V)       0um 
[06/03 14:41:44    439s] (I)       M2  (2H)       0um 
[06/03 14:41:44    439s] (I)       C1  (3V)      37um 
[06/03 14:41:44    439s] (I)       C2  (4H)      34um 
[06/03 14:41:44    439s] (I)       C3  (5V)      29um 
[06/03 14:41:44    439s] (I)       C4  (6H)       5um 
[06/03 14:41:44    439s] (I)       C5  (7V)      13um 
[06/03 14:41:44    439s] (I)       JA  (8H)       0um 
[06/03 14:41:44    439s] (I)       QA  (9V)       0um 
[06/03 14:41:44    439s] (I)       QB  (10H)      0um 
[06/03 14:41:44    439s] (I)       LB  (11V)      0um 
[06/03 14:41:44    439s] (I)      --------------------
[06/03 14:41:44    439s] (I)           Total    119um 
[06/03 14:41:44    439s] (I)      == Layer via count by net rule ==
[06/03 14:41:44    439s] (I)                  Default 
[06/03 14:41:44    439s] (I)      --------------------
[06/03 14:41:44    439s] (I)       M1  (1V)         5 
[06/03 14:41:44    439s] (I)       M2  (2H)        39 
[06/03 14:41:44    439s] (I)       C1  (3V)        72 
[06/03 14:41:44    439s] (I)       C2  (4H)        21 
[06/03 14:41:44    439s] (I)       C3  (5V)        14 
[06/03 14:41:44    439s] (I)       C4  (6H)         5 
[06/03 14:41:44    439s] (I)       C5  (7V)         8 
[06/03 14:41:44    439s] (I)       JA  (8H)         0 
[06/03 14:41:44    439s] (I)       QA  (9V)         0 
[06/03 14:41:44    439s] (I)       QB  (10H)        0 
[06/03 14:41:44    439s] (I)       LB  (11V)        0 
[06/03 14:41:44    439s] (I)      --------------------
[06/03 14:41:44    439s] (I)           Total      164 
[06/03 14:41:44    439s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.16 sec, Curr Mem: 14.85 MB )
[06/03 14:41:44    439s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/03 14:41:44    439s] (I)      Global routing data unavailable, rerun eGR
[06/03 14:41:44    439s] (I)      Initializing eGR engine (regular)
[06/03 14:41:44    439s] Set min layer with design mode ( 3 )
[06/03 14:41:44    439s] Set max layer with default ( 127 )
[06/03 14:41:44    439s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:44    439s] Min route layer (adjusted) = 3
[06/03 14:41:44    439s] Max route layer (adjusted) = 11
[06/03 14:41:44    439s] (I)      clean place blk overflow:
[06/03 14:41:44    439s] (I)      H : enabled 1.00 0
[06/03 14:41:44    439s] (I)      V : enabled 1.00 0
[06/03 14:41:44    439s] Early Global Route wiring runtime: 0.33 seconds, mem = 15397.6M
[06/03 14:41:44    439s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.110, REAL:0.329, MEM:15397.6M, EPOCH TIME: 1748976104.265337
[06/03 14:41:44    440s] 0 delay mode for cte disabled.
[06/03 14:41:44    441s] SKP cleared!
[06/03 14:41:44    441s] 
[06/03 14:41:44    441s] *** Finished incrementalPlace (cpu=0:01:11, real=0:00:13.0)***
[06/03 14:41:44    441s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:13076.8M, EPOCH TIME: 1748976104.488962
[06/03 14:41:44    441s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:13076.8M, EPOCH TIME: 1748976104.489265
[06/03 14:41:44    441s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:13076.8M, EPOCH TIME: 1748976104.501142
[06/03 14:41:44    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:44    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:44    441s] Cell adder LLGs are deleted
[06/03 14:41:44    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:44    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:44    441s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:13076.8M, EPOCH TIME: 1748976104.502159
[06/03 14:41:44    441s] Start to check current routing status for nets...
[06/03 14:41:44    441s] All nets are already routed correctly.
[06/03 14:41:44    441s] End to check current routing status for nets (mem=13076.8M)
[06/03 14:41:44    441s] Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
[06/03 14:41:44    441s] PreRoute RC Extraction called for design adder.
[06/03 14:41:44    441s] RC Extraction called in multi-corner(2) mode.
[06/03 14:41:44    441s] RCMode: PreRoute
[06/03 14:41:44    441s]       RC Corner Indexes            0       1   
[06/03 14:41:44    441s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 14:41:44    441s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 14:41:44    441s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 14:41:44    441s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 14:41:44    441s] Shrink Factor                : 1.00000
[06/03 14:41:44    441s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 14:41:44    441s] Using Quantus QRC technology file ...
[06/03 14:41:44    441s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/03 14:41:44    441s] Updating RC Grid density data for preRoute extraction ...
[06/03 14:41:44    441s] eee: pegSigSF=1.070000
[06/03 14:41:44    441s] Initializing multi-corner resistance tables ...
[06/03 14:41:44    441s] eee: Grid unit RC data computation started
[06/03 14:41:44    441s] eee: Grid unit RC data computation completed
[06/03 14:41:44    441s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/03 14:41:44    441s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/03 14:41:44    441s] eee: l=3 avDens=0.028796 usedTrk=6.911111 availTrk=240.000000 sigTrk=6.911111
[06/03 14:41:44    441s] eee: l=4 avDens=0.026088 usedTrk=6.261111 availTrk=240.000000 sigTrk=6.261111
[06/03 14:41:44    441s] eee: l=5 avDens=0.022299 usedTrk=5.351852 availTrk=240.000000 sigTrk=5.351852
[06/03 14:41:44    441s] eee: l=6 avDens=0.003787 usedTrk=0.908889 availTrk=240.000000 sigTrk=0.908889
[06/03 14:41:44    441s] eee: l=7 avDens=0.013508 usedTrk=2.431481 availTrk=180.000000 sigTrk=2.431481
[06/03 14:41:44    441s] eee: l=8 avDens=0.003449 usedTrk=0.082778 availTrk=24.000000 sigTrk=0.082778
[06/03 14:41:44    441s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:41:44    441s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:41:44    441s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:41:44    441s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:41:44    441s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/03 14:41:44    441s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.685100 aWlH=0.000000 lMod=0 pMax=0.911800 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/03 14:41:44    441s] eee: NetCapCache creation started. (Current Mem: 13076.828M) 
[06/03 14:41:44    441s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 13076.828M) 
[06/03 14:41:44    441s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/03 14:41:44    441s] eee: Metal Layers Info:
[06/03 14:41:44    441s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:41:44    441s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/03 14:41:44    441s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:41:44    441s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/03 14:41:44    441s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/03 14:41:44    441s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/03 14:41:44    441s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/03 14:41:44    441s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/03 14:41:44    441s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/03 14:41:44    441s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/03 14:41:44    441s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/03 14:41:44    441s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/03 14:41:44    441s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/03 14:41:44    441s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/03 14:41:44    441s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:41:44    441s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/03 14:41:44    441s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 13076.828M)
[06/03 14:41:44    441s] **optDesign ... cpu = 0:02:20, real = 0:01:17, mem = 4670.1M, totSessionCpu=0:07:22 **
[06/03 14:41:44    441s] Starting delay calculation for Setup views
[06/03 14:41:45    441s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 14:41:45    441s] #################################################################################
[06/03 14:41:45    441s] # Design Stage: PreRoute
[06/03 14:41:45    441s] # Design Name: adder
[06/03 14:41:45    441s] # Design Mode: 22nm
[06/03 14:41:45    441s] # Analysis Mode: MMMC Non-OCV 
[06/03 14:41:45    441s] # Parasitics Mode: No SPEF/RCDB 
[06/03 14:41:45    441s] # Signoff Settings: SI Off 
[06/03 14:41:45    441s] #################################################################################
[06/03 14:41:45    442s] Topological Sorting (REAL = 0:00:00.0, MEM = 13074.8M, InitMEM = 13074.8M)
[06/03 14:41:46    443s] Calculate delays in BcWc mode...
[06/03 14:41:46    443s] Start delay calculation (fullDC) (96 T). (MEM=4772.42)
[06/03 14:41:46    443s] End AAE Lib Interpolated Model. (MEM=13086.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 14:41:46    444s] Total number of fetched objects 36
[06/03 14:41:46    444s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/03 14:41:46    444s] End delay calculation. (MEM=4770.49 CPU=0:00:00.8 REAL=0:00:00.0)
[06/03 14:41:46    444s] End delay calculation (fullDC). (MEM=4770.49 CPU=0:00:01.4 REAL=0:00:00.0)
[06/03 14:41:46    444s] *** CDM Built up (cpu=0:00:02.7  real=0:00:01.0  mem= 16597.4M) ***
[06/03 14:41:46    445s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:02.0 totSessionCpu=0:07:26 mem=13048.4M)
[06/03 14:41:46    445s] Begin: Collecting metrics
[06/03 14:41:46    445s] **INFO: Starting Blocking QThread with 96 CPU
[06/03 14:41:46    445s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/03 14:41:46    445s] Multi-CPU acceleration using 96 CPU(s).
[06/03 14:41:47      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.4M
[06/03 14:41:47      0s] Multithreaded Timing Analysis is initialized with 96 threads
[06/03 14:41:47      0s] 
[06/03 14:41:47      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4627.1M, current mem=3985.4M)
[06/03 14:41:47      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.5, real=0:00:00.0, peak res=4627.1M, current mem=3985.7M)
[06/03 14:41:47      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.1), mem = 0.0M
[06/03 14:41:47      0s] 
[06/03 14:41:47      0s] =============================================================================================
[06/03 14:41:47      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[06/03 14:41:47      0s]                                                                                 23.10-p003_1
[06/03 14:41:47      0s] =============================================================================================
[06/03 14:41:47      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:47      0s] ---------------------------------------------------------------------------------------------
[06/03 14:41:47      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.1
[06/03 14:41:47      0s] ---------------------------------------------------------------------------------------------
[06/03 14:41:47      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.1
[06/03 14:41:47      0s] ---------------------------------------------------------------------------------------------
[06/03 14:41:47      0s] 

[06/03 14:41:47    445s]  
_______________________________________________________________________
[06/03 14:41:48    445s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |       10456 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |       10472 |      |     |
| area_reclaiming         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10480 |      |     |
| global_opt              |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:07  |       10557 |      |     |
| area_reclaiming_2       |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:05  |       10556 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |       13056 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/03 14:41:48    445s] Ending "collect_metrics" (total cpu=0:00:00.6, real=0:00:02.0, peak res=4752.0M, current mem=4751.5M)

[06/03 14:41:48    445s] End: Collecting metrics
[06/03 14:41:48    445s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:15.3/0:00:17.1 (4.4), totSession cpu/real = 0:07:26.8/0:05:48.5 (1.3), mem = 13056.4M
[06/03 14:41:48    445s] 
[06/03 14:41:48    445s] =============================================================================================
[06/03 14:41:48    445s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.10-p003_1
[06/03 14:41:48    445s] =============================================================================================
[06/03 14:41:48    445s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:48    445s] ---------------------------------------------------------------------------------------------
[06/03 14:41:48    445s] [ MetricReport           ]      1   0:00:01.3  (   7.8 % )     0:00:01.3 /  0:00:00.6    0.4
[06/03 14:41:48    445s] [ RefinePlace            ]      1   0:00:00.7  (   4.2 % )     0:00:00.7 /  0:00:05.2    7.1
[06/03 14:41:48    445s] [ DetailPlaceInit        ]      1   0:00:00.8  (   4.7 % )     0:00:00.8 /  0:00:04.3    5.4
[06/03 14:41:48    445s] [ ExtractRC              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/03 14:41:48    445s] [ UpdateTimingGraph      ]      1   0:00:00.7  (   4.2 % )     0:00:02.4 /  0:00:03.9    1.7
[06/03 14:41:48    445s] [ FullDelayCalc          ]      1   0:00:01.4  (   7.9 % )     0:00:01.4 /  0:00:02.7    2.0
[06/03 14:41:48    445s] [ TimingUpdate           ]      3   0:00:01.6  (   9.5 % )     0:00:01.6 /  0:00:02.4    1.5
[06/03 14:41:48    445s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:48    445s] [ MISC                   ]          0:00:10.5  (  61.3 % )     0:00:10.5 /  0:00:59.4    5.7
[06/03 14:41:48    445s] ---------------------------------------------------------------------------------------------
[06/03 14:41:48    445s]  IncrReplace #1 TOTAL               0:00:17.1  ( 100.0 % )     0:00:17.1 /  0:01:15.3    4.4
[06/03 14:41:48    445s] ---------------------------------------------------------------------------------------------
[06/03 14:41:48    445s] 
[06/03 14:41:48    445s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[06/03 14:41:48    445s] *** Timing Is met
[06/03 14:41:48    445s] *** Check timing (0:00:00.0)
[06/03 14:41:48    445s] *** Timing Is met
[06/03 14:41:48    445s] *** Check timing (0:00:00.0)
[06/03 14:41:48    445s] *** Timing Is met
[06/03 14:41:48    445s] *** Check timing (0:00:00.0)
[06/03 14:41:48    445s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 96 -preCTS
[06/03 14:41:48    445s] ### Creating LA Mngr. totSessionCpu=0:07:27 mem=13080.4M
[06/03 14:41:48    445s] ### Creating LA Mngr, finished. totSessionCpu=0:07:27 mem=13080.4M
[06/03 14:41:48    446s] Cell adder LLGs are deleted
[06/03 14:41:48    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:48    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:48    446s] OPERPROF: Starting SiteArray-Init at level 1, MEM:17405.4M, EPOCH TIME: 1748976108.449851
[06/03 14:41:48    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:48    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:48    446s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:17405.4M, EPOCH TIME: 1748976108.450721
[06/03 14:41:48    446s] Max number of tech site patterns supported in site array is 256.
[06/03 14:41:48    446s] Core basic site is GF22_DST
[06/03 14:41:48    447s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:41:48    447s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:41:48    447s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:41:48    447s] SiteArray: use 20,480 bytes
[06/03 14:41:48    447s] SiteArray: current memory after site array memory allocation 17437.4M
[06/03 14:41:48    447s] SiteArray: FP blocked sites are writable
[06/03 14:41:48    447s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:17437.4M, EPOCH TIME: 1748976108.745804
[06/03 14:41:48    448s] Process 45 wires and vias for routing blockage analysis
[06/03 14:41:48    448s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.930, REAL:0.147, MEM:17437.4M, EPOCH TIME: 1748976108.892819
[06/03 14:41:48    448s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:41:48    448s] Atter site array init, number of instance map data is 0.
[06/03 14:41:48    448s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.240, REAL:0.445, MEM:17437.4M, EPOCH TIME: 1748976108.895555
[06/03 14:41:48    448s] 
[06/03 14:41:48    448s] 
[06/03 14:41:48    448s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:48    448s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.260, REAL:0.449, MEM:17437.4M, EPOCH TIME: 1748976108.898616
[06/03 14:41:48    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:48    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:48    448s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:41:48    448s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:41:48    448s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:41:48    448s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:29 mem=17437.4M
[06/03 14:41:48    448s] OPERPROF: Starting DPlace-Init at level 1, MEM:17437.4M, EPOCH TIME: 1748976108.904512
[06/03 14:41:48    448s] Processing tracks to init pin-track alignment.
[06/03 14:41:48    448s] z: 1, totalTracks: 1
[06/03 14:41:48    448s] z: 3, totalTracks: 1
[06/03 14:41:48    448s] z: 5, totalTracks: 1
[06/03 14:41:48    448s] z: 7, totalTracks: 1
[06/03 14:41:48    448s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:41:48    448s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:41:48    448s] Initializing Route Infrastructure for color support ...
[06/03 14:41:48    448s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:17437.4M, EPOCH TIME: 1748976108.905454
[06/03 14:41:48    448s] ### Add 31 auto generated vias to default rule
[06/03 14:41:48    448s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:17437.4M, EPOCH TIME: 1748976108.910123
[06/03 14:41:48    448s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:48    448s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:48    448s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:17437.4M, EPOCH TIME: 1748976108.917185
[06/03 14:41:48    448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:48    448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:49    448s] 
[06/03 14:41:49    448s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:49    448s] 
[06/03 14:41:49    448s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:49    448s] OPERPROF:     Starting CMU at level 3, MEM:17437.4M, EPOCH TIME: 1748976109.085143
[06/03 14:41:49    448s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:17437.4M, EPOCH TIME: 1748976109.085851
[06/03 14:41:49    448s] 
[06/03 14:41:49    448s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:49    448s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.169, MEM:17437.4M, EPOCH TIME: 1748976109.086094
[06/03 14:41:49    448s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:17437.4M, EPOCH TIME: 1748976109.086228
[06/03 14:41:49    448s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.002, MEM:17437.4M, EPOCH TIME: 1748976109.087746
[06/03 14:41:49    448s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=17437.4MB).
[06/03 14:41:49    448s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.184, MEM:17437.4M, EPOCH TIME: 1748976109.088400
[06/03 14:41:49    448s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:41:49    448s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:41:49    448s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:30 mem=17437.4M
[06/03 14:41:49    448s] Begin: Area Reclaim Optimization
[06/03 14:41:49    448s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:29.8/0:05:49.5 (1.3), mem = 17437.4M
[06/03 14:41:49    448s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.6
[06/03 14:41:49    449s] 
[06/03 14:41:49    449s] Active Setup views: view_slow_mission 
[06/03 14:41:49    449s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/03 14:41:49    449s] ### Creating RouteCongInterface, started
[06/03 14:41:49    449s] 
[06/03 14:41:49    449s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.9500} {7, 0.032, 0.9500} {8, 0.016, 0.9500} {9, 0.016, 0.9500} {10, 0.004, 0.9500} {11, 0.004, 0.9500} 
[06/03 14:41:49    449s] 
[06/03 14:41:49    449s] #optDebug: {0, 1.000}
[06/03 14:41:49    449s] ### Creating RouteCongInterface, finished
[06/03 14:41:49    449s] {MG  {8 0 2 0.338158} }
[06/03 14:41:49    449s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:41:49    449s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:49    449s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 14:41:49    449s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:49    449s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|17457.4M|
[06/03 14:41:49    449s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:41:49    449s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17570.4M|
[06/03 14:41:49    449s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:41:49    449s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:49    449s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:41:49    449s] 
[06/03 14:41:49    449s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/03 14:41:49    449s] --------------------------------------------------------------
[06/03 14:41:49    449s] |                                   | Total     | Sequential |
[06/03 14:41:49    449s] --------------------------------------------------------------
[06/03 14:41:49    449s] | Num insts resized                 |       0  |       0    |
[06/03 14:41:49    449s] | Num insts undone                  |       0  |       0    |
[06/03 14:41:49    449s] | Num insts Downsized               |       0  |       0    |
[06/03 14:41:49    449s] | Num insts Samesized               |       0  |       0    |
[06/03 14:41:49    449s] | Num insts Upsized                 |       0  |       0    |
[06/03 14:41:49    449s] | Num multiple commits+uncommits    |       0  |       -    |
[06/03 14:41:49    449s] --------------------------------------------------------------
[06/03 14:41:49    449s] Bottom Preferred Layer:
[06/03 14:41:49    449s]     None
[06/03 14:41:49    449s] Via Pillar Rule:
[06/03 14:41:49    449s]     None
[06/03 14:41:49    449s] Finished writing unified metrics of routing constraints.
[06/03 14:41:49    449s] 
[06/03 14:41:49    449s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/03 14:41:49    449s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:00.0) **
[06/03 14:41:49    449s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/03 14:41:49    449s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.6
[06/03 14:41:49    449s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), totSession cpu/real = 0:07:30.6/0:05:50.2 (1.3), mem = 17570.4M
[06/03 14:41:49    449s] 
[06/03 14:41:49    449s] =============================================================================================
[06/03 14:41:49    449s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             23.10-p003_1
[06/03 14:41:49    449s] =============================================================================================
[06/03 14:41:49    449s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:49    449s] ---------------------------------------------------------------------------------------------
[06/03 14:41:49    449s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:49    449s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:49    449s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:49    449s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    1.2
[06/03 14:41:49    449s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:49    449s] [ OptimizationStep       ]      1   0:00:00.2  (  21.7 % )     0:00:00.3 /  0:00:00.3    1.0
[06/03 14:41:49    449s] [ OptSingleIteration     ]      1   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.1
[06/03 14:41:49    449s] [ OptGetWeight           ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:49    449s] [ OptEval                ]      9   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.1    1.5
[06/03 14:41:49    449s] [ OptCommit              ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:49    449s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:49    449s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:49    449s] [ MISC                   ]          0:00:00.4  (  55.8 % )     0:00:00.4 /  0:00:00.4    1.1
[06/03 14:41:49    449s] ---------------------------------------------------------------------------------------------
[06/03 14:41:49    449s]  AreaOpt #3 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[06/03 14:41:49    449s] ---------------------------------------------------------------------------------------------
[06/03 14:41:49    449s] 
[06/03 14:41:50    449s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:41:50    449s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:13187.0M, EPOCH TIME: 1748976110.022519
[06/03 14:41:50    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:41:50    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:50    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:50    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:50    449s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:13100.0M, EPOCH TIME: 1748976110.028810
[06/03 14:41:50    449s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=13100.00M, totSessionCpu=0:07:31).
[06/03 14:41:50    449s] Begin: Collecting metrics
[06/03 14:41:50    449s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |       10456 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |       10472 |      |     |
| area_reclaiming         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10480 |      |     |
| global_opt              |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:07  |       10557 |      |     |
| area_reclaiming_2       |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:05  |       10556 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |       13056 |      |     |
| area_reclaiming_3       |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13100 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/03 14:41:50    449s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4779.8M, current mem=4779.8M)

[06/03 14:41:50    449s] End: Collecting metrics
[06/03 14:41:50    449s] GigaOpt Checkpoint: Internal reclaim -numThreads 96 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/03 14:41:50    449s] ### Creating LA Mngr. totSessionCpu=0:07:31 mem=13100.0M
[06/03 14:41:50    449s] ### Creating LA Mngr, finished. totSessionCpu=0:07:31 mem=13100.0M
[06/03 14:41:50    450s] OPERPROF: Starting SiteArray-Init at level 1, MEM:17424.9M, EPOCH TIME: 1748976110.408193
[06/03 14:41:50    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:50    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:50    450s] 
[06/03 14:41:50    450s] 
[06/03 14:41:50    450s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:50    450s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.169, MEM:17424.9M, EPOCH TIME: 1748976110.576825
[06/03 14:41:50    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:50    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:50    450s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:41:50    450s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:41:50    450s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:41:50    450s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:31 mem=17424.9M
[06/03 14:41:50    450s] OPERPROF: Starting DPlace-Init at level 1, MEM:17424.9M, EPOCH TIME: 1748976110.581423
[06/03 14:41:50    450s] Processing tracks to init pin-track alignment.
[06/03 14:41:50    450s] z: 1, totalTracks: 1
[06/03 14:41:50    450s] z: 3, totalTracks: 1
[06/03 14:41:50    450s] z: 5, totalTracks: 1
[06/03 14:41:50    450s] z: 7, totalTracks: 1
[06/03 14:41:50    450s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:41:50    450s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:41:50    450s] Initializing Route Infrastructure for color support ...
[06/03 14:41:50    450s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:17424.9M, EPOCH TIME: 1748976110.582185
[06/03 14:41:50    450s] ### Add 31 auto generated vias to default rule
[06/03 14:41:50    450s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:17424.9M, EPOCH TIME: 1748976110.586001
[06/03 14:41:50    450s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:50    450s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:50    450s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:17424.9M, EPOCH TIME: 1748976110.592807
[06/03 14:41:50    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:50    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:50    450s] 
[06/03 14:41:50    450s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:50    450s] 
[06/03 14:41:50    450s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:50    450s] OPERPROF:     Starting CMU at level 3, MEM:17424.9M, EPOCH TIME: 1748976110.761505
[06/03 14:41:50    450s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:17424.9M, EPOCH TIME: 1748976110.762247
[06/03 14:41:50    450s] 
[06/03 14:41:50    450s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:41:50    450s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.170, MEM:17424.9M, EPOCH TIME: 1748976110.762492
[06/03 14:41:50    450s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:17424.9M, EPOCH TIME: 1748976110.762661
[06/03 14:41:50    450s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:17424.9M, EPOCH TIME: 1748976110.764185
[06/03 14:41:50    450s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=17424.9MB).
[06/03 14:41:50    450s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.183, MEM:17424.9M, EPOCH TIME: 1748976110.764807
[06/03 14:41:50    450s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:41:50    450s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:41:50    450s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:32 mem=17457.0M
[06/03 14:41:50    450s] Begin: Area Reclaim Optimization
[06/03 14:41:50    450s] *** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:31.7/0:05:51.2 (1.3), mem = 17457.0M
[06/03 14:41:50    450s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.7
[06/03 14:41:51    450s] 
[06/03 14:41:51    450s] Active Setup views: view_slow_mission 
[06/03 14:41:51    450s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/03 14:41:51    450s] ### Creating RouteCongInterface, started
[06/03 14:41:51    451s] 
[06/03 14:41:51    451s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/03 14:41:51    451s] 
[06/03 14:41:51    451s] #optDebug: {0, 1.000}
[06/03 14:41:51    451s] ### Creating RouteCongInterface, finished
[06/03 14:41:51    451s] {MG  {8 0 2 0.338158} }
[06/03 14:41:51    451s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:41:51    451s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:51    451s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 14:41:51    451s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:51    451s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|17461.0M|
[06/03 14:41:51    451s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:41:51    451s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17561.0M|
[06/03 14:41:51    451s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17561.0M|
[06/03 14:41:51    451s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17561.0M|
[06/03 14:41:51    451s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:41:51    451s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[06/03 14:41:51    451s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17561.0M|
[06/03 14:41:51    451s] +---------+---------+--------+--------+------------+--------+
[06/03 14:41:51    451s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:41:51    451s] 
[06/03 14:41:51    451s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/03 14:41:51    451s] --------------------------------------------------------------
[06/03 14:41:51    451s] |                                   | Total     | Sequential |
[06/03 14:41:51    451s] --------------------------------------------------------------
[06/03 14:41:51    451s] | Num insts resized                 |       0  |       0    |
[06/03 14:41:51    451s] | Num insts undone                  |       0  |       0    |
[06/03 14:41:51    451s] | Num insts Downsized               |       0  |       0    |
[06/03 14:41:51    451s] | Num insts Samesized               |       0  |       0    |
[06/03 14:41:51    451s] | Num insts Upsized                 |       0  |       0    |
[06/03 14:41:51    451s] | Num multiple commits+uncommits    |       0  |       -    |
[06/03 14:41:51    451s] --------------------------------------------------------------
[06/03 14:41:51    451s] Bottom Preferred Layer:
[06/03 14:41:51    451s]     None
[06/03 14:41:51    451s] Via Pillar Rule:
[06/03 14:41:51    451s]     None
[06/03 14:41:51    451s] Finished writing unified metrics of routing constraints.
[06/03 14:41:51    451s] 
[06/03 14:41:51    451s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/03 14:41:51    451s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[06/03 14:41:51    451s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:17561.0M, EPOCH TIME: 1748976111.571796
[06/03 14:41:51    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:41:51    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:51    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:51    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:51    451s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:17559.0M, EPOCH TIME: 1748976111.578996
[06/03 14:41:51    451s] *** Finished re-routing un-routed nets (17559.0M) ***
[06/03 14:41:51    451s] OPERPROF: Starting DPlace-Init at level 1, MEM:17559.0M, EPOCH TIME: 1748976111.581741
[06/03 14:41:51    451s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:17559.0M, EPOCH TIME: 1748976111.582200
[06/03 14:41:51    451s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:17559.0M, EPOCH TIME: 1748976111.586028
[06/03 14:41:51    451s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:17559.0M, EPOCH TIME: 1748976111.595602
[06/03 14:41:51    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:51    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:51    451s] 
[06/03 14:41:51    451s] 
[06/03 14:41:51    451s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:51    451s] OPERPROF:     Starting CMU at level 3, MEM:17559.0M, EPOCH TIME: 1748976111.769974
[06/03 14:41:51    451s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:17559.0M, EPOCH TIME: 1748976111.770726
[06/03 14:41:51    451s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.175, MEM:17559.0M, EPOCH TIME: 1748976111.770953
[06/03 14:41:51    451s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:17559.0M, EPOCH TIME: 1748976111.771095
[06/03 14:41:51    451s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:17559.0M, EPOCH TIME: 1748976111.772653
[06/03 14:41:51    451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.191, MEM:17559.0M, EPOCH TIME: 1748976111.773223
[06/03 14:41:51    451s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:41:51    451s] 
[06/03 14:41:51    451s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=17559.0M) ***
[06/03 14:41:51    451s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/03 14:41:51    451s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.7
[06/03 14:41:51    451s] *** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.0 (1.1), totSession cpu/real = 0:07:32.9/0:05:52.2 (1.3), mem = 17559.0M
[06/03 14:41:51    451s] 
[06/03 14:41:51    451s] =============================================================================================
[06/03 14:41:51    451s]  Step TAT Report : AreaOpt #4 / place_opt_design #1                             23.10-p003_1
[06/03 14:41:51    451s] =============================================================================================
[06/03 14:41:51    451s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:41:51    451s] ---------------------------------------------------------------------------------------------
[06/03 14:41:51    451s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:51    451s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:51    451s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:51    451s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.4
[06/03 14:41:51    451s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:51    451s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 14:41:51    451s] [ OptSingleIteration     ]      4   0:00:00.1  (  10.2 % )     0:00:00.2 /  0:00:00.2    1.1
[06/03 14:41:51    451s] [ OptGetWeight           ]     18   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:51    451s] [ OptEval                ]     18   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/03 14:41:51    451s] [ OptCommit              ]     18   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:51    451s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:51    451s] [ RefinePlace            ]      1   0:00:00.4  (  35.6 % )     0:00:00.4 /  0:00:00.5    1.3
[06/03 14:41:51    451s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:51    451s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:41:51    451s] [ MISC                   ]          0:00:00.4  (  39.3 % )     0:00:00.4 /  0:00:00.4    1.0
[06/03 14:41:51    451s] ---------------------------------------------------------------------------------------------
[06/03 14:41:51    451s]  AreaOpt #4 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.2    1.1
[06/03 14:41:51    451s] ---------------------------------------------------------------------------------------------
[06/03 14:41:51    451s] 
[06/03 14:41:51    451s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:41:51    451s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:13180.6M, EPOCH TIME: 1748976111.995214
[06/03 14:41:51    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:41:51    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:51    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:51    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:52    451s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:13120.6M, EPOCH TIME: 1748976112.002652
[06/03 14:41:52    451s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=13120.58M, totSessionCpu=0:07:33).
[06/03 14:41:52    451s] Begin: Collecting metrics
[06/03 14:41:52    452s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |       10456 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |       10472 |      |     |
| area_reclaiming         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10480 |      |     |
| global_opt              |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:07  |       10557 |      |     |
| area_reclaiming_2       |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:05  |       10556 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |       13056 |      |     |
| area_reclaiming_3       |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13100 |      |     |
| area_reclaiming_4       |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13121 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/03 14:41:52    452s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4785.2M, current mem=4785.2M)

[06/03 14:41:52    452s] End: Collecting metrics
[06/03 14:41:52    452s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:33.2/0:05:52.6 (1.3), mem = 13120.6M
[06/03 14:41:52    452s] 
[06/03 14:41:52    452s] *** Start incrementalPlace ***
[06/03 14:41:52    452s] User Input Parameters:
[06/03 14:41:52    452s] - Congestion Driven    : On
[06/03 14:41:52    452s] - Timing Driven        : On
[06/03 14:41:52    452s] - Area-Violation Based : On
[06/03 14:41:52    452s] - Start Rollback Level : -5
[06/03 14:41:52    452s] - Legalized            : On
[06/03 14:41:52    452s] - Window Based         : Off
[06/03 14:41:52    452s] - eDen incr mode       : Off
[06/03 14:41:52    452s] - Small incr mode      : Off
[06/03 14:41:52    452s] 
[06/03 14:41:52    452s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:13120.6M, EPOCH TIME: 1748976112.327630
[06/03 14:41:52    452s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.010, REAL:0.000, MEM:13120.6M, EPOCH TIME: 1748976112.327803
[06/03 14:41:52    452s] no activity file in design. spp won't run.
[06/03 14:41:52    452s] No Views given, use default active views for adaptive view pruning
[06/03 14:41:52    452s] Active views:
[06/03 14:41:52    452s]   view_slow_mission
[06/03 14:41:52    452s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:13122.6M, EPOCH TIME: 1748976112.405895
[06/03 14:41:52    452s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:13122.6M, EPOCH TIME: 1748976112.410085
[06/03 14:41:52    452s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:13122.6M, EPOCH TIME: 1748976112.410496
[06/03 14:41:52    452s] Starting Early Global Route congestion estimation: mem = 13122.6M
[06/03 14:41:52    452s] (I)      Initializing eGR engine (regular)
[06/03 14:41:52    452s] Set min layer with design mode ( 3 )
[06/03 14:41:52    452s] Set max layer with default ( 127 )
[06/03 14:41:52    452s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:52    452s] Min route layer (adjusted) = 3
[06/03 14:41:52    452s] Max route layer (adjusted) = 11
[06/03 14:41:52    452s] (I)      clean place blk overflow:
[06/03 14:41:52    452s] (I)      H : enabled 1.00 0
[06/03 14:41:52    452s] (I)      V : enabled 1.00 0
[06/03 14:41:52    452s] (I)      Initializing eGR engine (regular)
[06/03 14:41:52    452s] Set min layer with design mode ( 3 )
[06/03 14:41:52    452s] Set max layer with default ( 127 )
[06/03 14:41:52    452s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:52    452s] Min route layer (adjusted) = 3
[06/03 14:41:52    452s] Max route layer (adjusted) = 11
[06/03 14:41:52    452s] (I)      clean place blk overflow:
[06/03 14:41:52    452s] (I)      H : enabled 1.00 0
[06/03 14:41:52    452s] (I)      V : enabled 1.00 0
[06/03 14:41:52    452s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 12.65 MB )
[06/03 14:41:52    452s] (I)      Running eGR Regular flow
[06/03 14:41:52    452s] (I)      # wire layers (front) : 12
[06/03 14:41:52    452s] (I)      # wire layers (back)  : 0
[06/03 14:41:52    452s] (I)      min wire layer : 1
[06/03 14:41:52    452s] (I)      max wire layer : 11
[06/03 14:41:52    452s] (I)      # cut layers (front) : 11
[06/03 14:41:52    452s] (I)      # cut layers (back)  : 0
[06/03 14:41:52    452s] (I)      min cut layer : 1
[06/03 14:41:52    452s] (I)      max cut layer : 10
[06/03 14:41:52    452s] (I)      ================================== Layers ===================================
[06/03 14:41:52    452s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:52    452s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/03 14:41:52    452s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:52    452s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/03 14:41:52    452s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/03 14:41:52    452s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:52    452s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:52    452s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:52    452s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:52    452s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:52    452s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/03 14:41:52    452s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:52    452s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:52    452s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/03 14:41:52    452s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:52    452s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/03 14:41:52    452s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/03 14:41:52    452s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:52    452s] (I)      Started Import and model ( Curr Mem: 12.65 MB )
[06/03 14:41:52    452s] (I)      == Non-default Options ==
[06/03 14:41:52    452s] (I)      Maximum routing layer                              : 11
[06/03 14:41:52    452s] (I)      Minimum routing layer                              : 3
[06/03 14:41:52    452s] (I)      Top routing layer                                  : 11
[06/03 14:41:52    452s] (I)      Bottom routing layer                               : 3
[06/03 14:41:52    452s] (I)      Number of threads                                  : 96
[06/03 14:41:52    452s] (I)      Route tie net to shape                             : auto
[06/03 14:41:52    452s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 14:41:52    452s] (I)      Method to set GCell size                           : row
[06/03 14:41:52    452s] (I)      Tie hi/lo max distance                             : 5.400000
[06/03 14:41:52    452s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/03 14:41:52    452s] (I)      ============== Pin Summary ==============
[06/03 14:41:52    452s] (I)      +-------+--------+---------+------------+
[06/03 14:41:52    452s] (I)      | Layer | # pins | % total |      Group |
[06/03 14:41:52    452s] (I)      +-------+--------+---------+------------+
[06/03 14:41:52    452s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/03 14:41:52    452s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/03 14:41:52    452s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/03 14:41:52    452s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/03 14:41:52    452s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/03 14:41:52    452s] (I)      |     6 |      0 |    0.00 |      Other |
[06/03 14:41:52    452s] (I)      |     7 |      0 |    0.00 |      Other |
[06/03 14:41:52    452s] (I)      |     8 |      0 |    0.00 |      Other |
[06/03 14:41:52    452s] (I)      |     9 |      0 |    0.00 |      Other |
[06/03 14:41:52    452s] (I)      |    10 |      0 |    0.00 |      Other |
[06/03 14:41:52    452s] (I)      |    11 |      0 |    0.00 |      Other |
[06/03 14:41:52    452s] (I)      +-------+--------+---------+------------+
[06/03 14:41:52    452s] (I)      Use row-based GCell size
[06/03 14:41:52    452s] (I)      Use row-based GCell align
[06/03 14:41:52    452s] (I)      layer 0 area = 6400
[06/03 14:41:52    452s] (I)      layer 1 area = 8800
[06/03 14:41:52    452s] (I)      layer 2 area = 11000
[06/03 14:41:52    452s] (I)      layer 3 area = 11000
[06/03 14:41:52    452s] (I)      layer 4 area = 11000
[06/03 14:41:52    452s] (I)      layer 5 area = 11000
[06/03 14:41:52    452s] (I)      layer 6 area = 11000
[06/03 14:41:52    452s] (I)      layer 7 area = 810000
[06/03 14:41:52    452s] (I)      layer 8 area = 2000000
[06/03 14:41:52    452s] (I)      layer 9 area = 2000000
[06/03 14:41:52    452s] (I)      layer 10 area = 0
[06/03 14:41:52    452s] (I)      GCell unit size   : 540
[06/03 14:41:52    452s] (I)      GCell multiplier  : 1
[06/03 14:41:52    452s] (I)      GCell row height  : 540
[06/03 14:41:52    452s] (I)      Actual row height : 540
[06/03 14:41:52    452s] (I)      GCell align ref   : 1044 960
[06/03 14:41:52    452s] [NR-eGR] Track table information for default rule: 
[06/03 14:41:52    452s] [NR-eGR] M1 has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] M2 has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] C1 has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] C2 has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] C3 has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] C4 has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] C5 has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] JA has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] QA has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] QB has single uniform track structure
[06/03 14:41:52    452s] [NR-eGR] LB has single uniform track structure
[06/03 14:41:52    452s] (I)      ========================= Default via ==========================
[06/03 14:41:52    452s] (I)      +----+------------------+--------------------------------------+
[06/03 14:41:52    452s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/03 14:41:52    452s] (I)      +----+------------------+--------------------------------------+
[06/03 14:41:52    452s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/03 14:41:52    452s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/03 14:41:52    452s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/03 14:41:52    452s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/03 14:41:52    452s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/03 14:41:52    452s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/03 14:41:52    452s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/03 14:41:52    452s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/03 14:41:52    452s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/03 14:41:52    452s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/03 14:41:52    452s] (I)      +----+------------------+--------------------------------------+
[06/03 14:41:52    452s] (I)      Design has 0 placement macros with 0 shapes. 
[06/03 14:41:52    457s] [NR-eGR] Read 0 PG shapes
[06/03 14:41:52    457s] [NR-eGR] Read 0 clock shapes
[06/03 14:41:52    457s] [NR-eGR] Read 0 other shapes
[06/03 14:41:52    457s] [NR-eGR] #Routing Blockages  : 0
[06/03 14:41:52    457s] [NR-eGR] #Instance Blockages : 8
[06/03 14:41:52    457s] [NR-eGR] #PG Blockages       : 0
[06/03 14:41:52    457s] [NR-eGR] #Halo Blockages     : 0
[06/03 14:41:52    457s] [NR-eGR] #Boundary Blockages : 0
[06/03 14:41:52    457s] [NR-eGR] #Clock Blockages    : 0
[06/03 14:41:52    457s] [NR-eGR] #Other Blockages    : 0
[06/03 14:41:52    457s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 14:41:52    457s] (I)      Custom ignore net properties:
[06/03 14:41:52    457s] (I)      1 : NotLegal
[06/03 14:41:52    457s] (I)      Default ignore net properties:
[06/03 14:41:52    457s] (I)      1 : Special
[06/03 14:41:52    457s] (I)      2 : Analog
[06/03 14:41:52    457s] (I)      3 : Fixed
[06/03 14:41:52    457s] (I)      4 : Skipped
[06/03 14:41:52    457s] (I)      5 : MixedSignal
[06/03 14:41:52    457s] (I)      Prerouted net properties:
[06/03 14:41:52    457s] (I)      1 : NotLegal
[06/03 14:41:52    457s] (I)      2 : Special
[06/03 14:41:52    457s] (I)      3 : Analog
[06/03 14:41:52    457s] (I)      4 : Fixed
[06/03 14:41:52    457s] (I)      5 : Skipped
[06/03 14:41:53    457s] (I)      6 : MixedSignal
[06/03 14:41:53    457s] [NR-eGR] Early global route reroute all routable nets
[06/03 14:41:53    457s] [NR-eGR] #prerouted nets         : 0
[06/03 14:41:53    457s] [NR-eGR] #prerouted special nets : 0
[06/03 14:41:53    457s] [NR-eGR] #prerouted wires        : 0
[06/03 14:41:53    457s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/03 14:41:53    457s] (I)        Front-side 36 ( ignored 0 )
[06/03 14:41:53    457s] (I)        Back-side  0 ( ignored 0 )
[06/03 14:41:53    457s] (I)        Both-side  0 ( ignored 0 )
[06/03 14:41:53    457s] (I)      Reading macro buffers
[06/03 14:41:53    457s] (I)      Number of macros with buffers: 0
[06/03 14:41:53    457s] (I)      early_global_route_priority property id does not exist.
[06/03 14:41:53    457s] (I)      Setting up GCell size
[06/03 14:41:53    457s] (I)      Base Grid  :    18 x    18
[06/03 14:41:53    457s] (I)      Final Grid :     9 x     9
[06/03 14:41:53    457s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/03 14:41:53    457s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/03 14:41:53    457s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:53    457s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:53    457s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:53    457s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:53    457s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:53    457s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:53    457s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/03 14:41:53    457s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/03 14:41:53    457s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/03 14:41:53    457s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/03 14:41:53    457s] (I)      Track adjustment: Reducing 111 tracks (12.00%) for Layer3
[06/03 14:41:53    457s] (I)      Number of ignored nets                =      0
[06/03 14:41:53    457s] (I)      Number of connected nets              =      0
[06/03 14:41:53    457s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 14:41:53    457s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/03 14:41:53    457s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 14:41:53    457s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 14:41:53    457s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 14:41:53    457s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 14:41:53    457s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 14:41:53    457s] (I)      Ndr track 0 does not exist
[06/03 14:41:53    457s] (I)      ---------------------Grid Graph Info--------------------
[06/03 14:41:53    457s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/03 14:41:53    457s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/03 14:41:53    457s] (I)      Site width          :   116  (dbu)
[06/03 14:41:53    457s] (I)      Row height          :   540  (dbu)
[06/03 14:41:53    457s] (I)      GCell row height    :   540  (dbu)
[06/03 14:41:53    457s] (I)      GCell width         :  1080  (dbu)
[06/03 14:41:53    457s] (I)      GCell height        :  1080  (dbu)
[06/03 14:41:53    457s] (I)      Grid                :     9     9    11
[06/03 14:41:53    457s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/03 14:41:53    457s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/03 14:41:53    457s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/03 14:41:53    457s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/03 14:41:53    457s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/03 14:41:53    457s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:41:53    457s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:41:53    457s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/03 14:41:53    457s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/03 14:41:53    457s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/03 14:41:53    457s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/03 14:41:53    457s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/03 14:41:53    457s] (I)      --------------------------------------------------------
[06/03 14:41:53    457s] 
[06/03 14:41:53    457s] [NR-eGR] ============ Routing rule table ============
[06/03 14:41:53    457s] [NR-eGR] Rule id: 0  Nets: 36
[06/03 14:41:53    457s] [NR-eGR] ========================================
[06/03 14:41:53    457s] [NR-eGR] 
[06/03 14:41:53    457s] (I)      ======== NDR :  =========
[06/03 14:41:53    457s] (I)      +--------------+--------+
[06/03 14:41:53    457s] (I)      |           ID |      0 |
[06/03 14:41:53    457s] (I)      |         Name |        |
[06/03 14:41:53    457s] (I)      |      Default |    yes |
[06/03 14:41:53    457s] (I)      |  Clk Special |     no |
[06/03 14:41:53    457s] (I)      | Hard spacing |     no |
[06/03 14:41:53    457s] (I)      |    NDR track | (none) |
[06/03 14:41:53    457s] (I)      |      NDR via | (none) |
[06/03 14:41:53    457s] (I)      |  Extra space |      0 |
[06/03 14:41:53    457s] (I)      |      Shields |      0 |
[06/03 14:41:53    457s] (I)      |   Demand (H) |      1 |
[06/03 14:41:53    457s] (I)      |   Demand (V) |      1 |
[06/03 14:41:53    457s] (I)      |        #Nets |     36 |
[06/03 14:41:53    457s] (I)      +--------------+--------+
[06/03 14:41:53    457s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:53    457s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/03 14:41:53    457s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:53    457s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:53    457s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:53    457s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:53    457s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:53    457s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:41:53    457s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/03 14:41:53    457s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:41:53    457s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:41:53    457s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/03 14:41:53    457s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:41:53    457s] (I)      =============== Blocked Tracks ===============
[06/03 14:41:53    457s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:53    457s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 14:41:53    457s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:53    457s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      |     2 |       0 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      |     3 |    1008 |      148 |        14.68% |
[06/03 14:41:53    457s] (I)      |     4 |     990 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      |     6 |     990 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      |     8 |      90 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      |     9 |      27 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      |    10 |      27 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      |    11 |      18 |        0 |         0.00% |
[06/03 14:41:53    457s] (I)      +-------+---------+----------+---------------+
[06/03 14:41:53    457s] (I)      Finished Import and model ( CPU: 5.05 sec, Real: 0.56 sec, Curr Mem: 12.65 MB )
[06/03 14:41:53    457s] (I)      Reset routing kernel
[06/03 14:41:53    457s] (I)      Started Global Routing ( Curr Mem: 12.65 MB )
[06/03 14:41:53    457s] (I)      totalPins=75  totalGlobalPin=74 (98.67%)
[06/03 14:41:53    457s] (I)      ================= Net Group Info =================
[06/03 14:41:53    457s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:53    457s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/03 14:41:53    457s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:53    457s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/03 14:41:53    457s] (I)      +----+----------------+--------------+-----------+
[06/03 14:41:53    457s] (I)      total 2D Cap : 4952 = (2097 H, 2855 V)
[06/03 14:41:53    457s] (I)      total 2D Demand : 1 = (0 H, 1 V)
[06/03 14:41:53    457s] (I)      #blocked GCells = 0
[06/03 14:41:53    457s] (I)      #regions = 1
[06/03 14:41:53    457s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/03 14:41:53    457s] (I)      
[06/03 14:41:53    457s] (I)      ============  Phase 1a Route ============
[06/03 14:41:53    457s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:53    457s] (I)      
[06/03 14:41:53    457s] (I)      ============  Phase 1b Route ============
[06/03 14:41:53    457s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:53    457s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[06/03 14:41:53    457s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/03 14:41:53    457s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 14:41:53    457s] (I)      
[06/03 14:41:53    457s] (I)      ============  Phase 1c Route ============
[06/03 14:41:53    457s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:53    457s] (I)      
[06/03 14:41:53    457s] (I)      ============  Phase 1d Route ============
[06/03 14:41:53    457s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:53    457s] (I)      
[06/03 14:41:53    457s] (I)      ============  Phase 1e Route ============
[06/03 14:41:53    457s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/03 14:41:53    457s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[06/03 14:41:53    457s] (I)      
[06/03 14:41:53    457s] (I)      ============  Phase 1l Route ============
[06/03 14:41:53    458s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 14:41:53    458s] (I)      Layer  3:        701        36         0          36         828    ( 4.17%) 
[06/03 14:41:53    458s] (I)      Layer  4:        880        41         0           0         864    ( 0.00%) 
[06/03 14:41:53    458s] (I)      Layer  5:        896        21         0           0         864    ( 0.00%) 
[06/03 14:41:53    458s] (I)      Layer  6:        880         7         0           0         864    ( 0.00%) 
[06/03 14:41:53    458s] (I)      Layer  7:        896         9         0           0         864    ( 0.00%) 
[06/03 14:41:53    458s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/03 14:41:53    458s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/03 14:41:53    458s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/03 14:41:53    458s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/03 14:41:53    458s] (I)      Total:          4397       114         0          94        4394    ( 2.09%) 
[06/03 14:41:53    458s] (I)      
[06/03 14:41:53    458s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 14:41:53    458s] [NR-eGR]                        OverCon            
[06/03 14:41:53    458s] [NR-eGR]                         #Gcell     %Gcell
[06/03 14:41:53    458s] [NR-eGR]        Layer             (1-0)    OverCon
[06/03 14:41:53    458s] [NR-eGR] ----------------------------------------------
[06/03 14:41:53    458s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR] ----------------------------------------------
[06/03 14:41:53    458s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/03 14:41:53    458s] [NR-eGR] 
[06/03 14:41:53    458s] (I)      Finished Global Routing ( CPU: 1.06 sec, Real: 0.25 sec, Curr Mem: 12.65 MB )
[06/03 14:41:53    458s] (I)      Updating congestion map
[06/03 14:41:53    458s] (I)      total 2D Cap : 4955 = (2097 H, 2858 V)
[06/03 14:41:53    458s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 14:41:53    458s] [NR-eGR] Finished Early Global Route kernel ( CPU: 6.16 sec, Real: 0.86 sec, Curr Mem: 12.65 MB )
[06/03 14:41:53    458s] Early Global Route congestion estimation runtime: 0.86 seconds, mem = 13122.6M
[06/03 14:41:53    458s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:6.180, REAL:0.865, MEM:13122.6M, EPOCH TIME: 1748976113.275529
[06/03 14:41:53    458s] OPERPROF: Starting HotSpotCal at level 1, MEM:13122.6M, EPOCH TIME: 1748976113.275687
[06/03 14:41:53    458s] [hotspot] +------------+---------------+---------------+
[06/03 14:41:53    458s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 14:41:53    458s] [hotspot] +------------+---------------+---------------+
[06/03 14:41:53    459s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 14:41:53    459s] [hotspot] +------------+---------------+---------------+
[06/03 14:41:53    459s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 14:41:53    459s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 14:41:53    459s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.530, REAL:0.074, MEM:13122.6M, EPOCH TIME: 1748976113.350079
[06/03 14:41:53    459s] 
[06/03 14:41:53    459s] === incrementalPlace Internal Loop 1 ===
[06/03 14:41:53    459s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/03 14:41:53    459s] UM:*                                                                   incrNP_iter_start
[06/03 14:41:53    459s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/03 14:41:53    459s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:13122.6M, EPOCH TIME: 1748976113.544732
[06/03 14:41:53    459s] Processing tracks to init pin-track alignment.
[06/03 14:41:53    459s] z: 1, totalTracks: 1
[06/03 14:41:53    459s] z: 3, totalTracks: 1
[06/03 14:41:53    459s] z: 5, totalTracks: 1
[06/03 14:41:53    459s] z: 7, totalTracks: 1
[06/03 14:41:53    459s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/03 14:41:53    459s] #spOpts: rpCkHalo=4 
[06/03 14:41:53    459s] Initializing Route Infrastructure for color support ...
[06/03 14:41:53    459s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:13122.6M, EPOCH TIME: 1748976113.545358
[06/03 14:41:53    459s] ### Add 31 auto generated vias to default rule
[06/03 14:41:53    459s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:13122.6M, EPOCH TIME: 1748976113.549806
[06/03 14:41:53    459s] Route Infrastructure Initialized for color support successfully.
[06/03 14:41:53    459s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:41:53    459s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:13122.6M, EPOCH TIME: 1748976113.558895
[06/03 14:41:53    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:53    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:41:53    459s] Processing tracks to init pin-track alignment.
[06/03 14:41:53    459s] z: 1, totalTracks: 1
[06/03 14:41:53    459s] z: 3, totalTracks: 1
[06/03 14:41:53    459s] z: 5, totalTracks: 1
[06/03 14:41:53    459s] z: 7, totalTracks: 1
[06/03 14:41:53    459s] 
[06/03 14:41:53    459s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:41:53    459s] 
[06/03 14:41:53    459s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:41:53    459s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.182, MEM:13122.6M, EPOCH TIME: 1748976113.741100
[06/03 14:41:53    459s] OPERPROF:   Starting post-place ADS at level 2, MEM:13122.6M, EPOCH TIME: 1748976113.741306
[06/03 14:41:53    459s] ADSU 0.308 -> 0.308. site 504.000 -> 504.000. GS 4.320
[06/03 14:41:53    459s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:13122.6M, EPOCH TIME: 1748976113.741791
[06/03 14:41:53    459s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:13122.6M, EPOCH TIME: 1748976113.742285
[06/03 14:41:53    459s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:13122.6M, EPOCH TIME: 1748976113.742462
[06/03 14:41:53    459s] spContextMPad 3 3.
[06/03 14:41:53    459s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:13122.6M, EPOCH TIME: 1748976113.742926
[06/03 14:41:53    459s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.001, MEM:13122.6M, EPOCH TIME: 1748976113.743287
[06/03 14:41:53    459s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:13122.6M, EPOCH TIME: 1748976113.743495
[06/03 14:41:53    459s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:13122.6M, EPOCH TIME: 1748976113.743678
[06/03 14:41:53    459s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:13122.6M, EPOCH TIME: 1748976113.743839
[06/03 14:41:53    459s] no activity file in design. spp won't run.
[06/03 14:41:53    459s] [spp] 0
[06/03 14:41:53    459s] [adp] 0:1:1:2
[06/03 14:41:53    459s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:13122.6M, EPOCH TIME: 1748976113.744077
[06/03 14:41:53    459s] SP #FI/SF FL/PI 0/0 10/0
[06/03 14:41:53    459s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.200, REAL:0.200, MEM:13122.6M, EPOCH TIME: 1748976113.744248
[06/03 14:41:53    459s] PP off. flexM 0
[06/03 14:41:53    460s] OPERPROF: Starting CDPad at level 1, MEM:13122.6M, EPOCH TIME: 1748976113.820117
[06/03 14:41:53    460s] 3DP is on.
[06/03 14:41:53    460s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[06/03 14:41:53    460s] design sh 0.371. rd 0.200
[06/03 14:41:53    460s] design sh 0.371. rd 0.200
[06/03 14:41:53    460s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/03 14:41:53    460s] design sh 0.371. rd 0.200
[06/03 14:41:53    460s] CDPadU 0.709 -> 0.378. R=0.308, N=10, GS=1.080
[06/03 14:41:53    460s] OPERPROF: Finished CDPad at level 1, CPU:0.780, REAL:0.119, MEM:13122.6M, EPOCH TIME: 1748976113.938938
[06/03 14:41:53    460s] OPERPROF: Starting InitSKP at level 1, MEM:13122.6M, EPOCH TIME: 1748976113.939149
[06/03 14:41:53    460s] no activity file in design. spp won't run.
[06/03 14:41:55    462s] no activity file in design. spp won't run.
[06/03 14:41:56    467s] *** Finished SKP initialization (cpu=0:00:06.6, real=0:00:03.0)***
[06/03 14:41:56    467s] OPERPROF: Finished InitSKP at level 1, CPU:6.560, REAL:2.270, MEM:15425.3M, EPOCH TIME: 1748976116.209385
[06/03 14:41:56    467s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/03 14:41:56    467s] no activity file in design. spp won't run.
[06/03 14:41:56    467s] OPERPROF: Starting NP-Place at level 1, MEM:15937.5M, EPOCH TIME: 1748976116.306903
[06/03 14:41:56    468s] Starting Early Global Route supply map. mem = 15937.5M
[06/03 14:41:56    468s] (I)      Initializing eGR engine (regular)
[06/03 14:41:56    468s] Set min layer with design mode ( 3 )
[06/03 14:41:56    468s] Set max layer with default ( 127 )
[06/03 14:41:56    468s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:56    468s] Min route layer (adjusted) = 3
[06/03 14:41:56    468s] Max route layer (adjusted) = 11
[06/03 14:41:56    468s] (I)      clean place blk overflow:
[06/03 14:41:56    468s] (I)      H : enabled 1.00 0
[06/03 14:41:56    468s] (I)      V : enabled 1.00 0
[06/03 14:41:56    468s] (I)      Initializing eGR engine (regular)
[06/03 14:41:56    468s] Set min layer with design mode ( 3 )
[06/03 14:41:56    468s] Set max layer with default ( 127 )
[06/03 14:41:56    468s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:41:56    468s] Min route layer (adjusted) = 3
[06/03 14:41:56    468s] Max route layer (adjusted) = 11
[06/03 14:41:56    468s] (I)      clean place blk overflow:
[06/03 14:41:56    468s] (I)      H : enabled 1.00 0
[06/03 14:41:56    468s] (I)      V : enabled 1.00 0
[06/03 14:41:56    468s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 15.41 MB )
[06/03 14:41:56    468s] (I)      Running eGR Regular flow
[06/03 14:41:56    468s] (I)      # wire layers (front) : 12
[06/03 14:41:56    468s] (I)      # wire layers (back)  : 0
[06/03 14:41:56    468s] (I)      min wire layer : 1
[06/03 14:41:56    468s] (I)      max wire layer : 11
[06/03 14:41:56    468s] (I)      # cut layers (front) : 11
[06/03 14:41:56    468s] (I)      # cut layers (back)  : 0
[06/03 14:41:56    468s] (I)      min cut layer : 1
[06/03 14:41:56    468s] (I)      max cut layer : 10
[06/03 14:41:56    468s] (I)      ================================== Layers ===================================
[06/03 14:41:56    468s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:56    468s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/03 14:41:56    468s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:56    468s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/03 14:41:56    468s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/03 14:41:56    468s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:56    468s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:56    468s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:56    468s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:56    468s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:41:56    468s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/03 14:41:56    468s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:56    468s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:41:56    468s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/03 14:41:56    468s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:56    468s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/03 14:41:56    468s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/03 14:41:56    468s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:41:57    475s] Finished Early Global Route supply map. mem = 15969.5M
[06/03 14:41:57    478s] SKP will use view:
[06/03 14:41:57    478s]   view_slow_mission
[06/03 14:41:58    478s] Iteration  4: Total net bbox = 1.121e+02 (3.86e+01 7.35e+01)
[06/03 14:41:58    478s]               Est.  stn bbox = 1.121e+02 (3.86e+01 7.35e+01)
[06/03 14:41:58    478s]               cpu = 0:00:10.9 real = 0:00:02.0 mem = 16417.1M
[06/03 14:41:58    479s] OPERPROF: Finished NP-Place at level 1, CPU:11.100, REAL:1.774, MEM:15936.9M, EPOCH TIME: 1748976118.080653
[06/03 14:41:58    479s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[06/03 14:41:58    479s] MH packer: No MH instances from GP
[06/03 14:41:58    479s] 0 (out of 0) MH cells were successfully legalized.
[06/03 14:41:58    479s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=15936.9M, DRC: 0)
[06/03 14:41:58    479s] no activity file in design. spp won't run.
[06/03 14:41:58    479s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/03 14:41:58    479s] no activity file in design. spp won't run.
[06/03 14:41:58    479s] OPERPROF: Starting NP-Place at level 1, MEM:16417.1M, EPOCH TIME: 1748976118.170483
[06/03 14:41:58    483s] Iteration  5: Total net bbox = 1.193e+02 (4.78e+01 7.15e+01)
[06/03 14:41:58    483s]               Est.  stn bbox = 1.193e+02 (4.78e+01 7.15e+01)
[06/03 14:41:58    483s]               cpu = 0:00:03.8 real = 0:00:00.0 mem = 16929.2M
[06/03 14:41:59    483s] OPERPROF: Finished NP-Place at level 1, CPU:4.010, REAL:0.831, MEM:16449.1M, EPOCH TIME: 1748976119.001393
[06/03 14:41:59    483s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[06/03 14:41:59    483s] MH packer: No MH instances from GP
[06/03 14:41:59    483s] 0 (out of 0) MH cells were successfully legalized.
[06/03 14:41:59    483s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=16449.1M, DRC: 0)
[06/03 14:41:59    483s] no activity file in design. spp won't run.
[06/03 14:41:59    483s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/03 14:41:59    483s] no activity file in design. spp won't run.
[06/03 14:41:59    484s] OPERPROF: Starting NP-Place at level 1, MEM:16929.2M, EPOCH TIME: 1748976119.166351
[06/03 14:42:00    489s] Iteration  6: Total net bbox = 1.230e+02 (4.95e+01 7.35e+01)
[06/03 14:42:00    489s]               Est.  stn bbox = 1.230e+02 (4.95e+01 7.35e+01)
[06/03 14:42:00    489s]               cpu = 0:00:04.7 real = 0:00:01.0 mem = 17441.3M
[06/03 14:42:00    489s] OPERPROF: Finished NP-Place at level 1, CPU:4.900, REAL:1.010, MEM:16961.2M, EPOCH TIME: 1748976120.175902
[06/03 14:42:00    489s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[06/03 14:42:00    489s] MH packer: No MH instances from GP
[06/03 14:42:00    489s] 0 (out of 0) MH cells were successfully legalized.
[06/03 14:42:00    489s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=16961.2M, DRC: 0)
[06/03 14:42:00    489s] no activity file in design. spp won't run.
[06/03 14:42:00    489s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/03 14:42:00    489s] no activity file in design. spp won't run.
[06/03 14:42:00    490s] OPERPROF: Starting NP-Place at level 1, MEM:17441.3M, EPOCH TIME: 1748976120.265819
[06/03 14:42:00    490s] GP RA stats: MHOnly 0 nrInst 10 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/03 14:42:00    493s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:19489.8M, EPOCH TIME: 1748976120.929174
[06/03 14:42:00    493s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.001, MEM:19489.8M, EPOCH TIME: 1748976120.929777
[06/03 14:42:00    494s] Iteration  7: Total net bbox = 1.149e+02 (4.04e+01 7.44e+01)
[06/03 14:42:00    494s]               Est.  stn bbox = 1.149e+02 (4.04e+01 7.44e+01)
[06/03 14:42:00    494s]               cpu = 0:00:03.6 real = 0:00:00.0 mem = 17985.4M
[06/03 14:42:01    494s] OPERPROF: Finished NP-Place at level 1, CPU:4.160, REAL:0.781, MEM:17473.3M, EPOCH TIME: 1748976121.047102
[06/03 14:42:01    494s] Legalizing MH Cells... 0 / 0 (level 5) on adder
[06/03 14:42:01    494s] MH packer: No MH instances from GP
[06/03 14:42:01    494s] 0 (out of 0) MH cells were successfully legalized.
[06/03 14:42:01    494s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=17473.3M, DRC: 0)
[06/03 14:42:01    494s] Move report: Timing Driven Placement moves 9 insts, mean move: 0.38 um, max move: 1.14 um 
[06/03 14:42:01    494s] 	Max move on inst (U2): (5.45, 2.04) --> (4.85, 1.50)
[06/03 14:42:01    494s] no activity file in design. spp won't run.
[06/03 14:42:01    494s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:17473.3M, EPOCH TIME: 1748976121.051272
[06/03 14:42:01    494s] Saved padding area to DB
[06/03 14:42:01    494s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:17473.3M, EPOCH TIME: 1748976121.052023
[06/03 14:42:01    494s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.001, MEM:17473.3M, EPOCH TIME: 1748976121.052561
[06/03 14:42:01    494s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:17473.3M, EPOCH TIME: 1748976121.053069
[06/03 14:42:01    494s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/03 14:42:01    494s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:17473.3M, EPOCH TIME: 1748976121.053780
[06/03 14:42:01    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:42:01    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:01    494s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.020, REAL:0.014, MEM:17473.3M, EPOCH TIME: 1748976121.065601
[06/03 14:42:01    494s] 
[06/03 14:42:01    494s] Finished Incremental Placement (cpu=0:00:35.5, real=0:00:08.0, mem=17473.3M)
[06/03 14:42:01    494s] CongRepair sets shifter mode to gplace
[06/03 14:42:01    494s] TDRefine: refinePlace mode is spiral
[06/03 14:42:01    494s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:17473.3M, EPOCH TIME: 1748976121.066362
[06/03 14:42:01    494s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:17473.3M, EPOCH TIME: 1748976121.066594
[06/03 14:42:01    494s] OPERPROF:     Starting DPlace-Init at level 3, MEM:17473.3M, EPOCH TIME: 1748976121.066865
[06/03 14:42:01    494s] Processing tracks to init pin-track alignment.
[06/03 14:42:01    494s] z: 1, totalTracks: 1
[06/03 14:42:01    494s] z: 3, totalTracks: 1
[06/03 14:42:01    494s] z: 5, totalTracks: 1
[06/03 14:42:01    494s] z: 7, totalTracks: 1
[06/03 14:42:01    494s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/03 14:42:01    494s] #spOpts: rpCkHalo=4 
[06/03 14:42:01    494s] Initializing Route Infrastructure for color support ...
[06/03 14:42:01    494s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:17473.3M, EPOCH TIME: 1748976121.068371
[06/03 14:42:01    494s] ### Add 31 auto generated vias to default rule
[06/03 14:42:01    494s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.005, MEM:17473.3M, EPOCH TIME: 1748976121.073045
[06/03 14:42:01    494s] Route Infrastructure Initialized for color support successfully.
[06/03 14:42:01    494s] Cell adder LLGs are deleted
[06/03 14:42:01    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:01    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:01    494s] # Building adder llgBox search-tree.
[06/03 14:42:01    494s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:42:01    494s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:17473.3M, EPOCH TIME: 1748976121.083247
[06/03 14:42:01    494s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:01    494s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:01    494s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:17473.3M, EPOCH TIME: 1748976121.084140
[06/03 14:42:01    494s] Max number of tech site patterns supported in site array is 256.
[06/03 14:42:01    494s] Core basic site is GF22_DST
[06/03 14:42:01    497s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:42:01    497s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:42:01    497s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:42:01    497s] SiteArray: use 20,480 bytes
[06/03 14:42:01    497s] SiteArray: current memory after site array memory allocation 17473.3M
[06/03 14:42:01    497s] SiteArray: FP blocked sites are writable
[06/03 14:42:01    497s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:42:01    497s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:17473.3M, EPOCH TIME: 1748976121.568888
[06/03 14:42:01    499s] Process 317 wires and vias for routing blockage analysis
[06/03 14:42:01    499s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.100, REAL:0.275, MEM:17473.3M, EPOCH TIME: 1748976121.844313
[06/03 14:42:01    499s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:42:01    499s] Atter site array init, number of instance map data is 0.
[06/03 14:42:01    499s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.690, REAL:0.763, MEM:17473.3M, EPOCH TIME: 1748976121.847244
[06/03 14:42:01    499s] 
[06/03 14:42:01    499s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:42:01    499s] 
[06/03 14:42:01    499s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:01    499s] OPERPROF:         Starting CMU at level 5, MEM:17473.3M, EPOCH TIME: 1748976121.850644
[06/03 14:42:01    499s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:17473.3M, EPOCH TIME: 1748976121.851560
[06/03 14:42:01    499s] 
[06/03 14:42:01    499s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:42:01    499s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.700, REAL:0.769, MEM:17473.3M, EPOCH TIME: 1748976121.851978
[06/03 14:42:01    499s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:17473.3M, EPOCH TIME: 1748976121.852244
[06/03 14:42:01    499s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.002, MEM:17473.3M, EPOCH TIME: 1748976121.853775
[06/03 14:42:01    499s] [CPU] DPlace-Init (cpu=0:00:04.7, real=0:00:00.0, mem=17473.3MB).
[06/03 14:42:01    499s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.730, REAL:0.788, MEM:17473.3M, EPOCH TIME: 1748976121.854406
[06/03 14:42:01    499s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:4.730, REAL:0.788, MEM:17473.3M, EPOCH TIME: 1748976121.854627
[06/03 14:42:01    499s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.68011.3
[06/03 14:42:01    499s] OPERPROF:   Starting Refine-Place at level 2, MEM:17473.3M, EPOCH TIME: 1748976121.855023
[06/03 14:42:01    499s] *** Starting refinePlace (0:08:20 mem=17473.3M) ***
[06/03 14:42:01    499s] Total net bbox length = 1.114e+02 (3.624e+01 7.513e+01) (ext = 9.837e+01)
[06/03 14:42:01    499s] 
[06/03 14:42:01    499s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:42:01    499s] 
[06/03 14:42:01    499s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:01    499s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:17473.3M, EPOCH TIME: 1748976121.855928
[06/03 14:42:01    499s] # Found 0 legal fixed insts to color.
[06/03 14:42:01    499s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:17473.3M, EPOCH TIME: 1748976121.856196
[06/03 14:42:01    499s] **WARN: (IMPSP-2041):	Found 284 fixed insts that could not be colored.
[06/03 14:42:01    499s] Type 'man IMPSP-2041' for more detail.
[06/03 14:42:01    499s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:17473.3M, EPOCH TIME: 1748976121.856667
[06/03 14:42:01    499s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:42:01    499s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.001, MEM:17473.3M, EPOCH TIME: 1748976121.857171
[06/03 14:42:01    499s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 14:42:01    499s] Set min layer with design mode ( 3 )
[06/03 14:42:01    499s] Set max layer with default ( 127 )
[06/03 14:42:01    499s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:42:01    499s] Min route layer (adjusted) = 3
[06/03 14:42:01    499s] Max route layer (adjusted) = 11
[06/03 14:42:01    499s] Set min layer with design mode ( 3 )
[06/03 14:42:01    499s] Set max layer with default ( 127 )
[06/03 14:42:01    499s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:42:01    499s] Min route layer (adjusted) = 3
[06/03 14:42:01    499s] Max route layer (adjusted) = 11
[06/03 14:42:01    499s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:17473.3M, EPOCH TIME: 1748976121.864516
[06/03 14:42:01    499s] Starting refinePlace ...
[06/03 14:42:01    499s] Set min layer with design mode ( 3 )
[06/03 14:42:01    499s] Set max layer with default ( 127 )
[06/03 14:42:01    499s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:42:01    499s] Min route layer (adjusted) = 3
[06/03 14:42:01    499s] Max route layer (adjusted) = 11
[06/03 14:42:01    499s] Set min layer with design mode ( 3 )
[06/03 14:42:01    499s] Set max layer with default ( 127 )
[06/03 14:42:01    499s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:42:01    499s] Min route layer (adjusted) = 3
[06/03 14:42:01    499s] Max route layer (adjusted) = 11
[06/03 14:42:01    499s] DDP initSite1 nrRow 14 nrJob 14
[06/03 14:42:01    499s] DDP markSite nrRow 14 nrJob 14
[06/03 14:42:01    499s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/03 14:42:01    499s] ** Cut row section cpu time 0:00:00.0.
[06/03 14:42:01    499s]  ** Cut row section real time 0:00:00.0.
[06/03 14:42:01    499s]    Spread Effort: high, pre-route mode, useDDP on.
[06/03 14:42:02    501s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.3, real=0:00:01.0, mem=17441.3MB) @(0:08:20 - 0:08:23).
[06/03 14:42:02    501s] Move report: preRPlace moves 9 insts, mean move: 0.03 um, max move: 0.04 um 
[06/03 14:42:02    501s] 	Max move on inst (intadd_0/U8): (4.49, 2.58) --> (4.52, 2.58)
[06/03 14:42:02    501s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/03 14:42:02    501s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:17441.3M, EPOCH TIME: 1748976122.210762
[06/03 14:42:02    501s] Tweakage: fix icg 0, fix clk 0.
[06/03 14:42:02    501s] Tweakage: density cost 0, scale 0.4.
[06/03 14:42:02    501s] Tweakage: activity cost 0, scale 1.0.
[06/03 14:42:02    501s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:18977.7M, EPOCH TIME: 1748976122.263369
[06/03 14:42:02    501s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:18977.7M, EPOCH TIME: 1748976122.270897
[06/03 14:42:02    501s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:42:02    501s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:42:02    501s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:42:02    501s] Tweakage perm 0 insts, flip 0 insts.
[06/03 14:42:02    501s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.020, REAL:0.005, MEM:18977.7M, EPOCH TIME: 1748976122.275744
[06/03 14:42:02    501s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.030, REAL:0.013, MEM:18977.7M, EPOCH TIME: 1748976122.276305
[06/03 14:42:02    502s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.770, REAL:0.084, MEM:17473.3M, EPOCH TIME: 1748976122.295220
[06/03 14:42:02    502s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/03 14:42:02    502s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:00.0, mem=17473.3mb) @(0:08:23 - 0:08:23).
[06/03 14:42:02    502s] 
[06/03 14:42:02    502s]  === Spiral for Logical I: (movable: 10) ===
[06/03 14:42:02    502s] 
[06/03 14:42:02    502s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/03 14:42:02    503s] 
[06/03 14:42:02    503s]  Info: 0 filler has been deleted!
[06/03 14:42:02    503s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/03 14:42:02    503s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/03 14:42:02    503s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/03 14:42:02    503s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=17441.3MB) @(0:08:23 - 0:08:24).
[06/03 14:42:02    503s] Move report: Detail placement moves 9 insts, mean move: 0.03 um, max move: 0.04 um 
[06/03 14:42:02    503s] 	Max move on inst (intadd_0/U8): (4.49, 2.58) --> (4.52, 2.58)
[06/03 14:42:02    503s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:01.0 MEM: 17441.3MB
[06/03 14:42:02    503s] Statistics of distance of Instance movement in refine placement:
[06/03 14:42:02    503s]   maximum (X+Y) =         0.04 um
[06/03 14:42:02    503s]   inst (intadd_0/U8) with max move: (4.485, 2.582) -> (4.524, 2.58)
[06/03 14:42:02    503s]   mean    (X+Y) =         0.03 um
[06/03 14:42:02    503s] Total instances flipped for legalization: 1
[06/03 14:42:02    503s] Summary Report:
[06/03 14:42:02    503s] Instances move: 9 (out of 10 movable)
[06/03 14:42:02    503s] Instances flipped: 1
[06/03 14:42:02    503s] Mean displacement: 0.03 um
[06/03 14:42:02    503s] Max displacement: 0.04 um (Instance: intadd_0/U8) (4.485, 2.582) -> (4.524, 2.58)
[06/03 14:42:02    503s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/03 14:42:02    503s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/03 14:42:02    503s] Total instances moved : 9
[06/03 14:42:02    503s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:3.730, REAL:0.532, MEM:17441.3M, EPOCH TIME: 1748976122.396659
[06/03 14:42:02    503s] Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
[06/03 14:42:02    503s] Runtime: CPU: 0:00:03.7 REAL: 0:00:01.0 MEM: 17441.3MB
[06/03 14:42:02    503s] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:01.0, mem=17441.3MB) @(0:08:20 - 0:08:24).
[06/03 14:42:02    503s] *** Finished refinePlace (0:08:24 mem=17441.3M) ***
[06/03 14:42:02    503s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.68011.3
[06/03 14:42:02    503s] OPERPROF:   Finished Refine-Place at level 2, CPU:3.730, REAL:0.543, MEM:17441.3M, EPOCH TIME: 1748976122.397587
[06/03 14:42:02    503s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:17441.3M, EPOCH TIME: 1748976122.397893
[06/03 14:42:02    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:42:02    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:02    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:02    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:02    503s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.007, MEM:17438.3M, EPOCH TIME: 1748976122.404846
[06/03 14:42:02    503s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:8.480, REAL:1.339, MEM:17438.3M, EPOCH TIME: 1748976122.405047
[06/03 14:42:02    503s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:17438.3M, EPOCH TIME: 1748976122.405335
[06/03 14:42:02    503s] Starting Early Global Route congestion estimation: mem = 17438.3M
[06/03 14:42:02    503s] (I)      Initializing eGR engine (regular)
[06/03 14:42:02    503s] Set min layer with design mode ( 3 )
[06/03 14:42:02    503s] Set max layer with default ( 127 )
[06/03 14:42:02    503s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:42:02    503s] Min route layer (adjusted) = 3
[06/03 14:42:02    503s] Max route layer (adjusted) = 11
[06/03 14:42:02    503s] (I)      clean place blk overflow:
[06/03 14:42:02    503s] (I)      H : enabled 1.00 0
[06/03 14:42:02    503s] (I)      V : enabled 1.00 0
[06/03 14:42:02    503s] (I)      Initializing eGR engine (regular)
[06/03 14:42:02    503s] Set min layer with design mode ( 3 )
[06/03 14:42:02    503s] Set max layer with default ( 127 )
[06/03 14:42:02    503s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:42:02    503s] Min route layer (adjusted) = 3
[06/03 14:42:02    503s] Max route layer (adjusted) = 11
[06/03 14:42:02    503s] (I)      clean place blk overflow:
[06/03 14:42:02    503s] (I)      H : enabled 1.00 0
[06/03 14:42:02    503s] (I)      V : enabled 1.00 0
[06/03 14:42:02    503s] (I)      Started Early Global Route kernel ( Curr Mem: 16.82 MB )
[06/03 14:42:02    503s] (I)      Running eGR Regular flow
[06/03 14:42:02    503s] (I)      # wire layers (front) : 12
[06/03 14:42:02    503s] (I)      # wire layers (back)  : 0
[06/03 14:42:02    503s] (I)      min wire layer : 1
[06/03 14:42:02    503s] (I)      max wire layer : 11
[06/03 14:42:02    503s] (I)      # cut layers (front) : 11
[06/03 14:42:02    503s] (I)      # cut layers (back)  : 0
[06/03 14:42:02    503s] (I)      min cut layer : 1
[06/03 14:42:02    503s] (I)      max cut layer : 10
[06/03 14:42:02    503s] (I)      ================================== Layers ===================================
[06/03 14:42:02    503s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:42:02    503s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/03 14:42:02    503s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:42:02    503s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/03 14:42:02    503s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/03 14:42:02    503s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:42:02    503s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:42:02    503s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:42:02    503s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:42:02    503s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/03 14:42:02    503s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/03 14:42:02    503s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:42:02    503s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/03 14:42:02    503s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/03 14:42:02    503s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:42:02    503s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/03 14:42:02    503s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/03 14:42:02    503s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/03 14:42:02    503s] (I)      Started Import and model ( Curr Mem: 16.82 MB )
[06/03 14:42:02    503s] (I)      == Non-default Options ==
[06/03 14:42:02    503s] (I)      Maximum routing layer                              : 11
[06/03 14:42:02    503s] (I)      Minimum routing layer                              : 3
[06/03 14:42:02    503s] (I)      Top routing layer                                  : 11
[06/03 14:42:02    503s] (I)      Bottom routing layer                               : 3
[06/03 14:42:02    503s] (I)      Number of threads                                  : 96
[06/03 14:42:02    503s] (I)      Route tie net to shape                             : auto
[06/03 14:42:02    503s] (I)      Use non-blocking free Dbs wires                    : false
[06/03 14:42:02    503s] (I)      Method to set GCell size                           : row
[06/03 14:42:02    503s] (I)      Tie hi/lo max distance                             : 5.400000
[06/03 14:42:02    503s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/03 14:42:02    503s] (I)      ============== Pin Summary ==============
[06/03 14:42:02    503s] (I)      +-------+--------+---------+------------+
[06/03 14:42:02    503s] (I)      | Layer | # pins | % total |      Group |
[06/03 14:42:02    503s] (I)      +-------+--------+---------+------------+
[06/03 14:42:02    503s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/03 14:42:02    503s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/03 14:42:02    503s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/03 14:42:02    503s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/03 14:42:02    503s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/03 14:42:02    503s] (I)      |     6 |      0 |    0.00 |      Other |
[06/03 14:42:02    503s] (I)      |     7 |      0 |    0.00 |      Other |
[06/03 14:42:02    503s] (I)      |     8 |      0 |    0.00 |      Other |
[06/03 14:42:02    503s] (I)      |     9 |      0 |    0.00 |      Other |
[06/03 14:42:02    503s] (I)      |    10 |      0 |    0.00 |      Other |
[06/03 14:42:02    503s] (I)      |    11 |      0 |    0.00 |      Other |
[06/03 14:42:02    503s] (I)      +-------+--------+---------+------------+
[06/03 14:42:02    503s] (I)      Use row-based GCell size
[06/03 14:42:02    503s] (I)      Use row-based GCell align
[06/03 14:42:02    503s] (I)      layer 0 area = 6400
[06/03 14:42:02    503s] (I)      layer 1 area = 8800
[06/03 14:42:02    503s] (I)      layer 2 area = 11000
[06/03 14:42:02    503s] (I)      layer 3 area = 11000
[06/03 14:42:02    503s] (I)      layer 4 area = 11000
[06/03 14:42:02    503s] (I)      layer 5 area = 11000
[06/03 14:42:02    503s] (I)      layer 6 area = 11000
[06/03 14:42:02    503s] (I)      layer 7 area = 810000
[06/03 14:42:02    503s] (I)      layer 8 area = 2000000
[06/03 14:42:02    503s] (I)      layer 9 area = 2000000
[06/03 14:42:02    503s] (I)      layer 10 area = 0
[06/03 14:42:02    503s] (I)      GCell unit size   : 540
[06/03 14:42:02    503s] (I)      GCell multiplier  : 1
[06/03 14:42:02    503s] (I)      GCell row height  : 540
[06/03 14:42:02    503s] (I)      Actual row height : 540
[06/03 14:42:02    503s] (I)      GCell align ref   : 1044 960
[06/03 14:42:02    503s] [NR-eGR] Track table information for default rule: 
[06/03 14:42:02    503s] [NR-eGR] M1 has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] M2 has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] C1 has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] C2 has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] C3 has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] C4 has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] C5 has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] JA has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] QA has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] QB has single uniform track structure
[06/03 14:42:02    503s] [NR-eGR] LB has single uniform track structure
[06/03 14:42:02    503s] (I)      ========================= Default via ==========================
[06/03 14:42:02    503s] (I)      +----+------------------+--------------------------------------+
[06/03 14:42:02    503s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/03 14:42:02    503s] (I)      +----+------------------+--------------------------------------+
[06/03 14:42:02    503s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/03 14:42:02    503s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/03 14:42:02    503s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/03 14:42:02    503s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/03 14:42:02    503s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/03 14:42:02    503s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/03 14:42:02    503s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/03 14:42:02    503s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/03 14:42:02    503s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/03 14:42:02    503s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/03 14:42:02    503s] (I)      +----+------------------+--------------------------------------+
[06/03 14:42:02    503s] (I)      Design has 0 placement macros with 0 shapes. 
[06/03 14:42:03    514s] [NR-eGR] Read 0 PG shapes
[06/03 14:42:03    514s] [NR-eGR] Read 0 clock shapes
[06/03 14:42:03    514s] [NR-eGR] Read 0 other shapes
[06/03 14:42:03    514s] [NR-eGR] #Routing Blockages  : 0
[06/03 14:42:03    514s] [NR-eGR] #Instance Blockages : 8
[06/03 14:42:03    514s] [NR-eGR] #PG Blockages       : 0
[06/03 14:42:03    514s] [NR-eGR] #Halo Blockages     : 0
[06/03 14:42:03    514s] [NR-eGR] #Boundary Blockages : 0
[06/03 14:42:03    514s] [NR-eGR] #Clock Blockages    : 0
[06/03 14:42:03    514s] [NR-eGR] #Other Blockages    : 0
[06/03 14:42:03    514s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/03 14:42:03    514s] (I)      Custom ignore net properties:
[06/03 14:42:03    514s] (I)      1 : NotLegal
[06/03 14:42:03    514s] (I)      Default ignore net properties:
[06/03 14:42:03    514s] (I)      1 : Special
[06/03 14:42:03    514s] (I)      2 : Analog
[06/03 14:42:03    514s] (I)      3 : Fixed
[06/03 14:42:03    514s] (I)      4 : Skipped
[06/03 14:42:03    514s] (I)      5 : MixedSignal
[06/03 14:42:03    514s] (I)      Prerouted net properties:
[06/03 14:42:03    514s] (I)      1 : NotLegal
[06/03 14:42:03    514s] (I)      2 : Special
[06/03 14:42:03    514s] (I)      3 : Analog
[06/03 14:42:03    514s] (I)      4 : Fixed
[06/03 14:42:03    514s] (I)      5 : Skipped
[06/03 14:42:03    514s] (I)      6 : MixedSignal
[06/03 14:42:03    514s] [NR-eGR] Early global route reroute all routable nets
[06/03 14:42:03    514s] [NR-eGR] #prerouted nets         : 0
[06/03 14:42:03    514s] [NR-eGR] #prerouted special nets : 0
[06/03 14:42:03    514s] [NR-eGR] #prerouted wires        : 0
[06/03 14:42:03    514s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/03 14:42:03    514s] (I)        Front-side 36 ( ignored 0 )
[06/03 14:42:03    514s] (I)        Back-side  0 ( ignored 0 )
[06/03 14:42:03    514s] (I)        Both-side  0 ( ignored 0 )
[06/03 14:42:03    514s] (I)      Reading macro buffers
[06/03 14:42:03    514s] (I)      Number of macros with buffers: 0
[06/03 14:42:03    514s] (I)      early_global_route_priority property id does not exist.
[06/03 14:42:03    514s] (I)      Setting up GCell size
[06/03 14:42:03    514s] (I)      Base Grid  :    18 x    18
[06/03 14:42:03    514s] (I)      Final Grid :     9 x     9
[06/03 14:42:03    514s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/03 14:42:03    514s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/03 14:42:03    514s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/03 14:42:03    514s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/03 14:42:03    514s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/03 14:42:03    514s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/03 14:42:03    514s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/03 14:42:03    514s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/03 14:42:03    514s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/03 14:42:03    514s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/03 14:42:03    514s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/03 14:42:03    514s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/03 14:42:03    514s] (I)      Track adjustment: Reducing 111 tracks (12.00%) for Layer3
[06/03 14:42:03    514s] (I)      Number of ignored nets                =      0
[06/03 14:42:03    514s] (I)      Number of connected nets              =      0
[06/03 14:42:03    514s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/03 14:42:03    514s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/03 14:42:03    514s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/03 14:42:03    514s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/03 14:42:03    514s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/03 14:42:03    514s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/03 14:42:03    514s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/03 14:42:03    514s] (I)      Ndr track 0 does not exist
[06/03 14:42:03    514s] (I)      ---------------------Grid Graph Info--------------------
[06/03 14:42:03    514s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/03 14:42:03    514s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/03 14:42:03    514s] (I)      Site width          :   116  (dbu)
[06/03 14:42:03    514s] (I)      Row height          :   540  (dbu)
[06/03 14:42:03    514s] (I)      GCell row height    :   540  (dbu)
[06/03 14:42:03    514s] (I)      GCell width         :  1080  (dbu)
[06/03 14:42:03    514s] (I)      GCell height        :  1080  (dbu)
[06/03 14:42:03    514s] (I)      Grid                :     9     9    11
[06/03 14:42:03    514s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/03 14:42:03    514s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/03 14:42:03    514s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/03 14:42:03    514s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/03 14:42:03    514s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/03 14:42:03    514s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:42:03    514s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/03 14:42:03    514s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/03 14:42:03    514s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/03 14:42:03    514s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/03 14:42:03    514s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/03 14:42:03    514s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/03 14:42:03    514s] (I)      --------------------------------------------------------
[06/03 14:42:03    514s] 
[06/03 14:42:03    514s] [NR-eGR] ============ Routing rule table ============
[06/03 14:42:03    514s] [NR-eGR] Rule id: 0  Nets: 36
[06/03 14:42:03    514s] [NR-eGR] ========================================
[06/03 14:42:03    514s] [NR-eGR] 
[06/03 14:42:03    514s] (I)      ======== NDR :  =========
[06/03 14:42:03    514s] (I)      +--------------+--------+
[06/03 14:42:03    514s] (I)      |           ID |      0 |
[06/03 14:42:03    514s] (I)      |         Name |        |
[06/03 14:42:03    514s] (I)      |      Default |    yes |
[06/03 14:42:03    514s] (I)      |  Clk Special |     no |
[06/03 14:42:03    514s] (I)      | Hard spacing |     no |
[06/03 14:42:03    514s] (I)      |    NDR track | (none) |
[06/03 14:42:03    514s] (I)      |      NDR via | (none) |
[06/03 14:42:03    514s] (I)      |  Extra space |      0 |
[06/03 14:42:03    514s] (I)      |      Shields |      0 |
[06/03 14:42:03    514s] (I)      |   Demand (H) |      1 |
[06/03 14:42:03    514s] (I)      |   Demand (V) |      1 |
[06/03 14:42:03    514s] (I)      |        #Nets |     36 |
[06/03 14:42:03    514s] (I)      +--------------+--------+
[06/03 14:42:03    514s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:42:03    514s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/03 14:42:03    514s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:42:03    514s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:42:03    514s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:42:03    514s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:42:03    514s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:42:03    514s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/03 14:42:03    514s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/03 14:42:03    514s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:42:04    514s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/03 14:42:04    514s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/03 14:42:04    514s] (I)      +-------------------------------------------------------------------------------------+
[06/03 14:42:04    514s] (I)      =============== Blocked Tracks ===============
[06/03 14:42:04    514s] (I)      +-------+---------+----------+---------------+
[06/03 14:42:04    514s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/03 14:42:04    514s] (I)      +-------+---------+----------+---------------+
[06/03 14:42:04    514s] (I)      |     1 |       0 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      |     2 |       0 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      |     3 |    1008 |      145 |        14.38% |
[06/03 14:42:04    514s] (I)      |     4 |     990 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      |     6 |     990 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      |     8 |      90 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      |     9 |      27 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      |    10 |      27 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      |    11 |      18 |        0 |         0.00% |
[06/03 14:42:04    514s] (I)      +-------+---------+----------+---------------+
[06/03 14:42:04    514s] (I)      Finished Import and model ( CPU: 11.51 sec, Real: 1.51 sec, Curr Mem: 16.85 MB )
[06/03 14:42:04    514s] (I)      Reset routing kernel
[06/03 14:42:04    514s] (I)      Started Global Routing ( Curr Mem: 16.85 MB )
[06/03 14:42:04    514s] (I)      totalPins=75  totalGlobalPin=72 (96.00%)
[06/03 14:42:04    514s] (I)      ================= Net Group Info =================
[06/03 14:42:04    514s] (I)      +----+----------------+--------------+-----------+
[06/03 14:42:04    514s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/03 14:42:04    514s] (I)      +----+----------------+--------------+-----------+
[06/03 14:42:04    514s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/03 14:42:04    514s] (I)      +----+----------------+--------------+-----------+
[06/03 14:42:04    514s] (I)      total 2D Cap : 4953 = (2097 H, 2856 V)
[06/03 14:42:04    514s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[06/03 14:42:04    514s] (I)      #blocked GCells = 0
[06/03 14:42:04    514s] (I)      #regions = 1
[06/03 14:42:04    514s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/03 14:42:04    514s] (I)      
[06/03 14:42:04    514s] (I)      ============  Phase 1a Route ============
[06/03 14:42:04    514s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/03 14:42:04    514s] (I)      
[06/03 14:42:04    514s] (I)      ============  Phase 1b Route ============
[06/03 14:42:04    514s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/03 14:42:04    514s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.036800e+02um
[06/03 14:42:04    514s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/03 14:42:04    514s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/03 14:42:04    514s] (I)      
[06/03 14:42:04    514s] (I)      ============  Phase 1c Route ============
[06/03 14:42:04    514s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/03 14:42:04    514s] (I)      
[06/03 14:42:04    514s] (I)      ============  Phase 1d Route ============
[06/03 14:42:04    514s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/03 14:42:04    514s] (I)      
[06/03 14:42:04    514s] (I)      ============  Phase 1e Route ============
[06/03 14:42:04    514s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/03 14:42:04    514s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.036800e+02um
[06/03 14:42:04    514s] (I)      
[06/03 14:42:04    514s] (I)      ============  Phase 1l Route ============
[06/03 14:42:04    515s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/03 14:42:04    515s] (I)      Layer  3:        703        38         1          36         828    ( 4.17%) 
[06/03 14:42:04    515s] (I)      Layer  4:        880        41         0           0         864    ( 0.00%) 
[06/03 14:42:04    515s] (I)      Layer  5:        896        19         0           0         864    ( 0.00%) 
[06/03 14:42:04    515s] (I)      Layer  6:        880         7         0           0         864    ( 0.00%) 
[06/03 14:42:04    515s] (I)      Layer  7:        896         8         0           0         864    ( 0.00%) 
[06/03 14:42:04    515s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/03 14:42:04    515s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/03 14:42:04    515s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/03 14:42:04    515s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/03 14:42:04    515s] (I)      Total:          4399       113         1          94        4394    ( 2.09%) 
[06/03 14:42:04    515s] (I)      
[06/03 14:42:04    515s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/03 14:42:04    515s] [NR-eGR]                        OverCon            
[06/03 14:42:04    515s] [NR-eGR]                         #Gcell     %Gcell
[06/03 14:42:04    515s] [NR-eGR]        Layer               (1)    OverCon
[06/03 14:42:04    515s] [NR-eGR] ----------------------------------------------
[06/03 14:42:04    515s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR]      C1 ( 3)         1( 1.43%)   ( 1.43%) 
[06/03 14:42:04    515s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/03 14:42:04    515s] [NR-eGR] ----------------------------------------------
[06/03 14:42:04    515s] [NR-eGR]        Total         1( 0.20%)   ( 0.20%) 
[06/03 14:42:04    515s] [NR-eGR] 
[06/03 14:42:04    515s] (I)      Finished Global Routing ( CPU: 1.22 sec, Real: 0.26 sec, Curr Mem: 16.85 MB )
[06/03 14:42:04    515s] (I)      Updating congestion map
[06/03 14:42:04    515s] (I)      total 2D Cap : 4958 = (2097 H, 2861 V)
[06/03 14:42:04    515s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/03 14:42:04    515s] [NR-eGR] Finished Early Global Route kernel ( CPU: 12.83 sec, Real: 1.86 sec, Curr Mem: 16.85 MB )
[06/03 14:42:04    515s] Early Global Route congestion estimation runtime: 1.87 seconds, mem = 17470.3M
[06/03 14:42:04    515s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:12.830, REAL:1.872, MEM:17470.3M, EPOCH TIME: 1748976124.277810
[06/03 14:42:04    515s] OPERPROF: Starting HotSpotCal at level 1, MEM:17470.3M, EPOCH TIME: 1748976124.277989
[06/03 14:42:04    515s] [hotspot] +------------+---------------+---------------+
[06/03 14:42:04    515s] [hotspot] |            |   max hotspot | total hotspot |
[06/03 14:42:04    515s] [hotspot] +------------+---------------+---------------+
[06/03 14:42:04    516s] [hotspot] | normalized |          0.00 |          0.00 |
[06/03 14:42:04    516s] [hotspot] +------------+---------------+---------------+
[06/03 14:42:04    516s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/03 14:42:04    516s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/03 14:42:04    516s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.830, REAL:0.070, MEM:17470.3M, EPOCH TIME: 1748976124.348026
[06/03 14:42:04    516s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:17470.3M, EPOCH TIME: 1748976124.348911
[06/03 14:42:04    516s] Starting Early Global Route wiring: mem = 17470.3M
[06/03 14:42:04    516s] (I)      Running track assignment and export wires
[06/03 14:42:04    516s] (I)      Delete wires for 36 nets 
[06/03 14:42:04    516s] (I)      ============= Track Assignment ============
[06/03 14:42:04    516s] (I)      Started Track Assignment (96T) ( Curr Mem: 16.85 MB )
[06/03 14:42:04    516s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[06/03 14:42:04    516s] (I)      Run Multi-thread track assignment
[06/03 14:42:04    517s] (I)      Finished Track Assignment (96T) ( CPU: 0.32 sec, Real: 0.19 sec, Curr Mem: 16.85 MB )
[06/03 14:42:04    517s] (I)      Started Export ( Curr Mem: 16.85 MB )
[06/03 14:42:04    517s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/03 14:42:04    517s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/03 14:42:04    517s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:42:04    517s] [NR-eGR]             Length (um)  Vias 
[06/03 14:42:04    517s] [NR-eGR] ------------------------------
[06/03 14:42:04    517s] [NR-eGR]  M1  (1V)             0     5 
[06/03 14:42:04    517s] [NR-eGR]  M2  (2H)             0    39 
[06/03 14:42:04    517s] [NR-eGR]  C1  (3V)            37    79 
[06/03 14:42:04    517s] [NR-eGR]  C2  (4H)            36    19 
[06/03 14:42:04    517s] [NR-eGR]  C3  (5V)            28    14 
[06/03 14:42:04    517s] [NR-eGR]  C4  (6H)             5     5 
[06/03 14:42:04    517s] [NR-eGR]  C5  (7V)            12     6 
[06/03 14:42:04    517s] [NR-eGR]  JA  (8H)             0     0 
[06/03 14:42:04    517s] [NR-eGR]  QA  (9V)             0     0 
[06/03 14:42:04    517s] [NR-eGR]  QB  (10H)            0     0 
[06/03 14:42:04    517s] [NR-eGR]  LB  (11V)            0     0 
[06/03 14:42:04    517s] [NR-eGR] ------------------------------
[06/03 14:42:04    517s] [NR-eGR]      Total          118   167 
[06/03 14:42:04    517s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:42:04    517s] [NR-eGR] Total half perimeter of net bounding box: 111um
[06/03 14:42:04    517s] [NR-eGR] Total length: 118um, number of vias: 167
[06/03 14:42:04    517s] [NR-eGR] --------------------------------------------------------------------------
[06/03 14:42:04    517s] (I)      == Layer wire length by net rule ==
[06/03 14:42:04    517s] (I)                  Default 
[06/03 14:42:04    517s] (I)      --------------------
[06/03 14:42:04    517s] (I)       M1  (1V)       0um 
[06/03 14:42:04    517s] (I)       M2  (2H)       0um 
[06/03 14:42:04    517s] (I)       C1  (3V)      37um 
[06/03 14:42:04    517s] (I)       C2  (4H)      36um 
[06/03 14:42:04    517s] (I)       C3  (5V)      28um 
[06/03 14:42:04    517s] (I)       C4  (6H)       5um 
[06/03 14:42:04    517s] (I)       C5  (7V)      12um 
[06/03 14:42:04    517s] (I)       JA  (8H)       0um 
[06/03 14:42:04    517s] (I)       QA  (9V)       0um 
[06/03 14:42:04    517s] (I)       QB  (10H)      0um 
[06/03 14:42:04    517s] (I)       LB  (11V)      0um 
[06/03 14:42:04    517s] (I)      --------------------
[06/03 14:42:04    517s] (I)           Total    118um 
[06/03 14:42:04    517s] (I)      == Layer via count by net rule ==
[06/03 14:42:04    517s] (I)                  Default 
[06/03 14:42:04    517s] (I)      --------------------
[06/03 14:42:04    517s] (I)       M1  (1V)         5 
[06/03 14:42:04    517s] (I)       M2  (2H)        39 
[06/03 14:42:04    517s] (I)       C1  (3V)        79 
[06/03 14:42:04    517s] (I)       C2  (4H)        19 
[06/03 14:42:04    517s] (I)       C3  (5V)        14 
[06/03 14:42:04    517s] (I)       C4  (6H)         5 
[06/03 14:42:04    517s] (I)       C5  (7V)         6 
[06/03 14:42:04    517s] (I)       JA  (8H)         0 
[06/03 14:42:04    517s] (I)       QA  (9V)         0 
[06/03 14:42:04    517s] (I)       QB  (10H)        0 
[06/03 14:42:04    517s] (I)       LB  (11V)        0 
[06/03 14:42:04    517s] (I)      --------------------
[06/03 14:42:04    517s] (I)           Total      167 
[06/03 14:42:04    517s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.12 sec, Curr Mem: 16.85 MB )
[06/03 14:42:04    517s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/03 14:42:04    517s] (I)      Global routing data unavailable, rerun eGR
[06/03 14:42:04    517s] (I)      Initializing eGR engine (regular)
[06/03 14:42:04    517s] Set min layer with design mode ( 3 )
[06/03 14:42:04    517s] Set max layer with default ( 127 )
[06/03 14:42:04    517s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/03 14:42:04    517s] Min route layer (adjusted) = 3
[06/03 14:42:04    517s] Max route layer (adjusted) = 11
[06/03 14:42:04    517s] (I)      clean place blk overflow:
[06/03 14:42:04    517s] (I)      H : enabled 1.00 0
[06/03 14:42:04    517s] (I)      V : enabled 1.00 0
[06/03 14:42:04    517s] Early Global Route wiring runtime: 0.32 seconds, mem = 17470.3M
[06/03 14:42:04    517s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.490, REAL:0.324, MEM:17470.3M, EPOCH TIME: 1748976124.673358
[06/03 14:42:05    520s] 0 delay mode for cte disabled.
[06/03 14:42:05    520s] SKP cleared!
[06/03 14:42:05    520s] 
[06/03 14:42:05    520s] *** Finished incrementalPlace (cpu=0:01:08, real=0:00:13.0)***
[06/03 14:42:05    520s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:15149.6M, EPOCH TIME: 1748976125.081460
[06/03 14:42:05    520s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.010, REAL:0.000, MEM:15149.6M, EPOCH TIME: 1748976125.081696
[06/03 14:42:05    520s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:15149.6M, EPOCH TIME: 1748976125.088811
[06/03 14:42:05    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:05    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:05    520s] Cell adder LLGs are deleted
[06/03 14:42:05    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:05    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:05    520s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:15149.6M, EPOCH TIME: 1748976125.089874
[06/03 14:42:05    520s] Start to check current routing status for nets...
[06/03 14:42:05    520s] All nets are already routed correctly.
[06/03 14:42:05    520s] End to check current routing status for nets (mem=15149.6M)
[06/03 14:42:05    520s] Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
[06/03 14:42:05    520s] PreRoute RC Extraction called for design adder.
[06/03 14:42:05    520s] RC Extraction called in multi-corner(2) mode.
[06/03 14:42:05    520s] RCMode: PreRoute
[06/03 14:42:05    520s]       RC Corner Indexes            0       1   
[06/03 14:42:05    520s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 14:42:05    520s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 14:42:05    520s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 14:42:05    520s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 14:42:05    520s] Shrink Factor                : 1.00000
[06/03 14:42:05    520s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 14:42:05    520s] Using Quantus QRC technology file ...
[06/03 14:42:05    520s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/03 14:42:05    520s] Updating RC Grid density data for preRoute extraction ...
[06/03 14:42:05    520s] eee: pegSigSF=1.070000
[06/03 14:42:05    520s] Initializing multi-corner resistance tables ...
[06/03 14:42:05    520s] eee: Grid unit RC data computation started
[06/03 14:42:05    520s] eee: Grid unit RC data computation completed
[06/03 14:42:05    520s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/03 14:42:05    520s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/03 14:42:05    520s] eee: l=3 avDens=0.028515 usedTrk=6.843704 availTrk=240.000000 sigTrk=6.843704
[06/03 14:42:05    520s] eee: l=4 avDens=0.027963 usedTrk=6.711111 availTrk=240.000000 sigTrk=6.711111
[06/03 14:42:05    520s] eee: l=5 avDens=0.021343 usedTrk=5.122222 availTrk=240.000000 sigTrk=5.122222
[06/03 14:42:05    520s] eee: l=6 avDens=0.003856 usedTrk=0.925556 availTrk=240.000000 sigTrk=0.925556
[06/03 14:42:05    520s] eee: l=7 avDens=0.012212 usedTrk=2.198148 availTrk=180.000000 sigTrk=2.198148
[06/03 14:42:05    520s] eee: l=8 avDens=0.002762 usedTrk=0.066296 availTrk=24.000000 sigTrk=0.066296
[06/03 14:42:05    520s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:42:05    520s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:42:05    520s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:42:05    520s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:42:05    520s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/03 14:42:05    520s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.687000 aWlH=0.000000 lMod=0 pMax=0.912200 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/03 14:42:05    520s] eee: NetCapCache creation started. (Current Mem: 15149.570M) 
[06/03 14:42:05    520s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 15149.570M) 
[06/03 14:42:05    520s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/03 14:42:05    520s] eee: Metal Layers Info:
[06/03 14:42:05    520s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:42:05    520s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/03 14:42:05    520s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:42:05    520s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/03 14:42:05    520s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/03 14:42:05    520s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/03 14:42:05    520s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/03 14:42:05    520s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/03 14:42:05    520s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/03 14:42:05    520s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/03 14:42:05    520s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/03 14:42:05    520s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/03 14:42:05    520s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/03 14:42:05    520s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/03 14:42:05    520s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:42:05    520s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/03 14:42:05    520s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 15149.570M)
[06/03 14:42:05    520s] **optDesign ... cpu = 0:03:40, real = 0:01:38, mem = 4801.2M, totSessionCpu=0:08:42 **
[06/03 14:42:05    520s] Starting delay calculation for Setup views
[06/03 14:42:05    520s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 14:42:05    520s] #################################################################################
[06/03 14:42:05    520s] # Design Stage: PreRoute
[06/03 14:42:05    520s] # Design Name: adder
[06/03 14:42:05    520s] # Design Mode: 22nm
[06/03 14:42:05    520s] # Analysis Mode: MMMC Non-OCV 
[06/03 14:42:05    520s] # Parasitics Mode: No SPEF/RCDB 
[06/03 14:42:05    520s] # Signoff Settings: SI Off 
[06/03 14:42:05    520s] #################################################################################
[06/03 14:42:05    521s] Topological Sorting (REAL = 0:00:00.0, MEM = 15190.0M, InitMEM = 15190.0M)
[06/03 14:42:06    522s] Calculate delays in BcWc mode...
[06/03 14:42:06    522s] Start delay calculation (fullDC) (96 T). (MEM=4907.02)
[06/03 14:42:06    522s] End AAE Lib Interpolated Model. (MEM=15213 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 14:42:06    523s] Total number of fetched objects 36
[06/03 14:42:06    523s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/03 14:42:06    523s] End delay calculation. (MEM=4938.12 CPU=0:00:00.8 REAL=0:00:00.0)
[06/03 14:42:06    523s] End delay calculation (fullDC). (MEM=4938.12 CPU=0:00:01.3 REAL=0:00:00.0)
[06/03 14:42:06    523s] *** CDM Built up (cpu=0:00:02.8  real=0:00:01.0  mem= 18738.5M) ***
[06/03 14:42:07    524s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:02.0 totSessionCpu=0:08:45 mem=15186.5M)
[06/03 14:42:07    524s] Begin: Collecting metrics
[06/03 14:42:07    524s] **INFO: Starting Blocking QThread with 96 CPU
[06/03 14:42:07    524s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/03 14:42:07    524s] Multi-CPU acceleration using 96 CPU(s).
[06/03 14:42:07      0s] *** QThread MetricCollect [begin] (IncrReplace #2 / place_opt_design #1) : mem = 0.5M
[06/03 14:42:07      0s] Multithreaded Timing Analysis is initialized with 96 threads
[06/03 14:42:07      0s] 
[06/03 14:42:07      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.3, real=0:00:00.0, peak res=5020.0M, current mem=4067.2M)
[06/03 14:42:07      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.5, real=0:00:00.0, peak res=5020.0M, current mem=4067.5M)
[06/03 14:42:07      0s] *** QThread MetricCollect [finish] (IncrReplace #2 / place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.1), mem = 0.0M
[06/03 14:42:07      0s] 
[06/03 14:42:07      0s] =============================================================================================
[06/03 14:42:07      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #2 / place_opt_design #1
[06/03 14:42:07      0s]                                                                                 23.10-p003_1
[06/03 14:42:07      0s] =============================================================================================
[06/03 14:42:07      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:42:07      0s] ---------------------------------------------------------------------------------------------
[06/03 14:42:07      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.1
[06/03 14:42:07      0s] ---------------------------------------------------------------------------------------------
[06/03 14:42:07      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.1
[06/03 14:42:07      0s] ---------------------------------------------------------------------------------------------
[06/03 14:42:07      0s] 

[06/03 14:42:08    524s]  
_______________________________________________________________________
[06/03 14:42:08    524s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:05  |       10456 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:03  |       10472 |      |     |
| area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10480 |      |     |
| global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:07  |       10557 |      |     |
| area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:05  |       10556 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |       13056 |      |     |
| area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13100 |      |     |
| area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13121 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:16  |       15194 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/03 14:42:08    524s] Ending "collect_metrics" (total cpu=0:00:00.6, real=0:00:01.0, peak res=5020.0M, current mem=4928.4M)

[06/03 14:42:08    524s] End: Collecting metrics
[06/03 14:42:08    524s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:01:12.7/0:00:16.2 (4.5), totSession cpu/real = 0:08:45.9/0:06:08.8 (1.4), mem = 15194.5M
[06/03 14:42:08    524s] 
[06/03 14:42:08    524s] =============================================================================================
[06/03 14:42:08    524s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         23.10-p003_1
[06/03 14:42:08    524s] =============================================================================================
[06/03 14:42:08    524s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:42:08    524s] ---------------------------------------------------------------------------------------------
[06/03 14:42:08    524s] [ MetricReport           ]      1   0:00:01.4  (   8.6 % )     0:00:01.4 /  0:00:00.6    0.4
[06/03 14:42:08    524s] [ RefinePlace            ]      1   0:00:00.5  (   3.3 % )     0:00:00.5 /  0:00:03.7    6.9
[06/03 14:42:08    524s] [ DetailPlaceInit        ]      1   0:00:00.8  (   4.9 % )     0:00:00.8 /  0:00:04.7    6.0
[06/03 14:42:08    524s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[06/03 14:42:08    524s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   2.0 % )     0:00:02.0 /  0:00:03.7    1.8
[06/03 14:42:08    524s] [ FullDelayCalc          ]      1   0:00:01.4  (   8.5 % )     0:00:01.4 /  0:00:02.8    2.0
[06/03 14:42:08    524s] [ TimingUpdate           ]      3   0:00:01.7  (  10.7 % )     0:00:01.7 /  0:00:02.6    1.5
[06/03 14:42:08    524s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:08    524s] [ MISC                   ]          0:00:10.0  (  61.8 % )     0:00:10.0 /  0:00:57.8    5.8
[06/03 14:42:08    524s] ---------------------------------------------------------------------------------------------
[06/03 14:42:08    524s]  IncrReplace #2 TOTAL               0:00:16.2  ( 100.0 % )     0:00:16.2 /  0:01:12.7    4.5
[06/03 14:42:08    524s] ---------------------------------------------------------------------------------------------
[06/03 14:42:08    524s] 
[06/03 14:42:08    524s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[06/03 14:42:08    525s] *** Timing Is met
[06/03 14:42:08    525s] *** Check timing (0:00:00.0)
[06/03 14:42:08    525s] *** Timing Is met
[06/03 14:42:08    525s] *** Check timing (0:00:00.0)
[06/03 14:42:08    525s] *** Timing Is met
[06/03 14:42:08    525s] *** Check timing (0:00:00.0)
[06/03 14:42:08    525s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 96 -preCTS
[06/03 14:42:08    525s] ### Creating LA Mngr. totSessionCpu=0:08:46 mem=15218.5M
[06/03 14:42:08    525s] ### Creating LA Mngr, finished. totSessionCpu=0:08:46 mem=15218.5M
[06/03 14:42:08    525s] Cell adder LLGs are deleted
[06/03 14:42:08    525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:08    525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:08    525s] OPERPROF: Starting SiteArray-Init at level 1, MEM:19543.5M, EPOCH TIME: 1748976128.733448
[06/03 14:42:08    525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:08    525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:08    525s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:19543.5M, EPOCH TIME: 1748976128.734622
[06/03 14:42:08    525s] Max number of tech site patterns supported in site array is 256.
[06/03 14:42:08    525s] Core basic site is GF22_DST
[06/03 14:42:09    526s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:42:09    526s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:42:09    526s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:42:09    526s] SiteArray: use 20,480 bytes
[06/03 14:42:09    526s] SiteArray: current memory after site array memory allocation 19575.5M
[06/03 14:42:09    526s] SiteArray: FP blocked sites are writable
[06/03 14:42:09    526s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:19575.5M, EPOCH TIME: 1748976129.075947
[06/03 14:42:09    527s] Process 45 wires and vias for routing blockage analysis
[06/03 14:42:09    527s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.040, REAL:0.137, MEM:19575.5M, EPOCH TIME: 1748976129.213067
[06/03 14:42:09    527s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:42:09    527s] Atter site array init, number of instance map data is 0.
[06/03 14:42:09    527s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.410, REAL:0.481, MEM:19575.5M, EPOCH TIME: 1748976129.216097
[06/03 14:42:09    527s] 
[06/03 14:42:09    527s] 
[06/03 14:42:09    527s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:09    527s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.430, REAL:0.486, MEM:19575.5M, EPOCH TIME: 1748976129.219253
[06/03 14:42:09    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:42:09    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:09    527s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:42:09    527s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:42:09    527s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:42:09    527s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:08:49 mem=19575.5M
[06/03 14:42:09    527s] OPERPROF: Starting DPlace-Init at level 1, MEM:19575.5M, EPOCH TIME: 1748976129.225730
[06/03 14:42:09    527s] Processing tracks to init pin-track alignment.
[06/03 14:42:09    527s] z: 1, totalTracks: 1
[06/03 14:42:09    527s] z: 3, totalTracks: 1
[06/03 14:42:09    527s] z: 5, totalTracks: 1
[06/03 14:42:09    527s] z: 7, totalTracks: 1
[06/03 14:42:09    527s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:42:09    527s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:42:09    527s] Initializing Route Infrastructure for color support ...
[06/03 14:42:09    527s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:19575.5M, EPOCH TIME: 1748976129.226635
[06/03 14:42:09    527s] ### Add 31 auto generated vias to default rule
[06/03 14:42:09    527s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:19575.5M, EPOCH TIME: 1748976129.233379
[06/03 14:42:09    527s] Route Infrastructure Initialized for color support successfully.
[06/03 14:42:09    527s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:42:09    527s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:19575.5M, EPOCH TIME: 1748976129.241443
[06/03 14:42:09    527s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:09    527s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:09    527s] 
[06/03 14:42:09    527s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:42:09    527s] 
[06/03 14:42:09    527s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:09    527s] OPERPROF:     Starting CMU at level 3, MEM:19575.5M, EPOCH TIME: 1748976129.416459
[06/03 14:42:09    527s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:19575.5M, EPOCH TIME: 1748976129.417280
[06/03 14:42:09    527s] 
[06/03 14:42:09    527s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:42:09    527s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.176, MEM:19575.5M, EPOCH TIME: 1748976129.417581
[06/03 14:42:09    527s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:19575.5M, EPOCH TIME: 1748976129.417751
[06/03 14:42:09    527s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:19575.5M, EPOCH TIME: 1748976129.419288
[06/03 14:42:09    527s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=19575.5MB).
[06/03 14:42:09    527s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.194, MEM:19575.5M, EPOCH TIME: 1748976129.419972
[06/03 14:42:09    527s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:42:09    528s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:42:09    528s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:08:49 mem=19575.5M
[06/03 14:42:09    528s] Begin: Area Reclaim Optimization
[06/03 14:42:09    528s] *** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:49.1/0:06:09.9 (1.4), mem = 19575.5M
[06/03 14:42:09    528s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.8
[06/03 14:42:09    528s] 
[06/03 14:42:09    528s] Active Setup views: view_slow_mission 
[06/03 14:42:09    528s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/03 14:42:09    528s] ### Creating RouteCongInterface, started
[06/03 14:42:09    528s] 
[06/03 14:42:09    528s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.9500} {7, 0.032, 0.9500} {8, 0.016, 0.9500} {9, 0.016, 0.9500} {10, 0.004, 0.9500} {11, 0.004, 0.9500} 
[06/03 14:42:09    528s] 
[06/03 14:42:09    528s] #optDebug: {0, 1.000}
[06/03 14:42:09    528s] ### Creating RouteCongInterface, finished
[06/03 14:42:09    528s] {MG  {8 0 2 0.338158} }
[06/03 14:42:10    528s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:42:10    528s] +---------+---------+--------+--------+------------+--------+
[06/03 14:42:10    528s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 14:42:10    528s] +---------+---------+--------+--------+------------+--------+
[06/03 14:42:10    528s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|19620.5M|
[06/03 14:42:10    528s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:42:10    528s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|19733.5M|
[06/03 14:42:10    528s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:42:10    528s] +---------+---------+--------+--------+------------+--------+
[06/03 14:42:10    528s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:42:10    528s] 
[06/03 14:42:10    528s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/03 14:42:10    528s] --------------------------------------------------------------
[06/03 14:42:10    528s] |                                   | Total     | Sequential |
[06/03 14:42:10    528s] --------------------------------------------------------------
[06/03 14:42:10    528s] | Num insts resized                 |       0  |       0    |
[06/03 14:42:10    528s] | Num insts undone                  |       0  |       0    |
[06/03 14:42:10    528s] | Num insts Downsized               |       0  |       0    |
[06/03 14:42:10    528s] | Num insts Samesized               |       0  |       0    |
[06/03 14:42:10    528s] | Num insts Upsized                 |       0  |       0    |
[06/03 14:42:10    528s] | Num multiple commits+uncommits    |       0  |       -    |
[06/03 14:42:10    528s] --------------------------------------------------------------
[06/03 14:42:10    528s] Bottom Preferred Layer:
[06/03 14:42:10    528s]     None
[06/03 14:42:10    528s] Via Pillar Rule:
[06/03 14:42:10    528s]     None
[06/03 14:42:10    528s] Finished writing unified metrics of routing constraints.
[06/03 14:42:10    528s] 
[06/03 14:42:10    528s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/03 14:42:10    528s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[06/03 14:42:10    528s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/03 14:42:10    528s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.8
[06/03 14:42:10    528s] *** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.8 (1.1), totSession cpu/real = 0:08:50.0/0:06:10.6 (1.4), mem = 19733.5M
[06/03 14:42:10    528s] 
[06/03 14:42:10    528s] =============================================================================================
[06/03 14:42:10    528s]  Step TAT Report : AreaOpt #5 / place_opt_design #1                             23.10-p003_1
[06/03 14:42:10    528s] =============================================================================================
[06/03 14:42:10    528s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:42:10    528s] ---------------------------------------------------------------------------------------------
[06/03 14:42:10    528s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:10    528s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:10    528s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:10    528s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.5
[06/03 14:42:10    528s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:10    528s] [ OptimizationStep       ]      1   0:00:00.2  (  21.3 % )     0:00:00.3 /  0:00:00.3    1.1
[06/03 14:42:10    528s] [ OptSingleIteration     ]      1   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.1
[06/03 14:42:10    528s] [ OptGetWeight           ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:10    528s] [ OptEval                ]      9   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.1    1.2
[06/03 14:42:10    528s] [ OptCommit              ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:10    528s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:10    528s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:10    528s] [ MISC                   ]          0:00:00.4  (  55.1 % )     0:00:00.4 /  0:00:00.4    1.0
[06/03 14:42:10    528s] ---------------------------------------------------------------------------------------------
[06/03 14:42:10    528s]  AreaOpt #5 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.9    1.1
[06/03 14:42:10    528s] ---------------------------------------------------------------------------------------------
[06/03 14:42:10    528s] 
[06/03 14:42:10    529s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:42:10    529s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:15283.1M, EPOCH TIME: 1748976130.433862
[06/03 14:42:10    529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:42:10    529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:10    529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:10    529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:10    529s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:15254.1M, EPOCH TIME: 1748976130.442046
[06/03 14:42:10    529s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=15254.12M, totSessionCpu=0:08:50).
[06/03 14:42:10    529s] Begin: Collecting metrics
[06/03 14:42:10    529s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:05  |       10456 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:03  |       10472 |      |     |
| area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10480 |      |     |
| global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:07  |       10557 |      |     |
| area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:05  |       10556 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |       13056 |      |     |
| area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13100 |      |     |
| area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13121 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:16  |       15194 |      |     |
| area_reclaiming_5         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15254 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/03 14:42:10    529s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4958.5M, current mem=4958.3M)

[06/03 14:42:10    529s] End: Collecting metrics
[06/03 14:42:10    529s] GigaOpt Checkpoint: Internal reclaim -numThreads 96 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/03 14:42:10    529s] ### Creating LA Mngr. totSessionCpu=0:08:50 mem=15254.1M
[06/03 14:42:10    529s] ### Creating LA Mngr, finished. totSessionCpu=0:08:50 mem=15254.1M
[06/03 14:42:10    529s] OPERPROF: Starting SiteArray-Init at level 1, MEM:19579.1M, EPOCH TIME: 1748976130.921282
[06/03 14:42:10    529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:10    529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:11    529s] 
[06/03 14:42:11    529s] 
[06/03 14:42:11    529s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:11    529s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.180, MEM:19579.1M, EPOCH TIME: 1748976131.101292
[06/03 14:42:11    529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:42:11    529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:11    529s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:42:11    529s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:42:11    529s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:42:11    529s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:08:51 mem=19579.1M
[06/03 14:42:11    529s] OPERPROF: Starting DPlace-Init at level 1, MEM:19579.1M, EPOCH TIME: 1748976131.107320
[06/03 14:42:11    529s] Processing tracks to init pin-track alignment.
[06/03 14:42:11    529s] z: 1, totalTracks: 1
[06/03 14:42:11    529s] z: 3, totalTracks: 1
[06/03 14:42:11    529s] z: 5, totalTracks: 1
[06/03 14:42:11    529s] z: 7, totalTracks: 1
[06/03 14:42:11    529s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:42:11    529s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:42:11    529s] Initializing Route Infrastructure for color support ...
[06/03 14:42:11    529s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:19579.1M, EPOCH TIME: 1748976131.108234
[06/03 14:42:11    529s] ### Add 31 auto generated vias to default rule
[06/03 14:42:11    529s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:19579.1M, EPOCH TIME: 1748976131.112547
[06/03 14:42:11    529s] Route Infrastructure Initialized for color support successfully.
[06/03 14:42:11    529s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:42:11    529s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:19579.1M, EPOCH TIME: 1748976131.120106
[06/03 14:42:11    529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:11    529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:11    529s] 
[06/03 14:42:11    529s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:42:11    529s] 
[06/03 14:42:11    529s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:11    529s] OPERPROF:     Starting CMU at level 3, MEM:19579.1M, EPOCH TIME: 1748976131.308498
[06/03 14:42:11    529s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:19579.1M, EPOCH TIME: 1748976131.309319
[06/03 14:42:11    529s] 
[06/03 14:42:11    529s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:42:11    529s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.210, REAL:0.190, MEM:19579.1M, EPOCH TIME: 1748976131.309660
[06/03 14:42:11    529s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:19579.1M, EPOCH TIME: 1748976131.309836
[06/03 14:42:11    529s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:19579.1M, EPOCH TIME: 1748976131.311359
[06/03 14:42:11    529s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=19579.1MB).
[06/03 14:42:11    529s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.205, MEM:19579.1M, EPOCH TIME: 1748976131.312108
[06/03 14:42:11    529s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:42:11    530s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:42:11    530s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:08:51 mem=19611.1M
[06/03 14:42:11    530s] Begin: Area Reclaim Optimization
[06/03 14:42:11    530s] *** AreaOpt #6 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:51.2/0:06:11.7 (1.4), mem = 19611.1M
[06/03 14:42:11    530s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.9
[06/03 14:42:11    530s] 
[06/03 14:42:11    530s] Active Setup views: view_slow_mission 
[06/03 14:42:11    530s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/03 14:42:11    530s] ### Creating RouteCongInterface, started
[06/03 14:42:11    530s] 
[06/03 14:42:11    530s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/03 14:42:11    530s] 
[06/03 14:42:11    530s] #optDebug: {0, 1.000}
[06/03 14:42:11    530s] ### Creating RouteCongInterface, finished
[06/03 14:42:11    530s] {MG  {8 0 2 0.338158} }
[06/03 14:42:11    530s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:42:11    530s] +---------+---------+--------+--------+------------+--------+
[06/03 14:42:11    530s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/03 14:42:11    530s] +---------+---------+--------+--------+------------+--------+
[06/03 14:42:11    530s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|19625.1M|
[06/03 14:42:11    530s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:42:11    530s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|19725.1M|
[06/03 14:42:12    530s] |   30.75%|        0|   0.000|   0.000|   0:00:01.0|19725.1M|
[06/03 14:42:12    530s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|19725.1M|
[06/03 14:42:12    530s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/03 14:42:12    530s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[06/03 14:42:12    530s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|19725.1M|
[06/03 14:42:12    530s] +---------+---------+--------+--------+------------+--------+
[06/03 14:42:12    530s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/03 14:42:12    530s] 
[06/03 14:42:12    530s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/03 14:42:12    530s] --------------------------------------------------------------
[06/03 14:42:12    530s] |                                   | Total     | Sequential |
[06/03 14:42:12    530s] --------------------------------------------------------------
[06/03 14:42:12    530s] | Num insts resized                 |       0  |       0    |
[06/03 14:42:12    530s] | Num insts undone                  |       0  |       0    |
[06/03 14:42:12    530s] | Num insts Downsized               |       0  |       0    |
[06/03 14:42:12    530s] | Num insts Samesized               |       0  |       0    |
[06/03 14:42:12    530s] | Num insts Upsized                 |       0  |       0    |
[06/03 14:42:12    530s] | Num multiple commits+uncommits    |       0  |       -    |
[06/03 14:42:12    530s] --------------------------------------------------------------
[06/03 14:42:12    530s] Bottom Preferred Layer:
[06/03 14:42:12    530s]     None
[06/03 14:42:12    530s] Via Pillar Rule:
[06/03 14:42:12    530s]     None
[06/03 14:42:12    530s] Finished writing unified metrics of routing constraints.
[06/03 14:42:12    530s] 
[06/03 14:42:12    530s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/03 14:42:12    530s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[06/03 14:42:12    530s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:19725.1M, EPOCH TIME: 1748976132.180230
[06/03 14:42:12    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:42:12    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:12    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:12    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:12    531s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:19713.1M, EPOCH TIME: 1748976132.188177
[06/03 14:42:12    531s] *** Finished re-routing un-routed nets (19713.1M) ***
[06/03 14:42:12    531s] OPERPROF: Starting DPlace-Init at level 1, MEM:19713.1M, EPOCH TIME: 1748976132.191303
[06/03 14:42:12    531s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:19713.1M, EPOCH TIME: 1748976132.191827
[06/03 14:42:12    531s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:19713.1M, EPOCH TIME: 1748976132.196239
[06/03 14:42:12    531s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:19716.1M, EPOCH TIME: 1748976132.206416
[06/03 14:42:12    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:12    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:12    531s] 
[06/03 14:42:12    531s] 
[06/03 14:42:12    531s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:12    531s] OPERPROF:     Starting CMU at level 3, MEM:19716.1M, EPOCH TIME: 1748976132.376363
[06/03 14:42:12    531s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:19716.1M, EPOCH TIME: 1748976132.377180
[06/03 14:42:12    531s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.171, MEM:19716.1M, EPOCH TIME: 1748976132.377408
[06/03 14:42:12    531s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:19716.1M, EPOCH TIME: 1748976132.377596
[06/03 14:42:12    531s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.002, MEM:19716.1M, EPOCH TIME: 1748976132.379229
[06/03 14:42:12    531s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.189, MEM:19716.1M, EPOCH TIME: 1748976132.379878
[06/03 14:42:12    531s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:42:12    531s] 
[06/03 14:42:12    531s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=19717.1M) ***
[06/03 14:42:12    531s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/03 14:42:12    531s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.9
[06/03 14:42:12    531s] *** AreaOpt #6 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.1 (1.2), totSession cpu/real = 0:08:52.5/0:06:12.8 (1.4), mem = 19717.1M
[06/03 14:42:12    531s] 
[06/03 14:42:12    531s] =============================================================================================
[06/03 14:42:12    531s]  Step TAT Report : AreaOpt #6 / place_opt_design #1                             23.10-p003_1
[06/03 14:42:12    531s] =============================================================================================
[06/03 14:42:12    531s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:42:12    531s] ---------------------------------------------------------------------------------------------
[06/03 14:42:12    531s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:12    531s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:12    531s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:12    531s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.5
[06/03 14:42:12    531s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:12    531s] [ OptimizationStep       ]      1   0:00:00.0  (   2.0 % )     0:00:00.2 /  0:00:00.3    1.1
[06/03 14:42:12    531s] [ OptSingleIteration     ]      4   0:00:00.1  (  11.4 % )     0:00:00.2 /  0:00:00.2    1.1
[06/03 14:42:12    531s] [ OptGetWeight           ]     18   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:12    531s] [ OptEval                ]     18   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.3
[06/03 14:42:12    531s] [ OptCommit              ]     18   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:12    531s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:12    531s] [ RefinePlace            ]      1   0:00:00.4  (  33.6 % )     0:00:00.4 /  0:00:00.5    1.3
[06/03 14:42:12    531s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:12    531s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:12    531s] [ MISC                   ]          0:00:00.4  (  38.5 % )     0:00:00.4 /  0:00:00.4    1.1
[06/03 14:42:12    531s] ---------------------------------------------------------------------------------------------
[06/03 14:42:12    531s]  AreaOpt #6 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.2    1.2
[06/03 14:42:12    531s] ---------------------------------------------------------------------------------------------
[06/03 14:42:12    531s] 
[06/03 14:42:12    531s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:42:12    531s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:16550.7M, EPOCH TIME: 1748976132.593958
[06/03 14:42:12    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:42:12    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:12    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:12    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:12    531s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:15266.7M, EPOCH TIME: 1748976132.602536
[06/03 14:42:12    531s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=15266.70M, totSessionCpu=0:08:53).
[06/03 14:42:12    531s] Begin: Collecting metrics
[06/03 14:42:12    531s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:05  |       10456 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:03  |       10472 |      |     |
| area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10480 |      |     |
| global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:07  |       10557 |      |     |
| area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:05  |       10556 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |       13056 |      |     |
| area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13100 |      |     |
| area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13121 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:16  |       15194 |      |     |
| area_reclaiming_5         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15254 |      |     |
| area_reclaiming_6         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15267 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/03 14:42:12    531s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4964.5M, current mem=4964.3M)

[06/03 14:42:12    531s] End: Collecting metrics
[06/03 14:42:12    531s] **INFO: Flow update: Design timing is met.
[06/03 14:42:12    531s] Begin: GigaOpt postEco DRV Optimization
[06/03 14:42:12    531s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 96 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[06/03 14:42:12    531s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:52.9/0:06:13.3 (1.4), mem = 15266.7M
[06/03 14:42:12    531s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.68011.10
[06/03 14:42:13    532s] 
[06/03 14:42:13    532s] Active Setup views: view_slow_mission 
[06/03 14:42:13    532s] OPERPROF: Starting SiteArray-Init at level 1, MEM:15266.7M, EPOCH TIME: 1748976133.264112
[06/03 14:42:13    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:13    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:13    532s] 
[06/03 14:42:13    532s] 
[06/03 14:42:13    532s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:13    532s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.170, MEM:15266.7M, EPOCH TIME: 1748976133.434112
[06/03 14:42:13    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:42:13    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:13    532s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/03 14:42:13    532s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/03 14:42:13    532s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/03 14:42:13    532s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:08:53 mem=15266.7M
[06/03 14:42:13    532s] OPERPROF: Starting DPlace-Init at level 1, MEM:15266.7M, EPOCH TIME: 1748976133.439356
[06/03 14:42:13    532s] Processing tracks to init pin-track alignment.
[06/03 14:42:13    532s] z: 1, totalTracks: 1
[06/03 14:42:13    532s] z: 3, totalTracks: 1
[06/03 14:42:13    532s] z: 5, totalTracks: 1
[06/03 14:42:13    532s] z: 7, totalTracks: 1
[06/03 14:42:13    532s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/03 14:42:13    532s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:42:13    532s] Initializing Route Infrastructure for color support ...
[06/03 14:42:13    532s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:15266.7M, EPOCH TIME: 1748976133.440161
[06/03 14:42:13    532s] ### Add 31 auto generated vias to default rule
[06/03 14:42:13    532s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:15266.7M, EPOCH TIME: 1748976133.444034
[06/03 14:42:13    532s] Route Infrastructure Initialized for color support successfully.
[06/03 14:42:13    532s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:42:13    532s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:15266.7M, EPOCH TIME: 1748976133.450931
[06/03 14:42:13    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:13    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:13    532s] 
[06/03 14:42:13    532s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:42:13    532s] 
[06/03 14:42:13    532s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:13    532s] OPERPROF:     Starting CMU at level 3, MEM:15266.7M, EPOCH TIME: 1748976133.616864
[06/03 14:42:13    532s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:15266.7M, EPOCH TIME: 1748976133.617635
[06/03 14:42:13    532s] 
[06/03 14:42:13    532s] Bad Lib Cell Checking (CMU) is done! (0)
[06/03 14:42:13    532s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.167, MEM:15266.7M, EPOCH TIME: 1748976133.617902
[06/03 14:42:13    532s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:15266.7M, EPOCH TIME: 1748976133.618046
[06/03 14:42:13    532s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:15266.7M, EPOCH TIME: 1748976133.619666
[06/03 14:42:13    532s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=15266.7MB).
[06/03 14:42:13    532s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.181, MEM:15266.7M, EPOCH TIME: 1748976133.620314
[06/03 14:42:13    532s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/03 14:42:13    532s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/03 14:42:13    532s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:08:54 mem=15266.7M
[06/03 14:42:13    532s] ### Creating RouteCongInterface, started
[06/03 14:42:13    532s] 
[06/03 14:42:13    532s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[06/03 14:42:13    532s] 
[06/03 14:42:13    532s] #optDebug: {0, 1.000}
[06/03 14:42:13    532s] ### Creating RouteCongInterface, finished
[06/03 14:42:13    532s] {MG  {8 0 2 0.338158} }
[06/03 14:42:14    533s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:42:14    533s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:42:14    533s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:42:14    533s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:42:14    533s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:42:14    533s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:42:14    533s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:42:14    533s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/03 14:42:14    533s] AoF 587.8910um
[06/03 14:42:15    534s] [GPS-DRV] Optimizer inputs ============================= 
[06/03 14:42:15    534s] [GPS-DRV] drvFixingStage: Small Scale
[06/03 14:42:15    534s] [GPS-DRV] costLowerBound: 0.1
[06/03 14:42:15    534s] [GPS-DRV] setupTNSCost  : 1
[06/03 14:42:15    534s] [GPS-DRV] maxIter       : 3
[06/03 14:42:15    534s] [GPS-DRV] numExtraItersOnHighCongestion: 1
[06/03 14:42:15    534s] [GPS-DRV] Optimizer parameters ============================= 
[06/03 14:42:15    534s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/03 14:42:15    534s] [GPS-DRV] maxDensity (design): 0.95
[06/03 14:42:15    534s] [GPS-DRV] maxLocalDensity: 0.98
[06/03 14:42:15    534s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[06/03 14:42:15    534s] [GPS-DRV] Dflt RT Characteristic Length 97.376um AoF 587.891um x 1
[06/03 14:42:15    534s] [GPS-DRV] isCPECostingOn: false
[06/03 14:42:15    534s] [GPS-DRV] All active and enabled setup views
[06/03 14:42:15    534s] [GPS-DRV]     view_slow_mission
[06/03 14:42:15    534s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/03 14:42:15    534s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/03 14:42:15    534s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/03 14:42:15    534s] [GPS-DRV] -congEffort: high
[06/03 14:42:15    534s] [GPS-DRV] 2DC {5 0 1 0 0 1}
[06/03 14:42:15    534s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/03 14:42:15    534s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[06/03 14:42:15    534s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[06/03 14:42:15    534s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 14:42:15    534s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/03 14:42:15    534s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 14:42:15    534s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/03 14:42:15    534s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 14:42:15    534s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 14:42:15    534s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%|          |         |
[06/03 14:42:15    534s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/03 14:42:15    534s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%| 0:00:00.0| 19738.7M|
[06/03 14:42:15    534s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/03 14:42:15    534s] Bottom Preferred Layer:
[06/03 14:42:15    534s]     None
[06/03 14:42:15    534s] Via Pillar Rule:
[06/03 14:42:15    534s]     None
[06/03 14:42:15    534s] Finished writing unified metrics of routing constraints.
[06/03 14:42:15    534s] 
[06/03 14:42:15    534s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=19738.7M) ***
[06/03 14:42:15    534s] 
[06/03 14:42:15    534s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 118.084, Stn-len 0
[06/03 14:42:15    534s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/03 14:42:15    534s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:16520.3M, EPOCH TIME: 1748976135.305936
[06/03 14:42:15    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/03 14:42:15    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:15    534s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:15    534s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:15    534s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.021, MEM:15297.3M, EPOCH TIME: 1748976135.326792
[06/03 14:42:15    534s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.68011.10
[06/03 14:42:15    534s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.3 (1.1), totSession cpu/real = 0:08:55.6/0:06:15.6 (1.4), mem = 15297.3M
[06/03 14:42:15    534s] 
[06/03 14:42:15    534s] =============================================================================================
[06/03 14:42:15    534s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.10-p003_1
[06/03 14:42:15    534s] =============================================================================================
[06/03 14:42:15    534s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:42:15    534s] ---------------------------------------------------------------------------------------------
[06/03 14:42:15    534s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:15    534s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:15    534s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.1 % )     0:00:00.3 /  0:00:00.4    1.2
[06/03 14:42:15    534s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:15    534s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    1.3
[06/03 14:42:15    534s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:15    534s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.4
[06/03 14:42:15    534s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:15    534s] [ DrvComputeSummary      ]      2   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.4
[06/03 14:42:15    534s] [ DetailPlaceInit        ]      1   0:00:00.2  (   7.7 % )     0:00:00.2 /  0:00:00.2    1.1
[06/03 14:42:15    534s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:42:15    534s] [ MISC                   ]          0:00:01.9  (  79.4 % )     0:00:01.9 /  0:00:02.1    1.1
[06/03 14:42:15    534s] ---------------------------------------------------------------------------------------------
[06/03 14:42:15    534s]  DrvOpt #2 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.7    1.1
[06/03 14:42:15    534s] ---------------------------------------------------------------------------------------------
[06/03 14:42:15    534s] 
[06/03 14:42:15    534s] Begin: Collecting metrics
[06/03 14:42:15    534s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:05  |       10388 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:05  |       10456 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:03  |       10472 |      |     |
| area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10480 |      |     |
| global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:07  |       10557 |      |     |
| area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:05  |       10556 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |       13056 |      |     |
| area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13100 |      |     |
| area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13121 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:16  |       15194 |      |     |
| area_reclaiming_5         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15254 |      |     |
| area_reclaiming_6         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15267 |      |     |
| drv_eco_fixing            |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:03  |       15291 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/03 14:42:15    534s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4974.8M, current mem=4974.8M)

[06/03 14:42:15    534s] End: Collecting metrics
[06/03 14:42:15    534s] End: GigaOpt postEco DRV Optimization
[06/03 14:42:15    534s] **INFO: Flow update: Design timing is met.
[06/03 14:42:15    534s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[06/03 14:42:15    534s] **INFO: Flow update: Design timing is met.
[06/03 14:42:15    534s] **INFO: Flow update: Design timing is met.
[06/03 14:42:15    534s] Register exp ratio and priority group on 0 nets on 36 nets : 
[06/03 14:42:15    535s] 
[06/03 14:42:15    535s] Active setup views:
[06/03 14:42:15    535s]  view_slow_mission
[06/03 14:42:15    535s]   Dominating endpoints: 0
[06/03 14:42:15    535s]   Dominating TNS: -0.000
[06/03 14:42:15    535s] 
[06/03 14:42:17    536s] Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
[06/03 14:42:17    536s] PreRoute RC Extraction called for design adder.
[06/03 14:42:17    536s] RC Extraction called in multi-corner(2) mode.
[06/03 14:42:17    536s] RCMode: PreRoute
[06/03 14:42:17    536s]       RC Corner Indexes            0       1   
[06/03 14:42:17    536s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/03 14:42:17    536s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/03 14:42:17    536s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/03 14:42:17    536s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/03 14:42:17    536s] Shrink Factor                : 1.00000
[06/03 14:42:17    536s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/03 14:42:17    536s] Using Quantus QRC technology file ...
[06/03 14:42:17    536s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[06/03 14:42:17    537s] Grid density data update skipped
[06/03 14:42:17    537s] eee: pegSigSF=1.070000
[06/03 14:42:17    537s] Initializing multi-corner resistance tables ...
[06/03 14:42:17    537s] eee: Grid unit RC data computation started
[06/03 14:42:17    537s] eee: Grid unit RC data computation completed
[06/03 14:42:17    537s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/03 14:42:17    537s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/03 14:42:17    537s] eee: l=3 avDens=0.028515 usedTrk=6.843704 availTrk=240.000000 sigTrk=6.843704
[06/03 14:42:17    537s] eee: l=4 avDens=0.027963 usedTrk=6.711111 availTrk=240.000000 sigTrk=6.711111
[06/03 14:42:17    537s] eee: l=5 avDens=0.021343 usedTrk=5.122222 availTrk=240.000000 sigTrk=5.122222
[06/03 14:42:17    537s] eee: l=6 avDens=0.003856 usedTrk=0.925556 availTrk=240.000000 sigTrk=0.925556
[06/03 14:42:17    537s] eee: l=7 avDens=0.012212 usedTrk=2.198148 availTrk=180.000000 sigTrk=2.198148
[06/03 14:42:17    537s] eee: l=8 avDens=0.002762 usedTrk=0.066296 availTrk=24.000000 sigTrk=0.066296
[06/03 14:42:17    537s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:42:17    537s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:42:17    537s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/03 14:42:17    537s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:42:17    537s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/03 14:42:17    537s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.687000 aWlH=0.000000 lMod=0 pMax=0.912200 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/03 14:42:17    537s] eee: NetCapCache creation started. (Current Mem: 15248.344M) 
[06/03 14:42:17    537s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 15248.344M) 
[06/03 14:42:17    537s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/03 14:42:17    537s] eee: Metal Layers Info:
[06/03 14:42:17    537s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:42:17    537s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/03 14:42:17    537s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:42:17    537s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/03 14:42:17    537s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/03 14:42:17    537s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/03 14:42:17    537s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/03 14:42:17    537s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/03 14:42:17    537s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/03 14:42:17    537s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/03 14:42:17    537s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/03 14:42:17    537s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/03 14:42:17    537s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/03 14:42:17    537s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/03 14:42:17    537s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/03 14:42:17    537s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/03 14:42:17    537s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 15248.344M)
[06/03 14:42:17    537s] Skewing Data Summary (End_of_FINAL)
[06/03 14:42:17    537s] 
[06/03 14:42:17    537s] Skew summary for view view_slow_mission:
[06/03 14:42:17    537s] * Accumulated skew : count = 0
[06/03 14:42:17    537s] *     Internal use : count = 0
[06/03 14:42:17    537s] 
[06/03 14:42:17    537s] Starting delay calculation for Setup views
[06/03 14:42:17    537s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/03 14:42:17    537s] #################################################################################
[06/03 14:42:17    537s] # Design Stage: PreRoute
[06/03 14:42:17    537s] # Design Name: adder
[06/03 14:42:17    537s] # Design Mode: 22nm
[06/03 14:42:17    537s] # Analysis Mode: MMMC Non-OCV 
[06/03 14:42:17    537s] # Parasitics Mode: No SPEF/RCDB 
[06/03 14:42:17    537s] # Signoff Settings: SI Off 
[06/03 14:42:17    537s] #################################################################################
[06/03 14:42:18    538s] Topological Sorting (REAL = 0:00:00.0, MEM = 15268.7M, InitMEM = 15268.7M)
[06/03 14:42:18    539s] Calculate delays in BcWc mode...
[06/03 14:42:18    539s] Start delay calculation (fullDC) (96 T). (MEM=4990.43)
[06/03 14:42:18    539s] End AAE Lib Interpolated Model. (MEM=15287.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/03 14:42:19    540s] Total number of fetched objects 36
[06/03 14:42:19    540s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/03 14:42:19    540s] End delay calculation. (MEM=5002.26 CPU=0:00:00.8 REAL=0:00:01.0)
[06/03 14:42:19    540s] End delay calculation (fullDC). (MEM=5002.26 CPU=0:00:01.4 REAL=0:00:01.0)
[06/03 14:42:19    540s] *** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 18822.3M) ***
[06/03 14:42:19    541s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:02.0 totSessionCpu=0:09:02 mem=15272.3M)
[06/03 14:42:19    541s] OPTC: user 20.0
[06/03 14:42:19    541s] Reported timing to dir ./timingReports
[06/03 14:42:19    541s] **optDesign ... cpu = 0:04:00, real = 0:01:52, mem = 4992.2M, totSessionCpu=0:09:02 **
[06/03 14:42:19    541s] OPERPROF: Starting SiteArray-Init at level 1, MEM:15272.3M, EPOCH TIME: 1748976139.596003
[06/03 14:42:19    541s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:19    541s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:19    541s] 
[06/03 14:42:19    541s] 
[06/03 14:42:19    541s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:42:19    541s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.200, REAL:0.181, MEM:15272.3M, EPOCH TIME: 1748976139.776636
[06/03 14:42:19    541s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/03 14:42:19    541s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:42:23    543s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.470  | 99.470  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[06/03 14:42:23    543s] Begin: Collecting metrics
[06/03 14:42:23    543s] **INFO: Starting Blocking QThread with 96 CPU
[06/03 14:42:23    543s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/03 14:42:23    543s] Multi-CPU acceleration using 96 CPU(s).
[06/03 14:42:23      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.3M
[06/03 14:42:23      0s] Multithreaded Timing Analysis is initialized with 96 threads
[06/03 14:42:23      0s] 
[06/03 14:42:23      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4974.8M, current mem=4630.6M)
[06/03 14:42:24      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4742.9M, current mem=4631.2M)
[06/03 14:42:24      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.6 (1.0), mem = 7.4M
[06/03 14:42:24      0s] 
[06/03 14:42:24      0s] =============================================================================================
[06/03 14:42:24      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.10-p003_1
[06/03 14:42:24      0s] =============================================================================================
[06/03 14:42:24      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:42:24      0s] ---------------------------------------------------------------------------------------------
[06/03 14:42:24      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.0
[06/03 14:42:24      0s] ---------------------------------------------------------------------------------------------
[06/03 14:42:24      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.7    1.0
[06/03 14:42:24      0s] ---------------------------------------------------------------------------------------------
[06/03 14:42:24      0s] 

[06/03 14:42:24    543s]  
_______________________________________________________________________
[06/03 14:42:24    543s]  --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/03 14:42:24    543s] | Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[06/03 14:42:24    543s] |                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[06/03 14:42:24    543s] |---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[06/03 14:42:24    543s] | initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:05  |       10388 |    0 |   0 |
[06/03 14:42:24    543s] | simplify_netlist          |           |          |           |          |             |            |              | 0:00:05  |       10456 |      |     |
[06/03 14:42:24    543s] | drv_fixing                |           |          |           |          |             |            |              | 0:00:03  |       10472 |      |     |
[06/03 14:42:24    543s] | area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10480 |      |     |
[06/03 14:42:24    543s] | global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:07  |       10557 |      |     |
[06/03 14:42:24    543s] | area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:05  |       10556 |      |     |
[06/03 14:42:24    543s] | incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |       13056 |      |     |
[06/03 14:42:24    543s] | area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13100 |      |     |
[06/03 14:42:24    543s] | area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13121 |      |     |
[06/03 14:42:24    543s] | incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:16  |       15194 |      |     |
[06/03 14:42:24    543s] | area_reclaiming_5         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15254 |      |     |
[06/03 14:42:24    543s] | area_reclaiming_6         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15267 |      |     |
[06/03 14:42:24    543s] | drv_eco_fixing            |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:03  |       15291 |    0 |   0 |
[06/03 14:42:24    543s] | final_summary             |           |   99.470 |           |        0 |       30.75 |            |              | 0:00:05  |       15307 |    0 |   0 |
[06/03 14:42:24    543s]  --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/03 14:42:24    543s] Ending "collect_metrics" (total cpu=0:00:00.6, real=0:00:01.0, peak res=4996.7M, current mem=4995.8M)

[06/03 14:42:24    543s] End: Collecting metrics
[06/03 14:42:24    543s] **optDesign ... cpu = 0:04:03, real = 0:01:57, mem = 4995.8M, totSessionCpu=0:09:05 **
[06/03 14:42:24    543s] 
[06/03 14:42:24    543s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:42:24    543s] Deleting Lib Analyzer.
[06/03 14:42:24    543s] 
[06/03 14:42:24    543s] TimeStamp Deleting Cell Server End ...
[06/03 14:42:24    543s] *** Finished optDesign ***
[06/03 14:42:24    544s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/03 14:42:24    544s] UM:*                                                                   final
[06/03 14:42:25    544s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/03 14:42:25    544s] UM:*                                                                   opt_design_prects
[06/03 14:42:25    544s] 
[06/03 14:42:25    544s] Creating Lib Analyzer ...
[06/03 14:42:25    544s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/03 14:42:25    544s] 
[06/03 14:42:25    544s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/03 14:42:25    544s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/03 14:42:25    544s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/03 14:42:25    544s] Summary for sequential cells identification: 
[06/03 14:42:25    544s]   Identified SBFF number: 299
[06/03 14:42:25    544s]   Identified MBFF number: 75
[06/03 14:42:25    544s]   Identified SB Latch number: 22
[06/03 14:42:25    544s]   Identified MB Latch number: 0
[06/03 14:42:25    544s]   Not identified SBFF number: 15
[06/03 14:42:25    544s]   Not identified MBFF number: 0
[06/03 14:42:25    544s]   Not identified SB Latch number: 0
[06/03 14:42:25    544s]   Not identified MB Latch number: 0
[06/03 14:42:25    544s]   Number of sequential cells which are not FFs: 45
[06/03 14:42:25    544s]  Visiting view : view_slow_mission
[06/03 14:42:25    544s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/03 14:42:25    544s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/03 14:42:25    544s]  Visiting view : view_fast_mission
[06/03 14:42:25    544s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/03 14:42:25    544s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/03 14:42:25    544s] TLC MultiMap info (StdDelay):
[06/03 14:42:25    544s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/03 14:42:25    544s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/03 14:42:25    544s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/03 14:42:25    544s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/03 14:42:25    544s]  Setting StdDelay to: 6.1ps
[06/03 14:42:25    544s] 
[06/03 14:42:25    544s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/03 14:42:25    545s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/03 14:42:25    545s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/03 14:42:25    545s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/03 14:42:25    545s] 
[06/03 14:42:25    545s] {RT rc_slow 0 2 11  {8 0} 1}
[06/03 14:42:27    546s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:08 mem=15307.4M
[06/03 14:42:27    547s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:08 mem=15307.4M
[06/03 14:42:27    547s] Creating Lib Analyzer, finished. 
[06/03 14:43:09    552s] Info: final physical memory for 97 CRR processes is 1996.96MB.
[06/03 14:43:14    552s] Info: Summary of CRR changes:
[06/03 14:43:14    552s]       - Timing transform commits:       0
[06/03 14:43:14    552s] 
[06/03 14:43:14    552s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:41 real=  0:03:23)
[06/03 14:43:14    552s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.4 real=0:00:04.8)
[06/03 14:43:14    552s] 	OPT_RUNTIME:            reclaim (count =  4): (cpu=0:00:12.1 real=0:00:10.3)
[06/03 14:43:14    552s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:10.6 real=0:00:08.0)
[06/03 14:43:14    552s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:02:19 real=0:00:26.2)
[06/03 14:43:14    552s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.0 real=0:00:02.7)
[06/03 14:43:14    552s] Deleting Lib Analyzer.
[06/03 14:43:14    552s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/03 14:43:14    552s] clean pInstBBox. size 0
[06/03 14:43:14    552s] Cell adder LLGs are deleted
[06/03 14:43:14    552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:43:14    552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:43:14    552s] 
[06/03 14:43:14    552s] TimeStamp Deleting Cell Server Begin ...
[06/03 14:43:14    552s] 
[06/03 14:43:14    552s] TimeStamp Deleting Cell Server End ...
[06/03 14:43:14    552s] Disable CTE adjustment.
[06/03 14:43:14    552s] Disable Layer aware incrSKP.
[06/03 14:43:14    552s] Info: pop threads available for lower-level modules during optimization.
[06/03 14:43:14    552s] #optDebug: fT-D <X 1 0 0 0>
[06/03 14:43:14    552s] VSMManager cleared!
[06/03 14:43:14    552s] **place_opt_design ... cpu = 0:05:23, real = 0:03:08, mem = 15223.4M **
[06/03 14:43:14    552s] *** Finished GigaPlace ***
[06/03 14:43:14    552s] 
[06/03 14:43:14    552s] *** Summary of all messages that are not suppressed in this session:
[06/03 14:43:14    552s] Severity  ID               Count  Summary                                  
[06/03 14:43:14    552s] WARNING   IMPSP-2041           3  Found %d fixed insts that could not be c...
[06/03 14:43:14    552s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[06/03 14:43:14    552s] WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
[06/03 14:43:14    552s] *** Message Summary: 10 warning(s), 0 error(s)
[06/03 14:43:14    552s] 
[06/03 14:43:14    552s] *** place_opt_design #1 [finish] () : cpu/real = 0:05:23.4/0:03:08.2 (1.7), totSession cpu/real = 0:09:13.5/0:07:15.3 (1.3), mem = 15223.4M
[06/03 14:43:14    552s] 
[06/03 14:43:14    552s] =============================================================================================
[06/03 14:43:14    552s]  Final TAT Report : place_opt_design #1                                         23.10-p003_1
[06/03 14:43:14    552s] =============================================================================================
[06/03 14:43:14    552s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/03 14:43:14    552s] ---------------------------------------------------------------------------------------------
[06/03 14:43:14    552s] [ InitOpt                ]      1   0:00:31.0  (  16.5 % )     0:00:38.3 /  0:00:39.2    1.0
[06/03 14:43:14    552s] [ GlobalOpt              ]      1   0:00:07.4  (   3.9 % )     0:00:07.4 /  0:00:10.0    1.4
[06/03 14:43:14    552s] [ DrvOpt                 ]      2   0:00:04.6  (   2.4 % )     0:00:04.6 /  0:00:05.2    1.1
[06/03 14:43:14    552s] [ SimplifyNetlist        ]      1   0:00:04.3  (   2.3 % )     0:00:04.3 /  0:00:04.9    1.2
[06/03 14:43:14    552s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:43:14    552s] [ AreaOpt                ]      6   0:00:08.2  (   4.4 % )     0:00:08.9 /  0:00:10.3    1.1
[06/03 14:43:14    552s] [ ViewPruning            ]     10   0:00:00.4  (   0.2 % )     0:00:01.2 /  0:00:02.0    1.7
[06/03 14:43:14    552s] [ OptSummaryReport       ]      2   0:00:00.8  (   0.4 % )     0:00:07.8 /  0:00:09.9    1.3
[06/03 14:43:14    552s] [ MetricReport           ]     14   0:00:07.6  (   4.0 % )     0:00:07.6 /  0:00:05.0    0.7
[06/03 14:43:14    552s] [ DrvReport              ]      2   0:00:02.4  (   1.3 % )     0:00:02.4 /  0:00:00.6    0.2
[06/03 14:43:14    552s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.8
[06/03 14:43:14    552s] [ CellServerInit         ]      7   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[06/03 14:43:14    552s] [ LibAnalyzerInit        ]      1   0:00:02.3  (   1.2 % )     0:00:02.3 /  0:00:02.7    1.2
[06/03 14:43:14    552s] [ PowerInterfaceInit     ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:43:14    552s] [ PlacerInterfaceInit    ]      6   0:00:00.9  (   0.5 % )     0:00:02.1 /  0:00:02.6    1.2
[06/03 14:43:14    552s] [ ReportTranViolation    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/03 14:43:14    552s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.4
[06/03 14:43:14    552s] [ GlobalPlace            ]      1   0:00:19.0  (  10.1 % )     0:00:20.2 /  0:01:07.5    3.3
[06/03 14:43:14    552s] [ IncrReplace            ]      2   0:00:22.1  (  11.7 % )     0:00:33.3 /  0:02:28.0    4.4
[06/03 14:43:14    552s] [ RefinePlace            ]      5   0:00:02.7  (   1.5 % )     0:00:02.7 /  0:00:15.3    5.6
[06/03 14:43:14    552s] [ DetailPlaceInit        ]      9   0:00:02.4  (   1.2 % )     0:00:02.4 /  0:00:06.0    2.5
[06/03 14:43:14    552s] [ EarlyGlobalRoute       ]      1   0:00:02.9  (   1.6 % )     0:00:02.9 /  0:00:18.8    6.4
[06/03 14:43:14    552s] [ ExtractRC              ]      4   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/03 14:43:14    552s] [ UpdateTimingGraph      ]      8   0:00:02.4  (   1.3 % )     0:00:11.8 /  0:00:19.5    1.7
[06/03 14:43:14    552s] [ FullDelayCalc          ]      4   0:00:05.4  (   2.9 % )     0:00:05.4 /  0:00:10.8    2.0
[06/03 14:43:14    552s] [ TimingUpdate           ]     47   0:00:08.3  (   4.4 % )     0:00:08.3 /  0:00:12.2    1.5
[06/03 14:43:14    552s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.4
[06/03 14:43:14    552s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[06/03 14:43:14    552s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.9
[06/03 14:43:14    552s] [ MISC                   ]          0:00:52.3  (  27.8 % )     0:00:52.3 /  0:00:14.5    0.3
[06/03 14:43:14    552s] ---------------------------------------------------------------------------------------------
[06/03 14:43:14    552s]  place_opt_design #1 TOTAL          0:03:08.2  ( 100.0 % )     0:03:08.2 /  0:05:23.4    1.7
[06/03 14:43:14    552s] ---------------------------------------------------------------------------------------------
[06/03 14:43:14    552s] 
[06/03 14:43:15    552s] #% End place_opt_design (date=06/03 14:43:14, total cpu=0:05:23, real=0:03:09, peak res=5982.4M, current mem=4888.6M)
[06/03 14:43:22    554s] <CMD> zoomBox -3.62900 -3.38700 13.29600 11.71600
[06/03 14:43:22    554s] <CMD> zoomBox -0.28400 0.80500 10.11100 10.08100
[06/03 14:43:23    554s] <CMD> zoomBox 2.34600 4.05700 7.77300 8.90000
[06/03 14:43:25    555s] <CMD> zoomBox 1.07400 3.02600 8.58700 9.73000
[06/03 14:43:25    555s] <CMD> zoomBox 0.26600 2.37100 9.10500 10.25800
[06/03 14:43:25    555s] <CMD> pan 0.02300 0.44200
[06/03 14:43:26    555s] <CMD> zoomBox 1.12500 1.47000 8.63800 8.17400
[06/03 14:43:26    556s] <CMD> pan 0.24400 3.92100
[06/03 14:43:27    556s] <CMD> zoomBox 0.30700 3.08700 10.70600 12.36700
[06/03 14:43:28    556s] <CMD> zoomBox 1.34600 4.00200 10.18600 11.89000
[06/03 14:43:28    556s] <CMD> zoomBox 3.90100 6.43100 8.51600 10.54900
[06/03 14:43:29    557s] <CMD> zoomBox 5.39500 7.87600 7.44500 9.70500
[06/03 14:43:32    557s] <CMD> pan -0.68600 2.63200
[06/03 14:43:34    558s] <CMD> zoomBox 4.92200 8.40200 6.18200 9.52600
[06/03 14:43:35    558s] <CMD> zoomBox 4.35000 7.41700 7.69400 10.40100
[06/03 14:43:35    558s] <CMD> zoomBox 3.97800 6.88500 8.60600 11.01500
[06/03 14:43:36    559s] <CMD> pan -0.73800 1.71300
[06/03 14:43:36    559s] <CMD> zoomBox 2.54200 4.86500 8.94800 10.58100
[06/03 14:43:36    559s] <CMD> zoomBox 1.92000 3.98500 9.45700 10.71100
[06/03 14:43:36    559s] <CMD> pan -0.48900 0.06100
[06/03 14:43:37    559s] <CMD> zoomBox 0.38900 0.63200 10.82200 9.94200
[06/03 14:43:48    562s] <CMD> addFiller
[06/03 14:43:48    562s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 14:43:48    562s] 
[06/03 14:43:48    562s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15227.4M, EPOCH TIME: 1748976228.892595
[06/03 14:43:48    562s] **ERROR: (IMPSP-5125):	No filler cell provided.
Type 'man IMPSP-5125' for more detail.
[06/03 14:43:48    562s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:0.000, REAL:0.000, MEM:15227.4M, EPOCH TIME: 1748976228.893000
[06/03 14:44:13    567s] <CMD> editDelete -type Regular
[06/03 14:44:21    569s] <CMD> setFillerMode -core {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL8 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL1 UDB116SVT24_FILL1 } -diffCellViol true -fitGap true
[06/03 14:44:22    569s] <CMD> addFiller
[06/03 14:44:22    569s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 14:44:22    569s] 
[06/03 14:44:22    569s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15227.4M, EPOCH TIME: 1748976262.374740
[06/03 14:44:22    569s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15227.4M, EPOCH TIME: 1748976262.375699
[06/03 14:44:22    569s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15227.4M, EPOCH TIME: 1748976262.376026
[06/03 14:44:22    569s] Processing tracks to init pin-track alignment.
[06/03 14:44:22    569s] z: 1, totalTracks: 1
[06/03 14:44:22    569s] z: 3, totalTracks: 1
[06/03 14:44:22    569s] z: 5, totalTracks: 1
[06/03 14:44:22    569s] z: 7, totalTracks: 1
[06/03 14:44:22    569s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:44:22    569s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:44:22    569s] Initializing Route Infrastructure for color support ...
[06/03 14:44:22    569s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15227.4M, EPOCH TIME: 1748976262.377871
[06/03 14:44:22    569s] ### Add 31 auto generated vias to default rule
[06/03 14:44:22    569s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.012, MEM:15227.4M, EPOCH TIME: 1748976262.389681
[06/03 14:44:22    569s] Route Infrastructure Initialized for color support successfully.
[06/03 14:44:22    569s] Cell adder LLGs are deleted
[06/03 14:44:22    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:44:22    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:44:22    569s] # Building adder llgBox search-tree.
[06/03 14:44:22    569s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:44:22    569s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15227.4M, EPOCH TIME: 1748976262.410875
[06/03 14:44:22    569s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:44:22    569s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:44:22    569s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15227.4M, EPOCH TIME: 1748976262.411875
[06/03 14:44:22    569s] Max number of tech site patterns supported in site array is 256.
[06/03 14:44:22    569s] Core basic site is GF22_DST
[06/03 14:44:22    569s] Processing tracks to init pin-track alignment.
[06/03 14:44:22    569s] z: 1, totalTracks: 1
[06/03 14:44:22    569s] z: 3, totalTracks: 1
[06/03 14:44:22    569s] z: 5, totalTracks: 1
[06/03 14:44:22    569s] z: 7, totalTracks: 1
[06/03 14:44:22    572s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:44:22    572s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:44:22    572s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:44:22    572s] SiteArray: use 20,480 bytes
[06/03 14:44:22    572s] SiteArray: current memory after site array memory allocation 15227.4M
[06/03 14:44:22    572s] SiteArray: FP blocked sites are writable
[06/03 14:44:22    572s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:44:22    572s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15227.4M, EPOCH TIME: 1748976262.994504
[06/03 14:44:23    574s] Process 45 wires and vias for routing blockage analysis
[06/03 14:44:23    574s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:1.890, REAL:0.284, MEM:15227.4M, EPOCH TIME: 1748976263.278160
[06/03 14:44:23    574s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:44:23    574s] Atter site array init, number of instance map data is 0.
[06/03 14:44:23    574s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.880, REAL:0.949, MEM:15227.4M, EPOCH TIME: 1748976263.361013
[06/03 14:44:23    574s] 
[06/03 14:44:23    574s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:44:23    574s] 
[06/03 14:44:23    574s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:44:23    574s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.890, REAL:0.953, MEM:15227.4M, EPOCH TIME: 1748976263.364233
[06/03 14:44:23    574s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15227.4M, EPOCH TIME: 1748976263.364403
[06/03 14:44:23    574s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.001, MEM:15227.4M, EPOCH TIME: 1748976263.365828
[06/03 14:44:23    574s] [CPU] DPlace-Init (cpu=0:00:04.9, real=0:00:01.0, mem=15227.4MB).
[06/03 14:44:23    574s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.940, REAL:0.990, MEM:15227.4M, EPOCH TIME: 1748976263.366371
[06/03 14:44:23    574s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:4.940, REAL:0.991, MEM:15227.4M, EPOCH TIME: 1748976263.366518
[06/03 14:44:23    574s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15227.4M, EPOCH TIME: 1748976263.366684
[06/03 14:44:23    574s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:44:23    574s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15227.4M, EPOCH TIME: 1748976263.367116
[06/03 14:44:23    574s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15227.4M, EPOCH TIME: 1748976263.367958
[06/03 14:44:23    574s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15227.4M, EPOCH TIME: 1748976263.368134
[06/03 14:44:23    574s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15227.4M, EPOCH TIME: 1748976263.368355
[06/03 14:44:23    574s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15227.4M, EPOCH TIME: 1748976263.368597
[06/03 14:44:23    574s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15227.4M, EPOCH TIME: 1748976263.368750
[06/03 14:44:23    574s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15227.4M, EPOCH TIME: 1748976263.368926
[06/03 14:44:23    574s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:44:23    576s] AddFiller main function time CPU:0.007, REAL:0.314
[06/03 14:44:23    576s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:44:23    576s] *INFO: Adding fillers to top-module.
[06/03 14:44:23    576s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER).
[06/03 14:44:23    576s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL32 / prefix FILLER).
[06/03 14:44:23    576s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER).
[06/03 14:44:23    576s] *INFO:   Added 21 filler insts (cell UDB116SVT24_FILL8 / prefix FILLER).
[06/03 14:44:23    576s] *INFO:   Added 5 filler insts (cell UDB116SVT24_FILL5 / prefix FILLER).
[06/03 14:44:23    576s] *INFO:   Added 10 filler insts (cell UDB116SVT24_FILL4 / prefix FILLER).
[06/03 14:44:23    576s] *INFO:   Added 4 filler insts (cell UDB116SVT24_FILL3 / prefix FILLER).
[06/03 14:44:23    576s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL1 / prefix FILLER).
[06/03 14:44:23    576s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:2.410, REAL:0.315, MEM:15195.4M, EPOCH TIME: 1748976263.683738
[06/03 14:44:23    576s] *INFO: Total 43 filler insts added - prefix FILLER (CPU: 0:00:07.4).
[06/03 14:44:23    576s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:2.410, REAL:0.315, MEM:15195.4M, EPOCH TIME: 1748976263.684241
[06/03 14:44:23    576s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:15195.4M, EPOCH TIME: 1748976263.684388
[06/03 14:44:23    576s] For 43 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:15195.4M, EPOCH TIME: 1748976263.684764
[06/03 14:44:23    576s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:2.410, REAL:0.317, MEM:15195.4M, EPOCH TIME: 1748976263.684918
[06/03 14:44:23    576s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:2.410, REAL:0.317, MEM:15195.4M, EPOCH TIME: 1748976263.685056
[06/03 14:44:23    576s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 14:44:23    576s] *INFO: Second pass addFiller without DRC checking.
[06/03 14:44:23    576s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15195.4M, EPOCH TIME: 1748976263.685321
[06/03 14:44:23    576s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15195.4M, EPOCH TIME: 1748976263.685458
[06/03 14:44:23    576s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15195.4M, EPOCH TIME: 1748976263.686128
[06/03 14:44:23    576s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15195.4M, EPOCH TIME: 1748976263.686318
[06/03 14:44:23    576s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15195.4M, EPOCH TIME: 1748976263.686455
[06/03 14:44:23    576s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15195.4M, EPOCH TIME: 1748976263.686612
[06/03 14:44:23    576s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:44:23    578s] AddFiller main function time CPU:0.000, REAL:0.212
[06/03 14:44:23    578s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:44:23    578s] *INFO: Adding fillers to top-module.
[06/03 14:44:23    578s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER_incr).
[06/03 14:44:23    578s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER_incr).
[06/03 14:44:23    578s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER_incr).
[06/03 14:44:23    578s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER_incr).
[06/03 14:44:23    578s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER_incr).
[06/03 14:44:23    578s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER_incr).
[06/03 14:44:23    578s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL3 / prefix FILLER_incr).
[06/03 14:44:23    578s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER_incr).
[06/03 14:44:23    578s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.530, REAL:0.214, MEM:15195.4M, EPOCH TIME: 1748976263.900304
[06/03 14:44:23    578s] *INFO: Total 8 filler insts added - prefix FILLER_incr (CPU: 0:00:01.6).
[06/03 14:44:23    578s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.540, REAL:0.214, MEM:15195.4M, EPOCH TIME: 1748976263.900880
[06/03 14:44:23    578s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:15195.4M, EPOCH TIME: 1748976263.901037
[06/03 14:44:23    578s] For 8 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:15195.4M, EPOCH TIME: 1748976263.901337
[06/03 14:44:23    578s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.550, REAL:0.216, MEM:15195.4M, EPOCH TIME: 1748976263.901488
[06/03 14:44:23    578s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.550, REAL:0.216, MEM:15195.4M, EPOCH TIME: 1748976263.901670
[06/03 14:44:23    578s] Cell Context Constraint Violation:	8
[06/03 14:44:23    578s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15195.4M, EPOCH TIME: 1748976263.902661
[06/03 14:44:23    578s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:203).
[06/03 14:44:23    578s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:44:23    578s] Cell adder LLGs are deleted
[06/03 14:44:23    578s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:44:23    578s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:44:23    578s] # Resetting pin-track-align track data.
[06/03 14:44:23    578s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.037, MEM:15191.4M, EPOCH TIME: 1748976263.939941
[06/03 14:44:23    578s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:8.940, REAL:1.565, MEM:15191.4M, EPOCH TIME: 1748976263.940141
[06/03 14:44:32    580s] <CMD> streamOut adder.gds -mapFile /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_edi2gds_colored.layermap
[06/03 14:44:32    580s] Parse flat map file...
[06/03 14:44:32    580s] Writing GDSII file ...
[06/03 14:44:32    580s] 	****** db unit per micron = 1000 ******
[06/03 14:44:32    580s] 	****** output gds2 file unit per micron = 1000 ******
[06/03 14:44:32    580s] 	****** unit scaling factor = 1 ******
[06/03 14:44:32    580s] Output for instance
[06/03 14:44:32    580s] Output for bump
[06/03 14:44:32    580s] Output for physical terminals
[06/03 14:44:32    580s] Output for logical terminals
[06/03 14:44:32    580s] Output for regular nets
[06/03 14:44:32    580s] Output for special nets and metal fills
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:44:32    580s] **WARN: (EMS-27):	Message (IMPOGDS-1168) has exceeded the current message display limit of 20.
[06/03 14:44:32    580s] To increase the message display limit, refer to the product command reference manual.
[06/03 14:44:32    580s] Output for via structure generation total number 2
[06/03 14:44:32    580s] Statistics for GDS generated (version 3)
[06/03 14:44:32    580s] ----------------------------------------
[06/03 14:44:32    580s] Stream Out Layer Mapping Information:
[06/03 14:44:32    580s] GDS Layer Number          GDS Layer Name
[06/03 14:44:32    580s] ----------------------------------------
[06/03 14:44:32    580s]     62                           DIEAREA
[06/03 14:44:32    580s]     1019                           MIXVT
[06/03 14:44:32    580s]     676                       CLIB_MKR61
[06/03 14:44:32    580s]     513                        CLIB_MKR3
[06/03 14:44:32    580s]     690                       CLIB_MKR51
[06/03 14:44:32    580s]     651                        CLIB_MKR5
[06/03 14:44:32    580s]     675                       CLIB_MKR41
[06/03 14:44:32    580s]     141                               C5
[06/03 14:44:32    580s]     140                               C3
[06/03 14:44:32    580s]     187                               C1
[06/03 14:44:32    580s]     139                               QA
[06/03 14:44:32    580s]     39                                QB
[06/03 14:44:32    580s]     41                                C4
[06/03 14:44:32    580s]     197                               C2
[06/03 14:44:32    580s]     7                                 PC
[06/03 14:44:32    580s]     17                                M2
[06/03 14:44:32    580s]     153                               A4
[06/03 14:44:32    580s]     138                               A2
[06/03 14:44:32    580s]     213                               AY
[06/03 14:44:32    580s]     54                                JV
[06/03 14:44:32    580s]     55                                JW
[06/03 14:44:32    580s]     70                                VV
[06/03 14:44:32    580s]     33                                YS
[06/03 14:44:32    580s]     152                               A3
[06/03 14:44:32    580s]     188                               A1
[06/03 14:44:32    580s]     16                                V1
[06/03 14:44:32    580s]     14                                CA
[06/03 14:44:32    580s]     69                                LB
[06/03 14:44:32    580s]     15                                M1
[06/03 14:44:32    580s]     4349                              JA
[06/03 14:44:32    580s]     245                               CB
[06/03 14:44:32    580s]     511                        CLIB_MKR1
[06/03 14:44:32    580s]     514                        CLIB_MKR4
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Stream Out Information Processed for GDS version 3:
[06/03 14:44:32    580s] Units: 1000 DBU
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Object                             Count
[06/03 14:44:32    580s] ----------------------------------------
[06/03 14:44:32    580s] Instances                            203
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Ports/Pins                            29
[06/03 14:44:32    580s]     metal layer C1                    11
[06/03 14:44:32    580s]     metal layer C2                     5
[06/03 14:44:32    580s]     metal layer C3                     7
[06/03 14:44:32    580s]     metal layer C4                     1
[06/03 14:44:32    580s]     metal layer C5                     5
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Nets                                   0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s]     Via Instances                      0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Special Nets                          53
[06/03 14:44:32    580s]     metal layer M1                    49
[06/03 14:44:32    580s]     metal layer M2                     4
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s]     Via Instances                     38
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Metal Fills                            0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s]     Via Instances                      0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Metal FillOPCs                         0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s]     Via Instances                      0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Metal FillDRCs                         0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s]     Via Instances                      0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Text                                 107
[06/03 14:44:32    580s]     metal layer M1                     4
[06/03 14:44:32    580s]     metal layer M2                    36
[06/03 14:44:32    580s]     metal layer C1                    31
[06/03 14:44:32    580s]     metal layer C2                     7
[06/03 14:44:32    580s]     metal layer C3                    19
[06/03 14:44:32    580s]     metal layer C4                     1
[06/03 14:44:32    580s]     metal layer C5                     9
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Blockages                              0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Custom Text                            0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Custom Box                             0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] Trim Metal                             0
[06/03 14:44:32    580s] 
[06/03 14:44:32    580s] ######Streamout is finished!
[06/03 14:45:21    590s] <CMD> checkPlace
[06/03 14:45:21    590s] OPERPROF: Starting checkPlace at level 1, MEM:15195.4M, EPOCH TIME: 1748976321.547506
[06/03 14:45:21    590s] Processing tracks to init pin-track alignment.
[06/03 14:45:21    590s] z: 1, totalTracks: 1
[06/03 14:45:21    590s] z: 3, totalTracks: 1
[06/03 14:45:21    590s] z: 5, totalTracks: 1
[06/03 14:45:21    590s] z: 7, totalTracks: 1
[06/03 14:45:21    590s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[06/03 14:45:21    590s] #spOpts: rpCkHalo=4 
[06/03 14:45:21    590s] Initializing Route Infrastructure for color support ...
[06/03 14:45:21    590s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:15195.4M, EPOCH TIME: 1748976321.549012
[06/03 14:45:21    590s] ### Add 31 auto generated vias to default rule
[06/03 14:45:21    590s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.008, MEM:15195.4M, EPOCH TIME: 1748976321.557272
[06/03 14:45:21    590s] Route Infrastructure Initialized for color support successfully.
[06/03 14:45:21    590s] Cell adder LLGs are deleted
[06/03 14:45:21    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:45:21    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:45:21    590s] # Building adder llgBox search-tree.
[06/03 14:45:21    590s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:45:21    590s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:15195.4M, EPOCH TIME: 1748976321.575294
[06/03 14:45:21    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:45:21    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:45:21    590s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:15195.4M, EPOCH TIME: 1748976321.576251
[06/03 14:45:21    590s] Max number of tech site patterns supported in site array is 256.
[06/03 14:45:21    590s] Core basic site is GF22_DST
[06/03 14:45:21    590s] Processing tracks to init pin-track alignment.
[06/03 14:45:21    590s] z: 1, totalTracks: 1
[06/03 14:45:21    590s] z: 3, totalTracks: 1
[06/03 14:45:21    590s] z: 5, totalTracks: 1
[06/03 14:45:21    590s] z: 7, totalTracks: 1
[06/03 14:45:22    593s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:45:22    593s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:45:22    593s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:45:22    593s] SiteArray: use 20,480 bytes
[06/03 14:45:22    593s] SiteArray: current memory after site array memory allocation 15227.5M
[06/03 14:45:22    593s] SiteArray: FP blocked sites are writable
[06/03 14:45:22    593s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:45:22    593s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:15227.5M, EPOCH TIME: 1748976322.088500
[06/03 14:45:22    595s] Process 45 wires and vias for routing blockage analysis
[06/03 14:45:22    595s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:2.050, REAL:0.314, MEM:15227.5M, EPOCH TIME: 1748976322.402848
[06/03 14:45:22    595s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:45:22    595s] Atter site array init, number of instance map data is 0.
[06/03 14:45:22    595s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:5.170, REAL:0.904, MEM:15227.5M, EPOCH TIME: 1748976322.480618
[06/03 14:45:22    595s] 
[06/03 14:45:22    595s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:45:22    595s] 
[06/03 14:45:22    595s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:45:22    595s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:5.180, REAL:0.908, MEM:15227.5M, EPOCH TIME: 1748976322.482882
[06/03 14:45:22    595s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15227.5M, EPOCH TIME: 1748976322.483689
[06/03 14:45:22    595s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:45:22    595s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15227.5M, EPOCH TIME: 1748976322.484125
[06/03 14:45:22    595s] Begin checking placement ... (start mem=15195.4M, init mem=15227.5M)
[06/03 14:45:22    595s] Begin checking exclusive groups violation ...
[06/03 14:45:22    595s] There are 0 groups to check, max #box is 0, total #box is 0
[06/03 14:45:22    595s] Finished checking exclusive groups violations. Found 0 Vio.
[06/03 14:45:22    597s] 
[06/03 14:45:22    597s] Running CheckPlace using 96 threads!...
[06/03 14:45:22    597s] 
[06/03 14:45:22    597s] ...checkPlace MT is done!
[06/03 14:45:39    730s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:15195.5M, EPOCH TIME: 1748976339.648270
[06/03 14:45:39    730s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:15195.5M, EPOCH TIME: 1748976339.649122
[06/03 14:45:39    730s] Cell Context Constraint Violation:	16    [edges = 24]
[06/03 14:45:39    730s] *info: Placed = 203            (Fixed = 142)
[06/03 14:45:39    730s] *info: Unplaced = 0           
[06/03 14:45:39    730s] Placement Density:100.00%(31/31)
[06/03 14:45:39    730s] Placement Density (including fixed std cells):100.00%(60/60)
[06/03 14:45:39    730s] Cell adder LLGs are deleted
[06/03 14:45:39    730s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:203).
[06/03 14:45:39    730s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:45:39    730s] # Resetting pin-track-align track data.
[06/03 14:45:39    730s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:45:39    730s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:45:39    730s] Finished checkPlace (total: cpu=0:02:20, real=0:00:18.0; vio checks: cpu=0:02:15, real=0:00:17.0; mem=15195.5M)
[06/03 14:45:39    730s] OPERPROF: Finished checkPlace at level 1, CPU:140.080, REAL:18.142, MEM:15195.5M, EPOCH TIME: 1748976339.689989
[06/03 14:48:59    768s] <CMD> addFiller -fixDRC
[06/03 14:48:59    768s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:15195.5M, EPOCH TIME: 1748976539.784642
[06/03 14:48:59    768s] OPERPROF:   Starting DPlace-Init at level 2, MEM:15195.5M, EPOCH TIME: 1748976539.784992
[06/03 14:48:59    768s] Processing tracks to init pin-track alignment.
[06/03 14:48:59    768s] z: 1, totalTracks: 1
[06/03 14:48:59    768s] z: 3, totalTracks: 1
[06/03 14:48:59    768s] z: 5, totalTracks: 1
[06/03 14:48:59    768s] z: 7, totalTracks: 1
[06/03 14:48:59    768s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:48:59    768s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:48:59    768s] Initializing Route Infrastructure for color support ...
[06/03 14:48:59    768s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:15195.5M, EPOCH TIME: 1748976539.786030
[06/03 14:48:59    768s] ### Add 31 auto generated vias to default rule
[06/03 14:48:59    768s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.010, REAL:0.013, MEM:15195.5M, EPOCH TIME: 1748976539.798654
[06/03 14:48:59    768s] Route Infrastructure Initialized for color support successfully.
[06/03 14:48:59    768s] Cell adder LLGs are deleted
[06/03 14:48:59    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:48:59    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:48:59    768s] # Building adder llgBox search-tree.
[06/03 14:48:59    768s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:48:59    768s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:15195.5M, EPOCH TIME: 1748976539.821366
[06/03 14:48:59    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:48:59    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:48:59    768s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:15195.5M, EPOCH TIME: 1748976539.822340
[06/03 14:48:59    768s] Max number of tech site patterns supported in site array is 256.
[06/03 14:48:59    768s] Core basic site is GF22_DST
[06/03 14:48:59    768s] Processing tracks to init pin-track alignment.
[06/03 14:48:59    768s] z: 1, totalTracks: 1
[06/03 14:48:59    768s] z: 3, totalTracks: 1
[06/03 14:48:59    768s] z: 5, totalTracks: 1
[06/03 14:48:59    768s] z: 7, totalTracks: 1
[06/03 14:49:00    771s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:49:00    771s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:49:00    771s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:49:00    771s] SiteArray: use 20,480 bytes
[06/03 14:49:00    771s] SiteArray: current memory after site array memory allocation 15227.5M
[06/03 14:49:00    771s] SiteArray: FP blocked sites are writable
[06/03 14:49:00    771s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:49:00    771s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:15227.5M, EPOCH TIME: 1748976540.312772
[06/03 14:49:00    773s] Process 45 wires and vias for routing blockage analysis
[06/03 14:49:00    773s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:1.910, REAL:0.291, MEM:15227.5M, EPOCH TIME: 1748976540.603918
[06/03 14:49:00    773s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:49:00    773s] Atter site array init, number of instance map data is 0.
[06/03 14:49:00    773s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:4.290, REAL:0.882, MEM:15227.5M, EPOCH TIME: 1748976540.704388
[06/03 14:49:00    773s] 
[06/03 14:49:00    773s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:49:00    773s] 
[06/03 14:49:00    773s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:49:00    773s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:4.290, REAL:0.886, MEM:15227.5M, EPOCH TIME: 1748976540.707758
[06/03 14:49:00    773s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:15227.5M, EPOCH TIME: 1748976540.707924
[06/03 14:49:00    773s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.020, REAL:0.002, MEM:15227.5M, EPOCH TIME: 1748976540.709497
[06/03 14:49:00    773s] [CPU] DPlace-Init (cpu=0:00:04.3, real=0:00:01.0, mem=15227.5MB).
[06/03 14:49:00    773s] OPERPROF:   Finished DPlace-Init at level 2, CPU:4.350, REAL:0.925, MEM:15227.5M, EPOCH TIME: 1748976540.710013
[06/03 14:49:00    773s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:4.350, REAL:0.926, MEM:15227.5M, EPOCH TIME: 1748976540.710177
[06/03 14:49:00    773s] OPERPROF: Starting Placement-Init-Reg-Wire-Search-Tree at level 1, MEM:15227.5M, EPOCH TIME: 1748976540.710340
[06/03 14:49:00    773s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:49:00    773s] OPERPROF: Finished Placement-Init-Reg-Wire-Search-Tree at level 1, CPU:0.000, REAL:0.001, MEM:15227.5M, EPOCH TIME: 1748976540.710918
[06/03 14:49:00    773s] OPERPROF: Starting Fix-Filler-Violations at level 1, MEM:15227.5M, EPOCH TIME: 1748976540.712115
[06/03 14:49:00    773s] For 8 new insts, OPERPROF: Finished Fix-Filler-Violations at level 1, CPU:0.000, REAL:0.002, MEM:15227.5M, EPOCH TIME: 1748976540.714371
[06/03 14:49:00    773s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:15227.5M, EPOCH TIME: 1748976540.714841
[06/03 14:49:00    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:199).
[06/03 14:49:00    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:00    773s] Cell adder LLGs are deleted
[06/03 14:49:00    773s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:00    773s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:00    773s] # Resetting pin-track-align track data.
[06/03 14:49:00    773s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.040, REAL:0.035, MEM:15223.5M, EPOCH TIME: 1748976540.750032
[06/03 14:49:07    774s] <CMD> verify_drc
[06/03 14:49:07    774s] #-check_same_via_cell true               # bool, default=false, user setting
[06/03 14:49:07    774s]  *** Starting Verify DRC (MEM: 15227.5) ***
[06/03 14:49:07    774s] 
[06/03 14:49:08    774s] ### Add 31 auto generated vias to default rule
[06/03 14:49:08    774s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:49:08    774s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 14:49:08    774s]   VERIFY DRC ...... Starting Verification
[06/03 14:49:08    774s]   VERIFY DRC ...... Initializing
[06/03 14:49:08    774s]   VERIFY DRC ...... Deleting Existing Violations
[06/03 14:49:08    774s]   VERIFY DRC ...... Creating Sub-Areas
[06/03 14:49:08    774s]  VERIFY_DRC: checking all layers except LB to LB ...
[06/03 14:49:08    774s] **WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[06/03 14:49:08    774s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[06/03 14:49:08    774s]   VERIFY DRC ...... Using new threading
[06/03 14:49:08    774s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[06/03 14:49:08    774s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/03 14:49:08    774s]  VERIFY_DRC: checking layers from LB to LB ...
[06/03 14:49:08    774s] **WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[06/03 14:49:08    774s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[06/03 14:49:08    774s]   VERIFY DRC ...... Using new threading
[06/03 14:49:08    774s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[06/03 14:49:08    774s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/03 14:49:08    774s] 
[06/03 14:49:08    774s]   Verification Complete : 0 Viols.
[06/03 14:49:08    774s] 
[06/03 14:49:08    774s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[06/03 14:49:08    774s] 
[06/03 14:49:20    777s] <CMD> checkPlace
[06/03 14:49:20    777s] OPERPROF: Starting checkPlace at level 1, MEM:15499.6M, EPOCH TIME: 1748976560.391137
[06/03 14:49:20    777s] Processing tracks to init pin-track alignment.
[06/03 14:49:20    777s] z: 1, totalTracks: 1
[06/03 14:49:20    777s] z: 3, totalTracks: 1
[06/03 14:49:20    777s] z: 5, totalTracks: 1
[06/03 14:49:20    777s] z: 7, totalTracks: 1
[06/03 14:49:20    777s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[06/03 14:49:20    777s] #spOpts: rpCkHalo=4 
[06/03 14:49:20    777s] Initializing Route Infrastructure for color support ...
[06/03 14:49:20    777s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:15499.6M, EPOCH TIME: 1748976560.392295
[06/03 14:49:20    777s] ### Add 31 auto generated vias to default rule
[06/03 14:49:20    777s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.007, MEM:15499.6M, EPOCH TIME: 1748976560.398980
[06/03 14:49:20    777s] Route Infrastructure Initialized for color support successfully.
[06/03 14:49:20    777s] Cell adder LLGs are deleted
[06/03 14:49:20    777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:20    777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:20    777s] # Building adder llgBox search-tree.
[06/03 14:49:20    777s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:49:20    777s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:15499.6M, EPOCH TIME: 1748976560.411124
[06/03 14:49:20    777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:20    777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:20    777s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:15499.6M, EPOCH TIME: 1748976560.411961
[06/03 14:49:20    777s] Max number of tech site patterns supported in site array is 256.
[06/03 14:49:20    777s] Core basic site is GF22_DST
[06/03 14:49:20    777s] Processing tracks to init pin-track alignment.
[06/03 14:49:20    777s] z: 1, totalTracks: 1
[06/03 14:49:20    777s] z: 3, totalTracks: 1
[06/03 14:49:20    777s] z: 5, totalTracks: 1
[06/03 14:49:20    777s] z: 7, totalTracks: 1
[06/03 14:49:20    779s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:49:20    779s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:49:20    779s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:49:20    779s] SiteArray: use 20,480 bytes
[06/03 14:49:20    779s] SiteArray: current memory after site array memory allocation 15499.6M
[06/03 14:49:20    779s] SiteArray: FP blocked sites are writable
[06/03 14:49:20    779s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:49:20    779s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:15499.6M, EPOCH TIME: 1748976560.860983
[06/03 14:49:21    781s] Process 45 wires and vias for routing blockage analysis
[06/03 14:49:21    781s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:2.330, REAL:0.327, MEM:15499.6M, EPOCH TIME: 1748976561.187653
[06/03 14:49:21    781s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:49:21    781s] Atter site array init, number of instance map data is 0.
[06/03 14:49:21    781s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:4.600, REAL:0.870, MEM:15499.6M, EPOCH TIME: 1748976561.281606
[06/03 14:49:21    781s] 
[06/03 14:49:21    781s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:49:21    781s] 
[06/03 14:49:21    781s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:49:21    781s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:4.600, REAL:0.873, MEM:15499.6M, EPOCH TIME: 1748976561.284256
[06/03 14:49:21    781s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15499.6M, EPOCH TIME: 1748976561.284810
[06/03 14:49:21    781s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:49:21    781s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15499.6M, EPOCH TIME: 1748976561.285251
[06/03 14:49:21    781s] Begin checking placement ... (start mem=15499.6M, init mem=15499.6M)
[06/03 14:49:21    781s] Begin checking exclusive groups violation ...
[06/03 14:49:21    781s] There are 0 groups to check, max #box is 0, total #box is 0
[06/03 14:49:21    781s] Finished checking exclusive groups violations. Found 0 Vio.
[06/03 14:49:21    783s] 
[06/03 14:49:21    783s] Running CheckPlace using 96 threads!...
[06/03 14:49:21    783s] 
[06/03 14:49:21    783s] ...checkPlace MT is done!
[06/03 14:49:36    903s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:15467.6M, EPOCH TIME: 1748976576.835713
[06/03 14:49:36    903s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:15467.6M, EPOCH TIME: 1748976576.836412
[06/03 14:49:36    903s] *info: Placed = 199            (Fixed = 142)
[06/03 14:49:36    903s] *info: Unplaced = 0           
[06/03 14:49:36    903s] Placement Density:99.20%(31/31)
[06/03 14:49:36    903s] Placement Density (including fixed std cells):99.58%(60/60)
[06/03 14:49:36    903s] Cell adder LLGs are deleted
[06/03 14:49:36    903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:199).
[06/03 14:49:36    903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:36    903s] # Resetting pin-track-align track data.
[06/03 14:49:36    903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:36    903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:49:36    903s] Finished checkPlace (total: cpu=0:02:06, real=0:00:16.0; vio checks: cpu=0:02:01, real=0:00:15.0; mem=15467.6M)
[06/03 14:49:36    903s] OPERPROF: Finished checkPlace at level 1, CPU:125.910, REAL:16.487, MEM:15467.6M, EPOCH TIME: 1748976576.877683
[06/03 14:52:13    934s] <CMD> streamOut adder.gds -mapFile /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_edi2gds_colored.layermap
[06/03 14:52:13    934s] Parse flat map file...
[06/03 14:52:13    934s] Writing GDSII file ...
[06/03 14:52:13    934s] 	****** db unit per micron = 1000 ******
[06/03 14:52:13    934s] 	****** output gds2 file unit per micron = 1000 ******
[06/03 14:52:13    934s] 	****** unit scaling factor = 1 ******
[06/03 14:52:13    934s] Output for instance
[06/03 14:52:13    934s] Output for bump
[06/03 14:52:13    934s] Output for physical terminals
[06/03 14:52:13    934s] Output for logical terminals
[06/03 14:52:13    934s] Output for regular nets
[06/03 14:52:13    934s] Output for special nets and metal fills
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 14:52:13    934s] **WARN: (EMS-27):	Message (IMPOGDS-1168) has exceeded the current message display limit of 20.
[06/03 14:52:13    934s] To increase the message display limit, refer to the product command reference manual.
[06/03 14:52:13    934s] Output for via structure generation total number 2
[06/03 14:52:13    934s] Statistics for GDS generated (version 3)
[06/03 14:52:13    934s] ----------------------------------------
[06/03 14:52:13    934s] Stream Out Layer Mapping Information:
[06/03 14:52:13    934s] GDS Layer Number          GDS Layer Name
[06/03 14:52:13    934s] ----------------------------------------
[06/03 14:52:13    934s]     62                           DIEAREA
[06/03 14:52:13    934s]     1019                           MIXVT
[06/03 14:52:13    934s]     676                       CLIB_MKR61
[06/03 14:52:13    934s]     513                        CLIB_MKR3
[06/03 14:52:13    934s]     690                       CLIB_MKR51
[06/03 14:52:13    934s]     651                        CLIB_MKR5
[06/03 14:52:13    934s]     675                       CLIB_MKR41
[06/03 14:52:13    934s]     141                               C5
[06/03 14:52:13    934s]     140                               C3
[06/03 14:52:13    934s]     187                               C1
[06/03 14:52:13    934s]     139                               QA
[06/03 14:52:13    934s]     39                                QB
[06/03 14:52:13    934s]     41                                C4
[06/03 14:52:13    934s]     197                               C2
[06/03 14:52:13    934s]     7                                 PC
[06/03 14:52:13    934s]     17                                M2
[06/03 14:52:13    934s]     153                               A4
[06/03 14:52:13    934s]     138                               A2
[06/03 14:52:13    934s]     213                               AY
[06/03 14:52:13    934s]     54                                JV
[06/03 14:52:13    934s]     55                                JW
[06/03 14:52:13    934s]     70                                VV
[06/03 14:52:13    934s]     33                                YS
[06/03 14:52:13    934s]     152                               A3
[06/03 14:52:13    934s]     188                               A1
[06/03 14:52:13    934s]     16                                V1
[06/03 14:52:13    934s]     14                                CA
[06/03 14:52:13    934s]     69                                LB
[06/03 14:52:13    934s]     15                                M1
[06/03 14:52:13    934s]     4349                              JA
[06/03 14:52:13    934s]     245                               CB
[06/03 14:52:13    934s]     511                        CLIB_MKR1
[06/03 14:52:13    934s]     514                        CLIB_MKR4
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Stream Out Information Processed for GDS version 3:
[06/03 14:52:13    934s] Units: 1000 DBU
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Object                             Count
[06/03 14:52:13    934s] ----------------------------------------
[06/03 14:52:13    934s] Instances                            199
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Ports/Pins                            29
[06/03 14:52:13    934s]     metal layer C1                    11
[06/03 14:52:13    934s]     metal layer C2                     5
[06/03 14:52:13    934s]     metal layer C3                     7
[06/03 14:52:13    934s]     metal layer C4                     1
[06/03 14:52:13    934s]     metal layer C5                     5
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Nets                                   0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s]     Via Instances                      0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Special Nets                          53
[06/03 14:52:13    934s]     metal layer M1                    49
[06/03 14:52:13    934s]     metal layer M2                     4
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s]     Via Instances                     38
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Metal Fills                            0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s]     Via Instances                      0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Metal FillOPCs                         0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s]     Via Instances                      0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Metal FillDRCs                         0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s]     Via Instances                      0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Text                                 107
[06/03 14:52:13    934s]     metal layer M1                     4
[06/03 14:52:13    934s]     metal layer M2                    36
[06/03 14:52:13    934s]     metal layer C1                    31
[06/03 14:52:13    934s]     metal layer C2                     7
[06/03 14:52:13    934s]     metal layer C3                    19
[06/03 14:52:13    934s]     metal layer C4                     1
[06/03 14:52:13    934s]     metal layer C5                     9
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Blockages                              0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Custom Text                            0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Custom Box                             0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] Trim Metal                             0
[06/03 14:52:13    934s] 
[06/03 14:52:13    934s] ######Streamout is finished!
[06/03 14:57:27    997s] <CMD> setFillerMode -core {UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1 } -diffCellViol true -fitGap true
[06/03 14:57:30    997s] <CMD> addFiller
[06/03 14:57:30    997s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 14:57:30    997s] 
[06/03 14:57:30    997s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15467.6M, EPOCH TIME: 1748977050.600250
[06/03 14:57:30    997s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15467.6M, EPOCH TIME: 1748977050.601428
[06/03 14:57:30    997s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15467.6M, EPOCH TIME: 1748977050.601779
[06/03 14:57:30    997s] Processing tracks to init pin-track alignment.
[06/03 14:57:30    997s] z: 1, totalTracks: 1
[06/03 14:57:30    997s] z: 3, totalTracks: 1
[06/03 14:57:30    997s] z: 5, totalTracks: 1
[06/03 14:57:30    997s] z: 7, totalTracks: 1
[06/03 14:57:30    997s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:57:30    997s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:57:30    997s] Initializing Route Infrastructure for color support ...
[06/03 14:57:30    997s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15467.6M, EPOCH TIME: 1748977050.603125
[06/03 14:57:30    997s] ### Add 31 auto generated vias to default rule
[06/03 14:57:30    998s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.020, REAL:0.008, MEM:15467.6M, EPOCH TIME: 1748977050.611498
[06/03 14:57:30    998s] Route Infrastructure Initialized for color support successfully.
[06/03 14:57:30    998s] Cell adder LLGs are deleted
[06/03 14:57:30    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:30    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:30    998s] # Building adder llgBox search-tree.
[06/03 14:57:30    998s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:57:30    998s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15467.6M, EPOCH TIME: 1748977050.627978
[06/03 14:57:30    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:30    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:30    998s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15467.6M, EPOCH TIME: 1748977050.628930
[06/03 14:57:30    998s] Max number of tech site patterns supported in site array is 256.
[06/03 14:57:30    998s] Core basic site is GF22_DST
[06/03 14:57:30    998s] Processing tracks to init pin-track alignment.
[06/03 14:57:30    998s] z: 1, totalTracks: 1
[06/03 14:57:30    998s] z: 3, totalTracks: 1
[06/03 14:57:30    998s] z: 5, totalTracks: 1
[06/03 14:57:30    998s] z: 7, totalTracks: 1
[06/03 14:57:31   1001s] After signature check, allow fast init is false, keep pre-filter is true.
[06/03 14:57:31   1001s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/03 14:57:31   1001s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:57:31   1001s] SiteArray: use 20,480 bytes
[06/03 14:57:31   1001s] SiteArray: current memory after site array memory allocation 15499.6M
[06/03 14:57:31   1001s] SiteArray: FP blocked sites are writable
[06/03 14:57:31   1001s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:57:31   1001s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15499.6M, EPOCH TIME: 1748977051.188672
[06/03 14:57:31   1003s] Process 45 wires and vias for routing blockage analysis
[06/03 14:57:31   1003s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.050, REAL:0.305, MEM:15499.6M, EPOCH TIME: 1748977051.493285
[06/03 14:57:31   1003s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:57:31   1003s] Atter site array init, number of instance map data is 0.
[06/03 14:57:31   1003s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:5.360, REAL:0.949, MEM:15499.6M, EPOCH TIME: 1748977051.577970
[06/03 14:57:31   1003s] 
[06/03 14:57:31   1003s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:57:31   1003s] 
[06/03 14:57:31   1003s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:57:31   1003s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:5.370, REAL:0.953, MEM:15499.6M, EPOCH TIME: 1748977051.581055
[06/03 14:57:31   1003s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15499.6M, EPOCH TIME: 1748977051.581222
[06/03 14:57:31   1003s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.002, MEM:15499.6M, EPOCH TIME: 1748977051.582763
[06/03 14:57:31   1003s] [CPU] DPlace-Init (cpu=0:00:05.4, real=0:00:01.0, mem=15499.6MB).
[06/03 14:57:31   1003s] OPERPROF:     Finished DPlace-Init at level 3, CPU:5.410, REAL:0.981, MEM:15499.6M, EPOCH TIME: 1748977051.583255
[06/03 14:57:31   1003s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:5.410, REAL:0.982, MEM:15499.6M, EPOCH TIME: 1748977051.583396
[06/03 14:57:31   1003s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15499.6M, EPOCH TIME: 1748977051.583536
[06/03 14:57:31   1003s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:57:31   1003s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15499.6M, EPOCH TIME: 1748977051.583950
[06/03 14:57:31   1003s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15499.6M, EPOCH TIME: 1748977051.584771
[06/03 14:57:31   1003s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15499.6M, EPOCH TIME: 1748977051.584941
[06/03 14:57:31   1003s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15499.6M, EPOCH TIME: 1748977051.585179
[06/03 14:57:31   1003s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15499.6M, EPOCH TIME: 1748977051.585415
[06/03 14:57:31   1003s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15499.6M, EPOCH TIME: 1748977051.585565
[06/03 14:57:31   1003s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15499.6M, EPOCH TIME: 1748977051.585740
[06/03 14:57:31   1003s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:57:31   1005s] AddFiller main function time CPU:0.000, REAL:0.282
[06/03 14:57:31   1005s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:57:31   1005s] *INFO: Adding fillers to top-module.
[06/03 14:57:31   1005s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:57:31   1005s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:2.360, REAL:0.283, MEM:15467.6M, EPOCH TIME: 1748977051.868938
[06/03 14:57:31   1005s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:2.360, REAL:0.284, MEM:15467.6M, EPOCH TIME: 1748977051.869254
[06/03 14:57:31   1005s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:2.360, REAL:0.284, MEM:15467.6M, EPOCH TIME: 1748977051.869436
[06/03 14:57:31   1005s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:2.360, REAL:0.285, MEM:15467.6M, EPOCH TIME: 1748977051.869609
[06/03 14:57:31   1005s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 14:57:31   1005s] *INFO: Second pass addFiller without DRC checking.
[06/03 14:57:31   1005s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15467.6M, EPOCH TIME: 1748977051.869891
[06/03 14:57:31   1005s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15467.6M, EPOCH TIME: 1748977051.870030
[06/03 14:57:31   1005s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15467.6M, EPOCH TIME: 1748977051.870184
[06/03 14:57:31   1005s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15467.6M, EPOCH TIME: 1748977051.870350
[06/03 14:57:31   1005s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15467.6M, EPOCH TIME: 1748977051.870487
[06/03 14:57:31   1005s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15467.6M, EPOCH TIME: 1748977051.870655
[06/03 14:57:31   1005s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:57:32   1007s] AddFiller main function time CPU:0.000, REAL:0.204
[06/03 14:57:32   1007s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:57:32   1007s] *INFO: Adding fillers to top-module.
[06/03 14:57:32   1007s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:57:32   1007s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.550, REAL:0.205, MEM:15467.6M, EPOCH TIME: 1748977052.075631
[06/03 14:57:32   1007s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.560, REAL:0.206, MEM:15467.6M, EPOCH TIME: 1748977052.075989
[06/03 14:57:32   1007s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.560, REAL:0.206, MEM:15467.6M, EPOCH TIME: 1748977052.076183
[06/03 14:57:32   1007s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.560, REAL:0.206, MEM:15467.6M, EPOCH TIME: 1748977052.076326
[06/03 14:57:32   1007s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15467.6M, EPOCH TIME: 1748977052.076477
[06/03 14:57:32   1007s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:199).
[06/03 14:57:32   1007s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:32   1007s] Cell adder LLGs are deleted
[06/03 14:57:32   1007s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:32   1007s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:32   1007s] # Resetting pin-track-align track data.
[06/03 14:57:32   1007s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.032, MEM:15191.6M, EPOCH TIME: 1748977052.108521
[06/03 14:57:32   1007s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:9.360, REAL:1.508, MEM:15191.6M, EPOCH TIME: 1748977052.108749
[06/03 14:57:42   1009s] <CMD> addFiller
[06/03 14:57:42   1009s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 14:57:42   1009s] 
[06/03 14:57:42   1009s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15195.6M, EPOCH TIME: 1748977062.913645
[06/03 14:57:42   1009s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15195.6M, EPOCH TIME: 1748977062.914942
[06/03 14:57:42   1009s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15195.6M, EPOCH TIME: 1748977062.915651
[06/03 14:57:42   1009s] Processing tracks to init pin-track alignment.
[06/03 14:57:42   1009s] z: 1, totalTracks: 1
[06/03 14:57:42   1009s] z: 3, totalTracks: 1
[06/03 14:57:42   1009s] z: 5, totalTracks: 1
[06/03 14:57:42   1009s] z: 7, totalTracks: 1
[06/03 14:57:42   1009s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:57:42   1009s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:57:42   1009s] Initializing Route Infrastructure for color support ...
[06/03 14:57:42   1009s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15195.6M, EPOCH TIME: 1748977062.917503
[06/03 14:57:42   1009s] ### Add 31 auto generated vias to default rule
[06/03 14:57:42   1009s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.006, MEM:15195.6M, EPOCH TIME: 1748977062.923052
[06/03 14:57:42   1009s] Route Infrastructure Initialized for color support successfully.
[06/03 14:57:42   1009s] Cell adder LLGs are deleted
[06/03 14:57:42   1009s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:42   1009s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:42   1009s] # Building adder llgBox search-tree.
[06/03 14:57:42   1009s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:57:42   1009s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15195.6M, EPOCH TIME: 1748977062.935086
[06/03 14:57:42   1009s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:42   1009s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:42   1009s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15195.6M, EPOCH TIME: 1748977062.935849
[06/03 14:57:42   1009s] Max number of tech site patterns supported in site array is 256.
[06/03 14:57:42   1009s] Core basic site is GF22_DST
[06/03 14:57:42   1009s] Processing tracks to init pin-track alignment.
[06/03 14:57:42   1009s] z: 1, totalTracks: 1
[06/03 14:57:42   1009s] z: 3, totalTracks: 1
[06/03 14:57:42   1009s] z: 5, totalTracks: 1
[06/03 14:57:42   1009s] z: 7, totalTracks: 1
[06/03 14:57:43   1011s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 14:57:43   1011s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:57:43   1011s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:57:43   1011s] SiteArray: use 20,480 bytes
[06/03 14:57:43   1011s] SiteArray: current memory after site array memory allocation 15227.7M
[06/03 14:57:43   1011s] SiteArray: FP blocked sites are writable
[06/03 14:57:43   1011s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:57:43   1011s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15227.7M, EPOCH TIME: 1748977063.393502
[06/03 14:57:43   1015s] Process 45 wires and vias for routing blockage analysis
[06/03 14:57:43   1015s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:3.480, REAL:0.448, MEM:15227.7M, EPOCH TIME: 1748977063.841533
[06/03 14:57:43   1015s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:57:43   1015s] Atter site array init, number of instance map data is 0.
[06/03 14:57:43   1015s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:5.700, REAL:0.979, MEM:15227.7M, EPOCH TIME: 1748977063.914740
[06/03 14:57:43   1015s] 
[06/03 14:57:43   1015s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:57:43   1015s] 
[06/03 14:57:43   1015s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:57:43   1015s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:5.720, REAL:0.983, MEM:15227.7M, EPOCH TIME: 1748977063.917778
[06/03 14:57:43   1015s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15227.7M, EPOCH TIME: 1748977063.917943
[06/03 14:57:43   1015s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:15227.7M, EPOCH TIME: 1748977063.919357
[06/03 14:57:43   1015s] [CPU] DPlace-Init (cpu=0:00:05.7, real=0:00:01.0, mem=15227.7MB).
[06/03 14:57:43   1015s] OPERPROF:     Finished DPlace-Init at level 3, CPU:5.730, REAL:1.004, MEM:15227.7M, EPOCH TIME: 1748977063.919894
[06/03 14:57:43   1015s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:5.730, REAL:1.005, MEM:15227.7M, EPOCH TIME: 1748977063.920033
[06/03 14:57:43   1015s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15227.7M, EPOCH TIME: 1748977063.920169
[06/03 14:57:43   1015s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:57:43   1015s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15227.7M, EPOCH TIME: 1748977063.920573
[06/03 14:57:43   1015s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15227.7M, EPOCH TIME: 1748977063.921220
[06/03 14:57:43   1015s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15227.7M, EPOCH TIME: 1748977063.921378
[06/03 14:57:43   1015s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15227.7M, EPOCH TIME: 1748977063.921618
[06/03 14:57:43   1015s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15227.7M, EPOCH TIME: 1748977063.921872
[06/03 14:57:43   1015s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15227.7M, EPOCH TIME: 1748977063.922018
[06/03 14:57:43   1015s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15227.7M, EPOCH TIME: 1748977063.922165
[06/03 14:57:43   1015s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:57:44   1017s] AddFiller main function time CPU:0.000, REAL:0.261
[06/03 14:57:44   1017s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:57:44   1017s] *INFO: Adding fillers to top-module.
[06/03 14:57:44   1017s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:57:44   1017s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.920, REAL:0.262, MEM:15195.7M, EPOCH TIME: 1748977064.183802
[06/03 14:57:44   1017s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.930, REAL:0.262, MEM:15195.7M, EPOCH TIME: 1748977064.184159
[06/03 14:57:44   1017s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.940, REAL:0.263, MEM:15195.7M, EPOCH TIME: 1748977064.184351
[06/03 14:57:44   1017s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.940, REAL:0.263, MEM:15195.7M, EPOCH TIME: 1748977064.184496
[06/03 14:57:44   1017s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 14:57:44   1017s] *INFO: Second pass addFiller without DRC checking.
[06/03 14:57:44   1017s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15195.7M, EPOCH TIME: 1748977064.184817
[06/03 14:57:44   1017s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15195.7M, EPOCH TIME: 1748977064.184964
[06/03 14:57:44   1017s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15195.7M, EPOCH TIME: 1748977064.185124
[06/03 14:57:44   1017s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15195.7M, EPOCH TIME: 1748977064.185298
[06/03 14:57:44   1017s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15195.7M, EPOCH TIME: 1748977064.185440
[06/03 14:57:44   1017s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15195.7M, EPOCH TIME: 1748977064.185613
[06/03 14:57:44   1017s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:57:44   1018s] AddFiller main function time CPU:0.000, REAL:0.167
[06/03 14:57:44   1018s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:57:44   1018s] *INFO: Adding fillers to top-module.
[06/03 14:57:44   1018s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:57:44   1018s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.370, REAL:0.168, MEM:15195.7M, EPOCH TIME: 1748977064.353645
[06/03 14:57:44   1018s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.370, REAL:0.169, MEM:15195.7M, EPOCH TIME: 1748977064.353984
[06/03 14:57:44   1018s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.370, REAL:0.169, MEM:15195.7M, EPOCH TIME: 1748977064.354194
[06/03 14:57:44   1018s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.370, REAL:0.170, MEM:15195.7M, EPOCH TIME: 1748977064.354337
[06/03 14:57:44   1018s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15195.7M, EPOCH TIME: 1748977064.354484
[06/03 14:57:44   1018s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:199).
[06/03 14:57:44   1018s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:44   1018s] Cell adder LLGs are deleted
[06/03 14:57:44   1018s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:44   1018s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:57:44   1018s] # Resetting pin-track-align track data.
[06/03 14:57:44   1018s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.029, MEM:15191.6M, EPOCH TIME: 1748977064.383971
[06/03 14:57:44   1018s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:9.080, REAL:1.471, MEM:15191.6M, EPOCH TIME: 1748977064.384161
[06/03 14:57:59   1021s] <CMD> setFillerMode -core UDB116SVT24_FILL_ECOCT1 -diffCellViol true -fitGap true
[06/03 14:58:02   1022s] <CMD> addFiller
[06/03 14:58:02   1022s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 14:58:02   1022s] 
[06/03 14:58:02   1022s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15195.7M, EPOCH TIME: 1748977082.992180
[06/03 14:58:02   1022s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15195.7M, EPOCH TIME: 1748977082.993282
[06/03 14:58:02   1022s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15195.7M, EPOCH TIME: 1748977082.994055
[06/03 14:58:02   1022s] Processing tracks to init pin-track alignment.
[06/03 14:58:02   1022s] z: 1, totalTracks: 1
[06/03 14:58:02   1022s] z: 3, totalTracks: 1
[06/03 14:58:02   1022s] z: 5, totalTracks: 1
[06/03 14:58:02   1022s] z: 7, totalTracks: 1
[06/03 14:58:02   1022s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:58:02   1022s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:58:02   1022s] Initializing Route Infrastructure for color support ...
[06/03 14:58:02   1022s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15195.7M, EPOCH TIME: 1748977082.995490
[06/03 14:58:02   1022s] ### Add 31 auto generated vias to default rule
[06/03 14:58:03   1022s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.007, MEM:15195.7M, EPOCH TIME: 1748977083.002916
[06/03 14:58:03   1022s] Route Infrastructure Initialized for color support successfully.
[06/03 14:58:03   1022s] Cell adder LLGs are deleted
[06/03 14:58:03   1022s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:03   1022s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:03   1022s] # Building adder llgBox search-tree.
[06/03 14:58:03   1022s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:58:03   1022s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15195.7M, EPOCH TIME: 1748977083.020328
[06/03 14:58:03   1022s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:03   1022s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:03   1022s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15195.7M, EPOCH TIME: 1748977083.021126
[06/03 14:58:03   1022s] Max number of tech site patterns supported in site array is 256.
[06/03 14:58:03   1022s] Core basic site is GF22_DST
[06/03 14:58:03   1022s] Processing tracks to init pin-track alignment.
[06/03 14:58:03   1022s] z: 1, totalTracks: 1
[06/03 14:58:03   1022s] z: 3, totalTracks: 1
[06/03 14:58:03   1022s] z: 5, totalTracks: 1
[06/03 14:58:03   1022s] z: 7, totalTracks: 1
[06/03 14:58:03   1025s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 14:58:03   1025s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:58:03   1025s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:58:03   1025s] SiteArray: use 20,480 bytes
[06/03 14:58:03   1025s] SiteArray: current memory after site array memory allocation 15227.7M
[06/03 14:58:03   1025s] SiteArray: FP blocked sites are writable
[06/03 14:58:03   1025s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:58:03   1025s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15227.7M, EPOCH TIME: 1748977083.543747
[06/03 14:58:03   1027s] Process 45 wires and vias for routing blockage analysis
[06/03 14:58:03   1027s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.490, REAL:0.314, MEM:15227.7M, EPOCH TIME: 1748977083.857957
[06/03 14:58:03   1027s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:58:03   1027s] Atter site array init, number of instance map data is 0.
[06/03 14:58:03   1027s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:5.190, REAL:0.934, MEM:15227.7M, EPOCH TIME: 1748977083.955417
[06/03 14:58:03   1027s] 
[06/03 14:58:03   1027s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:58:03   1027s] 
[06/03 14:58:03   1027s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:58:03   1027s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:5.210, REAL:0.938, MEM:15227.7M, EPOCH TIME: 1748977083.958634
[06/03 14:58:03   1027s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15227.7M, EPOCH TIME: 1748977083.958821
[06/03 14:58:03   1027s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.002, MEM:15227.7M, EPOCH TIME: 1748977083.960395
[06/03 14:58:03   1027s] [CPU] DPlace-Init (cpu=0:00:05.3, real=0:00:01.0, mem=15227.7MB).
[06/03 14:58:03   1027s] OPERPROF:     Finished DPlace-Init at level 3, CPU:5.250, REAL:0.967, MEM:15227.7M, EPOCH TIME: 1748977083.960896
[06/03 14:58:03   1027s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:5.250, REAL:0.968, MEM:15227.7M, EPOCH TIME: 1748977083.961049
[06/03 14:58:03   1027s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15227.7M, EPOCH TIME: 1748977083.961198
[06/03 14:58:03   1027s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:58:03   1027s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15227.7M, EPOCH TIME: 1748977083.961638
[06/03 14:58:03   1027s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15227.7M, EPOCH TIME: 1748977083.962284
[06/03 14:58:03   1027s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15227.7M, EPOCH TIME: 1748977083.962453
[06/03 14:58:03   1027s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15227.7M, EPOCH TIME: 1748977083.962691
[06/03 14:58:03   1027s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15227.7M, EPOCH TIME: 1748977083.962935
[06/03 14:58:03   1027s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15227.7M, EPOCH TIME: 1748977083.963091
[06/03 14:58:03   1027s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15227.7M, EPOCH TIME: 1748977083.963255
[06/03 14:58:03   1027s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:58:04   1030s] AddFiller main function time CPU:0.000, REAL:0.361
[06/03 14:58:04   1030s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:58:04   1030s] *INFO: Adding fillers to top-module.
[06/03 14:58:04   1030s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:58:04   1030s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:2.900, REAL:0.362, MEM:15195.7M, EPOCH TIME: 1748977084.325211
[06/03 14:58:04   1030s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:2.900, REAL:0.362, MEM:15195.7M, EPOCH TIME: 1748977084.325520
[06/03 14:58:04   1030s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:2.900, REAL:0.363, MEM:15195.7M, EPOCH TIME: 1748977084.325748
[06/03 14:58:04   1030s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:2.900, REAL:0.364, MEM:15195.7M, EPOCH TIME: 1748977084.325892
[06/03 14:58:04   1030s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 14:58:04   1030s] *INFO: Second pass addFiller without DRC checking.
[06/03 14:58:04   1030s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15195.7M, EPOCH TIME: 1748977084.326171
[06/03 14:58:04   1030s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15195.7M, EPOCH TIME: 1748977084.326312
[06/03 14:58:04   1030s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15195.7M, EPOCH TIME: 1748977084.326466
[06/03 14:58:04   1030s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15195.7M, EPOCH TIME: 1748977084.326671
[06/03 14:58:04   1030s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15195.7M, EPOCH TIME: 1748977084.326824
[06/03 14:58:04   1030s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15195.7M, EPOCH TIME: 1748977084.326971
[06/03 14:58:04   1030s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:58:04   1032s] AddFiller main function time CPU:0.000, REAL:0.259
[06/03 14:58:04   1032s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:58:04   1032s] *INFO: Adding fillers to top-module.
[06/03 14:58:04   1032s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:58:04   1032s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.690, REAL:0.260, MEM:15195.7M, EPOCH TIME: 1748977084.587022
[06/03 14:58:04   1032s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.690, REAL:0.261, MEM:15195.7M, EPOCH TIME: 1748977084.587332
[06/03 14:58:04   1032s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.690, REAL:0.261, MEM:15195.7M, EPOCH TIME: 1748977084.587521
[06/03 14:58:04   1032s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.690, REAL:0.262, MEM:15195.7M, EPOCH TIME: 1748977084.587698
[06/03 14:58:04   1032s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15195.7M, EPOCH TIME: 1748977084.587860
[06/03 14:58:04   1032s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:199).
[06/03 14:58:04   1032s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:04   1032s] Cell adder LLGs are deleted
[06/03 14:58:04   1032s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:04   1032s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:04   1032s] # Resetting pin-track-align track data.
[06/03 14:58:04   1032s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.027, MEM:15191.7M, EPOCH TIME: 1748977084.615015
[06/03 14:58:04   1032s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:9.870, REAL:1.623, MEM:15191.7M, EPOCH TIME: 1748977084.615199
[06/03 14:58:11   1034s] <CMD> setFillerMode -reset
[06/03 14:58:11   1034s] -core ""
[06/03 14:58:11   1034s] -diffCellViol false
[06/03 14:58:28   1037s] <CMD> setFillerMode -core UDB116SVT24_FILL_ECOCT1 -diffCellViol true
[06/03 14:58:33   1038s] <CMD> addFiller
[06/03 14:58:33   1038s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 14:58:33   1038s] 
[06/03 14:58:33   1038s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15195.8M, EPOCH TIME: 1748977113.856021
[06/03 14:58:33   1038s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15195.8M, EPOCH TIME: 1748977113.856956
[06/03 14:58:33   1038s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15195.8M, EPOCH TIME: 1748977113.857348
[06/03 14:58:33   1038s] Processing tracks to init pin-track alignment.
[06/03 14:58:33   1038s] z: 1, totalTracks: 1
[06/03 14:58:33   1038s] z: 3, totalTracks: 1
[06/03 14:58:33   1038s] z: 5, totalTracks: 1
[06/03 14:58:33   1038s] z: 7, totalTracks: 1
[06/03 14:58:33   1038s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:58:33   1038s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:58:33   1038s] Initializing Route Infrastructure for color support ...
[06/03 14:58:33   1038s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15195.8M, EPOCH TIME: 1748977113.858959
[06/03 14:58:33   1038s] ### Add 31 auto generated vias to default rule
[06/03 14:58:33   1038s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.009, MEM:15195.8M, EPOCH TIME: 1748977113.868028
[06/03 14:58:33   1038s] Route Infrastructure Initialized for color support successfully.
[06/03 14:58:33   1038s] Cell adder LLGs are deleted
[06/03 14:58:33   1038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:33   1038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:33   1038s] # Building adder llgBox search-tree.
[06/03 14:58:33   1038s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:58:33   1038s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15195.8M, EPOCH TIME: 1748977113.881140
[06/03 14:58:33   1038s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:33   1038s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:33   1038s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15195.8M, EPOCH TIME: 1748977113.881962
[06/03 14:58:33   1038s] Max number of tech site patterns supported in site array is 256.
[06/03 14:58:33   1038s] Core basic site is GF22_DST
[06/03 14:58:33   1038s] Processing tracks to init pin-track alignment.
[06/03 14:58:33   1038s] z: 1, totalTracks: 1
[06/03 14:58:33   1038s] z: 3, totalTracks: 1
[06/03 14:58:33   1038s] z: 5, totalTracks: 1
[06/03 14:58:33   1038s] z: 7, totalTracks: 1
[06/03 14:58:34   1041s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 14:58:34   1041s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:58:34   1041s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:58:34   1041s] SiteArray: use 20,480 bytes
[06/03 14:58:34   1041s] SiteArray: current memory after site array memory allocation 15227.8M
[06/03 14:58:34   1041s] SiteArray: FP blocked sites are writable
[06/03 14:58:34   1041s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:58:34   1041s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15227.8M, EPOCH TIME: 1748977114.347290
[06/03 14:58:34   1043s] Process 45 wires and vias for routing blockage analysis
[06/03 14:58:34   1043s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.410, REAL:0.363, MEM:15227.8M, EPOCH TIME: 1748977114.709965
[06/03 14:58:34   1043s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:58:34   1043s] Atter site array init, number of instance map data is 0.
[06/03 14:58:34   1043s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.990, REAL:0.922, MEM:15227.8M, EPOCH TIME: 1748977114.804094
[06/03 14:58:34   1043s] 
[06/03 14:58:34   1043s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:58:34   1043s] 
[06/03 14:58:34   1043s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:58:34   1043s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.990, REAL:0.926, MEM:15227.8M, EPOCH TIME: 1748977114.807143
[06/03 14:58:34   1043s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15227.8M, EPOCH TIME: 1748977114.807323
[06/03 14:58:34   1043s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.001, MEM:15227.8M, EPOCH TIME: 1748977114.808755
[06/03 14:58:34   1043s] [CPU] DPlace-Init (cpu=0:00:05.0, real=0:00:01.0, mem=15227.8MB).
[06/03 14:58:34   1043s] OPERPROF:     Finished DPlace-Init at level 3, CPU:5.020, REAL:0.952, MEM:15227.8M, EPOCH TIME: 1748977114.809263
[06/03 14:58:34   1043s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:5.030, REAL:0.952, MEM:15227.8M, EPOCH TIME: 1748977114.809412
[06/03 14:58:34   1043s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15227.8M, EPOCH TIME: 1748977114.809580
[06/03 14:58:34   1043s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:58:34   1043s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15227.8M, EPOCH TIME: 1748977114.810018
[06/03 14:58:34   1043s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15227.8M, EPOCH TIME: 1748977114.810737
[06/03 14:58:34   1043s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15227.8M, EPOCH TIME: 1748977114.810918
[06/03 14:58:34   1043s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15227.8M, EPOCH TIME: 1748977114.811155
[06/03 14:58:34   1043s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15227.8M, EPOCH TIME: 1748977114.811410
[06/03 14:58:34   1043s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15227.8M, EPOCH TIME: 1748977114.811581
[06/03 14:58:34   1043s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15227.8M, EPOCH TIME: 1748977114.811755
[06/03 14:58:34   1043s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:58:35   1047s] AddFiller main function time CPU:0.000, REAL:0.540
[06/03 14:58:35   1047s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:58:35   1047s] *INFO: Adding fillers to top-module.
[06/03 14:58:35   1047s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:58:35   1047s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:3.400, REAL:0.541, MEM:15195.8M, EPOCH TIME: 1748977115.352373
[06/03 14:58:35   1047s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:3.400, REAL:0.541, MEM:15195.8M, EPOCH TIME: 1748977115.352763
[06/03 14:58:35   1047s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:3.400, REAL:0.542, MEM:15195.8M, EPOCH TIME: 1748977115.352977
[06/03 14:58:35   1047s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:3.400, REAL:0.542, MEM:15195.8M, EPOCH TIME: 1748977115.353123
[06/03 14:58:35   1047s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 14:58:35   1047s] *INFO: Second pass addFiller without DRC checking.
[06/03 14:58:35   1047s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15195.8M, EPOCH TIME: 1748977115.353410
[06/03 14:58:35   1047s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15195.8M, EPOCH TIME: 1748977115.353581
[06/03 14:58:35   1047s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15195.8M, EPOCH TIME: 1748977115.353748
[06/03 14:58:35   1047s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15195.8M, EPOCH TIME: 1748977115.353926
[06/03 14:58:35   1047s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15195.8M, EPOCH TIME: 1748977115.354067
[06/03 14:58:35   1047s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15195.8M, EPOCH TIME: 1748977115.354216
[06/03 14:58:35   1047s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:58:35   1048s] AddFiller main function time CPU:0.000, REAL:0.146
[06/03 14:58:35   1048s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:58:35   1048s] *INFO: Adding fillers to top-module.
[06/03 14:58:35   1048s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:58:35   1048s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.260, REAL:0.147, MEM:15195.8M, EPOCH TIME: 1748977115.500775
[06/03 14:58:35   1048s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.260, REAL:0.147, MEM:15195.8M, EPOCH TIME: 1748977115.501077
[06/03 14:58:35   1048s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.260, REAL:0.148, MEM:15195.8M, EPOCH TIME: 1748977115.501286
[06/03 14:58:35   1048s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.260, REAL:0.148, MEM:15195.8M, EPOCH TIME: 1748977115.501426
[06/03 14:58:35   1048s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15195.8M, EPOCH TIME: 1748977115.501598
[06/03 14:58:35   1048s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:199).
[06/03 14:58:35   1048s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:35   1048s] Cell adder LLGs are deleted
[06/03 14:58:35   1048s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:35   1048s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:35   1048s] # Resetting pin-track-align track data.
[06/03 14:58:35   1048s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.029, MEM:15191.8M, EPOCH TIME: 1748977115.530571
[06/03 14:58:35   1048s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:9.720, REAL:1.675, MEM:15191.8M, EPOCH TIME: 1748977115.530767
[06/03 14:58:52   1051s] <CMD> setFillerMode -core UDB116SVT24_FILL_ECOCT1 -diffCellViol false -fitGap true
[06/03 14:58:53   1052s] <CMD> addFiller
[06/03 14:58:53   1052s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 14:58:53   1052s] 
[06/03 14:58:53   1052s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15195.8M, EPOCH TIME: 1748977133.603961
[06/03 14:58:53   1052s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15195.8M, EPOCH TIME: 1748977133.604459
[06/03 14:58:53   1052s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15195.8M, EPOCH TIME: 1748977133.604802
[06/03 14:58:53   1052s] Processing tracks to init pin-track alignment.
[06/03 14:58:53   1052s] z: 1, totalTracks: 1
[06/03 14:58:53   1052s] z: 3, totalTracks: 1
[06/03 14:58:53   1052s] z: 5, totalTracks: 1
[06/03 14:58:53   1052s] z: 7, totalTracks: 1
[06/03 14:58:53   1052s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 14:58:53   1052s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 14:58:53   1052s] Initializing Route Infrastructure for color support ...
[06/03 14:58:53   1052s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15195.8M, EPOCH TIME: 1748977133.605855
[06/03 14:58:53   1052s] ### Add 31 auto generated vias to default rule
[06/03 14:58:53   1052s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.009, MEM:15195.8M, EPOCH TIME: 1748977133.615203
[06/03 14:58:53   1052s] Route Infrastructure Initialized for color support successfully.
[06/03 14:58:53   1052s] Cell adder LLGs are deleted
[06/03 14:58:53   1052s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:53   1052s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:53   1052s] # Building adder llgBox search-tree.
[06/03 14:58:53   1052s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 14:58:53   1052s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15195.8M, EPOCH TIME: 1748977133.626441
[06/03 14:58:53   1052s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:53   1052s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:53   1052s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15195.8M, EPOCH TIME: 1748977133.627427
[06/03 14:58:53   1052s] Max number of tech site patterns supported in site array is 256.
[06/03 14:58:53   1052s] Core basic site is GF22_DST
[06/03 14:58:53   1052s] Processing tracks to init pin-track alignment.
[06/03 14:58:53   1052s] z: 1, totalTracks: 1
[06/03 14:58:53   1052s] z: 3, totalTracks: 1
[06/03 14:58:53   1052s] z: 5, totalTracks: 1
[06/03 14:58:53   1052s] z: 7, totalTracks: 1
[06/03 14:58:54   1054s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 14:58:54   1054s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 14:58:54   1054s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 14:58:54   1054s] SiteArray: use 20,480 bytes
[06/03 14:58:54   1054s] SiteArray: current memory after site array memory allocation 15227.9M
[06/03 14:58:54   1054s] SiteArray: FP blocked sites are writable
[06/03 14:58:54   1054s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 14:58:54   1054s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15227.9M, EPOCH TIME: 1748977134.105590
[06/03 14:58:54   1056s] Process 45 wires and vias for routing blockage analysis
[06/03 14:58:54   1056s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.220, REAL:0.302, MEM:15227.9M, EPOCH TIME: 1748977134.407272
[06/03 14:58:54   1056s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 14:58:54   1056s] Atter site array init, number of instance map data is 0.
[06/03 14:58:54   1056s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.550, REAL:0.877, MEM:15227.9M, EPOCH TIME: 1748977134.504750
[06/03 14:58:54   1056s] 
[06/03 14:58:54   1056s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 14:58:54   1056s] 
[06/03 14:58:54   1056s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 14:58:54   1056s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.570, REAL:0.881, MEM:15227.9M, EPOCH TIME: 1748977134.507759
[06/03 14:58:54   1056s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15227.9M, EPOCH TIME: 1748977134.507925
[06/03 14:58:54   1056s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.002, MEM:15227.9M, EPOCH TIME: 1748977134.509427
[06/03 14:58:54   1056s] [CPU] DPlace-Init (cpu=0:00:04.6, real=0:00:01.0, mem=15227.9MB).
[06/03 14:58:54   1056s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.590, REAL:0.905, MEM:15227.9M, EPOCH TIME: 1748977134.509898
[06/03 14:58:54   1056s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:4.600, REAL:0.906, MEM:15227.9M, EPOCH TIME: 1748977134.510049
[06/03 14:58:54   1056s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15227.9M, EPOCH TIME: 1748977134.510188
[06/03 14:58:54   1056s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 14:58:54   1056s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15227.9M, EPOCH TIME: 1748977134.510595
[06/03 14:58:54   1056s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15227.9M, EPOCH TIME: 1748977134.511214
[06/03 14:58:54   1056s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15227.9M, EPOCH TIME: 1748977134.511372
[06/03 14:58:54   1056s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15227.9M, EPOCH TIME: 1748977134.511594
[06/03 14:58:54   1056s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15227.9M, EPOCH TIME: 1748977134.511850
[06/03 14:58:54   1056s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15227.9M, EPOCH TIME: 1748977134.511991
[06/03 14:58:54   1056s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15227.9M, EPOCH TIME: 1748977134.512138
[06/03 14:58:54   1056s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:58:54   1059s] AddFiller main function time CPU:0.000, REAL:0.271
[06/03 14:58:54   1059s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:58:54   1059s] *INFO: Adding fillers to top-module.
[06/03 14:58:54   1059s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:58:54   1059s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:2.330, REAL:0.271, MEM:15195.8M, EPOCH TIME: 1748977134.783532
[06/03 14:58:54   1059s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:2.330, REAL:0.272, MEM:15195.8M, EPOCH TIME: 1748977134.783877
[06/03 14:58:54   1059s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:2.330, REAL:0.273, MEM:15195.8M, EPOCH TIME: 1748977134.784063
[06/03 14:58:54   1059s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:2.330, REAL:0.273, MEM:15195.8M, EPOCH TIME: 1748977134.784202
[06/03 14:58:54   1059s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 14:58:54   1059s] *INFO: Second pass addFiller without DRC checking.
[06/03 14:58:54   1059s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15195.8M, EPOCH TIME: 1748977134.784491
[06/03 14:58:54   1059s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15195.8M, EPOCH TIME: 1748977134.784657
[06/03 14:58:54   1059s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15195.8M, EPOCH TIME: 1748977134.784828
[06/03 14:58:54   1059s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15195.8M, EPOCH TIME: 1748977134.785000
[06/03 14:58:54   1059s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15195.8M, EPOCH TIME: 1748977134.785137
[06/03 14:58:54   1059s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15195.8M, EPOCH TIME: 1748977134.785280
[06/03 14:58:54   1059s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 14:58:54   1060s] AddFiller main function time CPU:0.000, REAL:0.202
[06/03 14:58:54   1060s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 14:58:54   1060s] *INFO: Adding fillers to top-module.
[06/03 14:58:54   1060s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 14:58:54   1060s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.580, REAL:0.203, MEM:15195.8M, EPOCH TIME: 1748977134.988044
[06/03 14:58:54   1060s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.580, REAL:0.203, MEM:15195.8M, EPOCH TIME: 1748977134.988406
[06/03 14:58:54   1060s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.580, REAL:0.204, MEM:15195.8M, EPOCH TIME: 1748977134.988634
[06/03 14:58:54   1060s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.580, REAL:0.204, MEM:15195.8M, EPOCH TIME: 1748977134.988796
[06/03 14:58:54   1060s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15195.8M, EPOCH TIME: 1748977134.988947
[06/03 14:58:54   1060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:199).
[06/03 14:58:54   1060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:55   1060s] Cell adder LLGs are deleted
[06/03 14:58:55   1060s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:55   1060s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 14:58:55   1060s] # Resetting pin-track-align track data.
[06/03 14:58:55   1060s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.029, MEM:15191.8M, EPOCH TIME: 1748977135.017938
[06/03 14:58:55   1060s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:8.550, REAL:1.414, MEM:15191.8M, EPOCH TIME: 1748977135.018128
[06/03 15:00:32   1079s] <CMD> addFiller -fitGap
[06/03 15:00:32   1079s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 15:00:32   1079s] 
[06/03 15:00:32   1079s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15195.9M, EPOCH TIME: 1748977232.914236
[06/03 15:00:32   1079s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15195.9M, EPOCH TIME: 1748977232.915215
[06/03 15:00:32   1079s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15195.9M, EPOCH TIME: 1748977232.915486
[06/03 15:00:32   1079s] Processing tracks to init pin-track alignment.
[06/03 15:00:32   1079s] z: 1, totalTracks: 1
[06/03 15:00:32   1079s] z: 3, totalTracks: 1
[06/03 15:00:32   1079s] z: 5, totalTracks: 1
[06/03 15:00:32   1079s] z: 7, totalTracks: 1
[06/03 15:00:32   1079s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 15:00:32   1079s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 15:00:32   1079s] Initializing Route Infrastructure for color support ...
[06/03 15:00:32   1079s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15195.9M, EPOCH TIME: 1748977232.916706
[06/03 15:00:32   1079s] ### Add 31 auto generated vias to default rule
[06/03 15:00:32   1079s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.008, MEM:15195.9M, EPOCH TIME: 1748977232.925125
[06/03 15:00:32   1079s] Route Infrastructure Initialized for color support successfully.
[06/03 15:00:32   1079s] Cell adder LLGs are deleted
[06/03 15:00:32   1079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:00:32   1079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:00:32   1079s] # Building adder llgBox search-tree.
[06/03 15:00:32   1079s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 15:00:32   1079s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15195.9M, EPOCH TIME: 1748977232.939963
[06/03 15:00:32   1079s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:00:32   1079s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:00:32   1079s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15195.9M, EPOCH TIME: 1748977232.940729
[06/03 15:00:32   1079s] Max number of tech site patterns supported in site array is 256.
[06/03 15:00:32   1079s] Core basic site is GF22_DST
[06/03 15:00:32   1079s] Processing tracks to init pin-track alignment.
[06/03 15:00:32   1079s] z: 1, totalTracks: 1
[06/03 15:00:32   1079s] z: 3, totalTracks: 1
[06/03 15:00:32   1079s] z: 5, totalTracks: 1
[06/03 15:00:32   1079s] z: 7, totalTracks: 1
[06/03 15:00:33   1082s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 15:00:33   1082s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 15:00:33   1082s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 15:00:33   1082s] SiteArray: use 20,480 bytes
[06/03 15:00:33   1082s] SiteArray: current memory after site array memory allocation 15227.9M
[06/03 15:00:33   1082s] SiteArray: FP blocked sites are writable
[06/03 15:00:33   1082s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 15:00:33   1082s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15227.9M, EPOCH TIME: 1748977233.511056
[06/03 15:00:33   1084s] Process 45 wires and vias for routing blockage analysis
[06/03 15:00:33   1084s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.100, REAL:0.296, MEM:15227.9M, EPOCH TIME: 1748977233.807130
[06/03 15:00:33   1085s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 15:00:33   1085s] Atter site array init, number of instance map data is 0.
[06/03 15:00:33   1085s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:5.270, REAL:0.957, MEM:15227.9M, EPOCH TIME: 1748977233.897389
[06/03 15:00:33   1085s] 
[06/03 15:00:33   1085s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 15:00:33   1085s] 
[06/03 15:00:33   1085s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 15:00:33   1085s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:5.290, REAL:0.961, MEM:15227.9M, EPOCH TIME: 1748977233.901007
[06/03 15:00:33   1085s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15227.9M, EPOCH TIME: 1748977233.901196
[06/03 15:00:33   1085s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.002, MEM:15227.9M, EPOCH TIME: 1748977233.902853
[06/03 15:00:33   1085s] [CPU] DPlace-Init (cpu=0:00:05.3, real=0:00:01.0, mem=15227.9MB).
[06/03 15:00:33   1085s] OPERPROF:     Finished DPlace-Init at level 3, CPU:5.320, REAL:0.988, MEM:15227.9M, EPOCH TIME: 1748977233.903380
[06/03 15:00:33   1085s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:5.320, REAL:0.988, MEM:15227.9M, EPOCH TIME: 1748977233.903533
[06/03 15:00:33   1085s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15227.9M, EPOCH TIME: 1748977233.903697
[06/03 15:00:33   1085s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 15:00:33   1085s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15227.9M, EPOCH TIME: 1748977233.904143
[06/03 15:00:33   1085s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15227.9M, EPOCH TIME: 1748977233.904925
[06/03 15:00:33   1085s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15227.9M, EPOCH TIME: 1748977233.905091
[06/03 15:00:33   1085s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15227.9M, EPOCH TIME: 1748977233.905316
[06/03 15:00:33   1085s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15227.9M, EPOCH TIME: 1748977233.905573
[06/03 15:00:33   1085s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15227.9M, EPOCH TIME: 1748977233.905715
[06/03 15:00:33   1085s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15227.9M, EPOCH TIME: 1748977233.905877
[06/03 15:00:33   1085s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:00:34   1091s] AddFiller main function time CPU:0.000, REAL:0.759
[06/03 15:00:34   1091s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:00:34   1091s] *INFO: Adding fillers to top-module.
[06/03 15:00:34   1091s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 15:00:34   1091s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:6.180, REAL:0.759, MEM:15195.9M, EPOCH TIME: 1748977234.665355
[06/03 15:00:34   1091s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:6.180, REAL:0.760, MEM:15195.9M, EPOCH TIME: 1748977234.665694
[06/03 15:00:34   1091s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:6.180, REAL:0.761, MEM:15195.9M, EPOCH TIME: 1748977234.665894
[06/03 15:00:34   1091s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:6.180, REAL:0.761, MEM:15195.9M, EPOCH TIME: 1748977234.666038
[06/03 15:00:34   1091s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 15:00:34   1091s] *INFO: Second pass addFiller without DRC checking.
[06/03 15:00:34   1091s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15195.9M, EPOCH TIME: 1748977234.666319
[06/03 15:00:34   1091s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15195.9M, EPOCH TIME: 1748977234.666462
[06/03 15:00:34   1091s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15195.9M, EPOCH TIME: 1748977234.666642
[06/03 15:00:34   1091s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15195.9M, EPOCH TIME: 1748977234.666828
[06/03 15:00:34   1091s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15195.9M, EPOCH TIME: 1748977234.666971
[06/03 15:00:34   1091s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15195.9M, EPOCH TIME: 1748977234.667118
[06/03 15:00:34   1091s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:00:34   1092s] AddFiller main function time CPU:0.000, REAL:0.211
[06/03 15:00:34   1092s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:00:34   1092s] *INFO: Adding fillers to top-module.
[06/03 15:00:34   1092s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 15:00:34   1092s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.610, REAL:0.212, MEM:15195.9M, EPOCH TIME: 1748977234.878941
[06/03 15:00:34   1092s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.610, REAL:0.212, MEM:15195.9M, EPOCH TIME: 1748977234.879262
[06/03 15:00:34   1092s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.610, REAL:0.213, MEM:15195.9M, EPOCH TIME: 1748977234.879452
[06/03 15:00:34   1092s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.610, REAL:0.213, MEM:15195.9M, EPOCH TIME: 1748977234.879629
[06/03 15:00:34   1092s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15195.9M, EPOCH TIME: 1748977234.879794
[06/03 15:00:34   1092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:199).
[06/03 15:00:34   1092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:00:34   1092s] Cell adder LLGs are deleted
[06/03 15:00:34   1092s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:00:34   1092s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:00:34   1092s] # Resetting pin-track-align track data.
[06/03 15:00:34   1092s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.031, MEM:15191.9M, EPOCH TIME: 1748977234.910651
[06/03 15:00:34   1092s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:13.140, REAL:1.997, MEM:15191.9M, EPOCH TIME: 1748977234.910861
[06/03 15:01:12   1100s] <CMD> deleteFiller -cell {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL8 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL1 UDB116SVT24_FILL1 }
[06/03 15:01:12   1100s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:15195.9M, EPOCH TIME: 1748977272.495706
[06/03 15:01:12   1100s] Deleted 0 physical inst  (cell UDB116SVT24_FILL64 / prefix -).
[06/03 15:01:12   1100s] Deleted 3 physical insts (cell UDB116SVT24_FILL32 / prefix -).
[06/03 15:01:12   1100s] Deleted 0 physical inst  (cell UDB116SVT24_FILL16 / prefix -).
[06/03 15:01:12   1100s] Deleted 18 physical insts (cell UDB116SVT24_FILL8 / prefix -).
[06/03 15:01:12   1100s] Deleted 7 physical insts (cell UDB116SVT24_FILL5 / prefix -).
[06/03 15:01:12   1100s] Deleted 13 physical insts (cell UDB116SVT24_FILL4 / prefix -).
[06/03 15:01:12   1100s] Deleted 6 physical insts (cell UDB116SVT24_FILL3 / prefix -).
[06/03 15:01:12   1100s] Deleted 0 physical inst  (cell UDB116SVT24_FILL1 / prefix -).
[06/03 15:01:12   1100s] Total physical insts deleted = 47.
[06/03 15:01:12   1100s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.004, MEM:15195.9M, EPOCH TIME: 1748977272.499277
[06/03 15:01:18   1101s] <CMD> addFiller
[06/03 15:01:18   1101s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 15:01:18   1101s] 
[06/03 15:01:18   1101s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15195.9M, EPOCH TIME: 1748977278.504841
[06/03 15:01:18   1101s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15195.9M, EPOCH TIME: 1748977278.505502
[06/03 15:01:18   1101s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15195.9M, EPOCH TIME: 1748977278.505888
[06/03 15:01:18   1101s] Processing tracks to init pin-track alignment.
[06/03 15:01:18   1101s] z: 1, totalTracks: 1
[06/03 15:01:18   1101s] z: 3, totalTracks: 1
[06/03 15:01:18   1101s] z: 5, totalTracks: 1
[06/03 15:01:18   1101s] z: 7, totalTracks: 1
[06/03 15:01:18   1101s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 15:01:18   1101s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 15:01:18   1101s] Initializing Route Infrastructure for color support ...
[06/03 15:01:18   1101s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15195.9M, EPOCH TIME: 1748977278.507354
[06/03 15:01:18   1101s] ### Add 31 auto generated vias to default rule
[06/03 15:01:18   1101s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.009, MEM:15195.9M, EPOCH TIME: 1748977278.516074
[06/03 15:01:18   1101s] Route Infrastructure Initialized for color support successfully.
[06/03 15:01:18   1101s] Cell adder LLGs are deleted
[06/03 15:01:18   1101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:18   1101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:18   1101s] # Building adder llgBox search-tree.
[06/03 15:01:18   1101s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 15:01:18   1101s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15195.9M, EPOCH TIME: 1748977278.531614
[06/03 15:01:18   1101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:18   1101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:18   1101s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15195.9M, EPOCH TIME: 1748977278.532406
[06/03 15:01:18   1101s] Max number of tech site patterns supported in site array is 256.
[06/03 15:01:18   1101s] Core basic site is GF22_DST
[06/03 15:01:18   1101s] Processing tracks to init pin-track alignment.
[06/03 15:01:18   1101s] z: 1, totalTracks: 1
[06/03 15:01:18   1101s] z: 3, totalTracks: 1
[06/03 15:01:18   1101s] z: 5, totalTracks: 1
[06/03 15:01:18   1101s] z: 7, totalTracks: 1
[06/03 15:01:19   1104s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 15:01:19   1104s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 15:01:19   1104s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 15:01:19   1104s] SiteArray: use 20,480 bytes
[06/03 15:01:19   1104s] SiteArray: current memory after site array memory allocation 15228.0M
[06/03 15:01:19   1104s] SiteArray: FP blocked sites are writable
[06/03 15:01:19   1104s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 15:01:19   1104s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15228.0M, EPOCH TIME: 1748977279.105096
[06/03 15:01:19   1106s] Process 45 wires and vias for routing blockage analysis
[06/03 15:01:19   1106s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:1.920, REAL:0.262, MEM:15228.0M, EPOCH TIME: 1748977279.366929
[06/03 15:01:19   1106s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 15:01:19   1106s] Atter site array init, number of instance map data is 0.
[06/03 15:01:19   1106s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.880, REAL:0.923, MEM:15228.0M, EPOCH TIME: 1748977279.455645
[06/03 15:01:19   1106s] 
[06/03 15:01:19   1106s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 15:01:19   1106s] 
[06/03 15:01:19   1106s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 15:01:19   1106s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.890, REAL:0.927, MEM:15228.0M, EPOCH TIME: 1748977279.458871
[06/03 15:01:19   1106s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15228.0M, EPOCH TIME: 1748977279.459051
[06/03 15:01:19   1106s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:15228.0M, EPOCH TIME: 1748977279.460489
[06/03 15:01:19   1106s] [CPU] DPlace-Init (cpu=0:00:04.9, real=0:00:01.0, mem=15228.0MB).
[06/03 15:01:19   1106s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.920, REAL:0.955, MEM:15228.0M, EPOCH TIME: 1748977279.461085
[06/03 15:01:19   1106s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:4.930, REAL:0.956, MEM:15228.0M, EPOCH TIME: 1748977279.461237
[06/03 15:01:19   1106s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15228.0M, EPOCH TIME: 1748977279.461388
[06/03 15:01:19   1106s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 15:01:19   1106s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15228.0M, EPOCH TIME: 1748977279.461853
[06/03 15:01:19   1106s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15228.0M, EPOCH TIME: 1748977279.462385
[06/03 15:01:19   1106s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15228.0M, EPOCH TIME: 1748977279.462548
[06/03 15:01:19   1106s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15228.0M, EPOCH TIME: 1748977279.462789
[06/03 15:01:19   1106s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15228.0M, EPOCH TIME: 1748977279.463023
[06/03 15:01:19   1106s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15228.0M, EPOCH TIME: 1748977279.463168
[06/03 15:01:19   1106s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15228.0M, EPOCH TIME: 1748977279.463320
[06/03 15:01:19   1106s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:01:19   1109s] AddFiller main function time CPU:0.007, REAL:0.427
[06/03 15:01:19   1109s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:01:19   1109s] *INFO: Adding fillers to top-module.
[06/03 15:01:19   1109s] *INFO:   Added 58 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
[06/03 15:01:19   1109s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:3.470, REAL:0.428, MEM:15196.0M, EPOCH TIME: 1748977279.891208
[06/03 15:01:19   1109s] *INFO: Total 58 filler insts added - prefix FILLER (CPU: 0:00:08.4).
[06/03 15:01:19   1109s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:3.470, REAL:0.428, MEM:15196.0M, EPOCH TIME: 1748977279.891661
[06/03 15:01:19   1109s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:15196.0M, EPOCH TIME: 1748977279.891815
[06/03 15:01:19   1109s] For 58 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:15196.0M, EPOCH TIME: 1748977279.892195
[06/03 15:01:19   1109s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:3.470, REAL:0.430, MEM:15196.0M, EPOCH TIME: 1748977279.892341
[06/03 15:01:19   1109s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:3.470, REAL:0.430, MEM:15196.0M, EPOCH TIME: 1748977279.892476
[06/03 15:01:19   1109s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 15:01:19   1109s] *INFO: Second pass addFiller without DRC checking.
[06/03 15:01:19   1109s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15196.0M, EPOCH TIME: 1748977279.892780
[06/03 15:01:19   1109s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15196.0M, EPOCH TIME: 1748977279.892918
[06/03 15:01:19   1109s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15196.0M, EPOCH TIME: 1748977279.893062
[06/03 15:01:19   1109s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15196.0M, EPOCH TIME: 1748977279.893223
[06/03 15:01:19   1109s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15196.0M, EPOCH TIME: 1748977279.893359
[06/03 15:01:19   1109s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15196.0M, EPOCH TIME: 1748977279.893502
[06/03 15:01:19   1109s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:01:20   1111s] AddFiller main function time CPU:0.000, REAL:0.267
[06/03 15:01:20   1111s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:01:20   1111s] *INFO: Adding fillers to top-module.
[06/03 15:01:20   1111s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 15:01:20   1111s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.940, REAL:0.268, MEM:15196.0M, EPOCH TIME: 1748977280.161595
[06/03 15:01:20   1111s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.940, REAL:0.269, MEM:15196.0M, EPOCH TIME: 1748977280.161930
[06/03 15:01:20   1111s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.940, REAL:0.269, MEM:15196.0M, EPOCH TIME: 1748977280.162112
[06/03 15:01:20   1111s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.940, REAL:0.269, MEM:15196.0M, EPOCH TIME: 1748977280.162248
[06/03 15:01:20   1111s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15196.0M, EPOCH TIME: 1748977280.162395
[06/03 15:01:20   1111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:210).
[06/03 15:01:20   1111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:20   1111s] Cell adder LLGs are deleted
[06/03 15:01:20   1111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:20   1111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:20   1111s] # Resetting pin-track-align track data.
[06/03 15:01:20   1111s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.029, MEM:15191.9M, EPOCH TIME: 1748977280.191369
[06/03 15:01:20   1111s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:10.370, REAL:1.687, MEM:15191.9M, EPOCH TIME: 1748977280.191581
[06/03 15:01:22   1112s] <CMD> pan -1.25900 -0.42000
[06/03 15:01:37   1115s] <CMD> setFillerMode -core UDB116SVT24_FILL_ECOCT1 -diffCellViol true -fitGap true
[06/03 15:01:40   1116s] <CMD> addFiller
[06/03 15:01:40   1116s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 15:01:40   1116s] 
[06/03 15:01:40   1116s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15196.0M, EPOCH TIME: 1748977300.769440
[06/03 15:01:40   1116s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15196.0M, EPOCH TIME: 1748977300.770198
[06/03 15:01:40   1116s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15196.0M, EPOCH TIME: 1748977300.770604
[06/03 15:01:40   1116s] Processing tracks to init pin-track alignment.
[06/03 15:01:40   1116s] z: 1, totalTracks: 1
[06/03 15:01:40   1116s] z: 3, totalTracks: 1
[06/03 15:01:40   1116s] z: 5, totalTracks: 1
[06/03 15:01:40   1116s] z: 7, totalTracks: 1
[06/03 15:01:40   1116s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 15:01:40   1116s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 15:01:40   1116s] Initializing Route Infrastructure for color support ...
[06/03 15:01:40   1116s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15196.0M, EPOCH TIME: 1748977300.772179
[06/03 15:01:40   1116s] ### Add 31 auto generated vias to default rule
[06/03 15:01:40   1116s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.007, MEM:15196.0M, EPOCH TIME: 1748977300.779114
[06/03 15:01:40   1116s] Route Infrastructure Initialized for color support successfully.
[06/03 15:01:40   1116s] Cell adder LLGs are deleted
[06/03 15:01:40   1116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:40   1116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:40   1116s] # Building adder llgBox search-tree.
[06/03 15:01:40   1116s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 15:01:40   1116s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15196.0M, EPOCH TIME: 1748977300.794815
[06/03 15:01:40   1116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:40   1116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:40   1116s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15196.0M, EPOCH TIME: 1748977300.795571
[06/03 15:01:40   1116s] Max number of tech site patterns supported in site array is 256.
[06/03 15:01:40   1116s] Core basic site is GF22_DST
[06/03 15:01:40   1116s] Processing tracks to init pin-track alignment.
[06/03 15:01:40   1116s] z: 1, totalTracks: 1
[06/03 15:01:40   1116s] z: 3, totalTracks: 1
[06/03 15:01:40   1116s] z: 5, totalTracks: 1
[06/03 15:01:40   1116s] z: 7, totalTracks: 1
[06/03 15:01:41   1118s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 15:01:41   1118s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 15:01:41   1118s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 15:01:41   1118s] SiteArray: use 20,480 bytes
[06/03 15:01:41   1118s] SiteArray: current memory after site array memory allocation 15228.0M
[06/03 15:01:41   1118s] SiteArray: FP blocked sites are writable
[06/03 15:01:41   1118s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 15:01:41   1118s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15228.0M, EPOCH TIME: 1748977301.271335
[06/03 15:01:41   1120s] Process 45 wires and vias for routing blockage analysis
[06/03 15:01:41   1120s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.010, REAL:0.274, MEM:15228.0M, EPOCH TIME: 1748977301.545381
[06/03 15:01:41   1120s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 15:01:41   1120s] Atter site array init, number of instance map data is 0.
[06/03 15:01:41   1120s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.290, REAL:0.844, MEM:15228.0M, EPOCH TIME: 1748977301.639595
[06/03 15:01:41   1120s] 
[06/03 15:01:41   1120s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 15:01:41   1120s] 
[06/03 15:01:41   1120s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 15:01:41   1120s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.300, REAL:0.848, MEM:15228.0M, EPOCH TIME: 1748977301.643119
[06/03 15:01:41   1120s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15228.0M, EPOCH TIME: 1748977301.643295
[06/03 15:01:41   1120s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:15228.0M, EPOCH TIME: 1748977301.644725
[06/03 15:01:41   1120s] [CPU] DPlace-Init (cpu=0:00:04.3, real=0:00:01.0, mem=15228.0MB).
[06/03 15:01:41   1120s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.330, REAL:0.875, MEM:15228.0M, EPOCH TIME: 1748977301.645260
[06/03 15:01:41   1120s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:4.330, REAL:0.875, MEM:15228.0M, EPOCH TIME: 1748977301.645418
[06/03 15:01:41   1120s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15228.0M, EPOCH TIME: 1748977301.645591
[06/03 15:01:41   1120s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 15:01:41   1120s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15228.0M, EPOCH TIME: 1748977301.646063
[06/03 15:01:41   1120s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15228.0M, EPOCH TIME: 1748977301.646797
[06/03 15:01:41   1120s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15228.0M, EPOCH TIME: 1748977301.646976
[06/03 15:01:41   1120s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15228.0M, EPOCH TIME: 1748977301.647199
[06/03 15:01:41   1120s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15228.0M, EPOCH TIME: 1748977301.647455
[06/03 15:01:41   1120s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15228.0M, EPOCH TIME: 1748977301.647622
[06/03 15:01:41   1120s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15228.0M, EPOCH TIME: 1748977301.647791
[06/03 15:01:41   1120s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:01:42   1123s] AddFiller main function time CPU:0.000, REAL:0.433
[06/03 15:01:42   1123s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:01:42   1123s] *INFO: Adding fillers to top-module.
[06/03 15:01:42   1123s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 15:01:42   1123s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:3.180, REAL:0.434, MEM:15196.0M, EPOCH TIME: 1748977302.082046
[06/03 15:01:42   1123s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:3.180, REAL:0.435, MEM:15196.0M, EPOCH TIME: 1748977302.082350
[06/03 15:01:42   1123s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:3.180, REAL:0.436, MEM:15196.0M, EPOCH TIME: 1748977302.082532
[06/03 15:01:42   1123s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:3.180, REAL:0.436, MEM:15196.0M, EPOCH TIME: 1748977302.082701
[06/03 15:01:42   1123s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 15:01:42   1123s] *INFO: Second pass addFiller without DRC checking.
[06/03 15:01:42   1123s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15196.0M, EPOCH TIME: 1748977302.082986
[06/03 15:01:42   1123s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15196.0M, EPOCH TIME: 1748977302.083126
[06/03 15:01:42   1123s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15196.0M, EPOCH TIME: 1748977302.083277
[06/03 15:01:42   1123s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15196.0M, EPOCH TIME: 1748977302.083444
[06/03 15:01:42   1123s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15196.0M, EPOCH TIME: 1748977302.083608
[06/03 15:01:42   1123s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15196.0M, EPOCH TIME: 1748977302.083760
[06/03 15:01:42   1123s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:01:42   1125s] AddFiller main function time CPU:0.000, REAL:0.180
[06/03 15:01:42   1125s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:01:42   1125s] *INFO: Adding fillers to top-module.
[06/03 15:01:42   1125s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 15:01:42   1125s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.420, REAL:0.181, MEM:15196.0M, EPOCH TIME: 1748977302.265059
[06/03 15:01:42   1125s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.420, REAL:0.182, MEM:15196.0M, EPOCH TIME: 1748977302.265384
[06/03 15:01:42   1125s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.420, REAL:0.182, MEM:15196.0M, EPOCH TIME: 1748977302.265617
[06/03 15:01:42   1125s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.420, REAL:0.183, MEM:15196.0M, EPOCH TIME: 1748977302.265770
[06/03 15:01:42   1125s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15196.0M, EPOCH TIME: 1748977302.265919
[06/03 15:01:42   1125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:210).
[06/03 15:01:42   1125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:42   1125s] Cell adder LLGs are deleted
[06/03 15:01:42   1125s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:42   1125s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:01:42   1125s] # Resetting pin-track-align track data.
[06/03 15:01:42   1125s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.030, REAL:0.030, MEM:15192.0M, EPOCH TIME: 1748977302.295746
[06/03 15:01:42   1125s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:8.970, REAL:1.526, MEM:15192.0M, EPOCH TIME: 1748977302.295931
[06/03 15:02:57   1140s] <CMD> addFiller -minHole
[06/03 15:02:57   1140s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 15:02:57   1140s] 
[06/03 15:02:57   1140s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15196.1M, EPOCH TIME: 1748977377.933870
[06/03 15:02:57   1140s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15196.1M, EPOCH TIME: 1748977377.934537
[06/03 15:02:57   1140s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15196.1M, EPOCH TIME: 1748977377.934881
[06/03 15:02:57   1140s] Processing tracks to init pin-track alignment.
[06/03 15:02:57   1140s] z: 1, totalTracks: 1
[06/03 15:02:57   1140s] z: 3, totalTracks: 1
[06/03 15:02:57   1140s] z: 5, totalTracks: 1
[06/03 15:02:57   1140s] z: 7, totalTracks: 1
[06/03 15:02:57   1140s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 15:02:57   1140s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 15:02:57   1140s] Initializing Route Infrastructure for color support ...
[06/03 15:02:57   1140s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15196.1M, EPOCH TIME: 1748977377.936034
[06/03 15:02:57   1140s] ### Add 31 auto generated vias to default rule
[06/03 15:02:57   1140s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.008, MEM:15196.1M, EPOCH TIME: 1748977377.944028
[06/03 15:02:57   1140s] Route Infrastructure Initialized for color support successfully.
[06/03 15:02:57   1140s] Cell adder LLGs are deleted
[06/03 15:02:57   1140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:02:57   1140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:02:57   1140s] # Building adder llgBox search-tree.
[06/03 15:02:57   1140s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 15:02:57   1140s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15196.1M, EPOCH TIME: 1748977377.965167
[06/03 15:02:57   1140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:02:57   1140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:02:57   1140s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15196.1M, EPOCH TIME: 1748977377.966008
[06/03 15:02:57   1140s] Max number of tech site patterns supported in site array is 256.
[06/03 15:02:57   1140s] Core basic site is GF22_DST
[06/03 15:02:57   1140s] Processing tracks to init pin-track alignment.
[06/03 15:02:57   1140s] z: 1, totalTracks: 1
[06/03 15:02:57   1140s] z: 3, totalTracks: 1
[06/03 15:02:57   1140s] z: 5, totalTracks: 1
[06/03 15:02:57   1140s] z: 7, totalTracks: 1
[06/03 15:02:58   1143s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 15:02:58   1143s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 15:02:58   1143s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 15:02:58   1143s] SiteArray: use 20,480 bytes
[06/03 15:02:58   1143s] SiteArray: current memory after site array memory allocation 15228.1M
[06/03 15:02:58   1143s] SiteArray: FP blocked sites are writable
[06/03 15:02:58   1143s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 15:02:58   1143s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15228.1M, EPOCH TIME: 1748977378.510870
[06/03 15:02:58   1145s] Process 45 wires and vias for routing blockage analysis
[06/03 15:02:58   1145s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:1.950, REAL:0.298, MEM:15228.1M, EPOCH TIME: 1748977378.808775
[06/03 15:02:58   1145s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 15:02:58   1145s] Atter site array init, number of instance map data is 0.
[06/03 15:02:58   1145s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.420, REAL:0.926, MEM:15228.1M, EPOCH TIME: 1748977378.892191
[06/03 15:02:58   1145s] 
[06/03 15:02:58   1145s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 15:02:58   1145s] 
[06/03 15:02:58   1145s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 15:02:58   1145s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.440, REAL:0.930, MEM:15228.1M, EPOCH TIME: 1748977378.895365
[06/03 15:02:58   1145s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15228.1M, EPOCH TIME: 1748977378.895536
[06/03 15:02:58   1145s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.002, MEM:15228.1M, EPOCH TIME: 1748977378.897442
[06/03 15:02:58   1145s] [CPU] DPlace-Init (cpu=0:00:04.5, real=0:00:01.0, mem=15228.1MB).
[06/03 15:02:58   1145s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.470, REAL:0.963, MEM:15228.1M, EPOCH TIME: 1748977378.897956
[06/03 15:02:58   1145s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:4.470, REAL:0.964, MEM:15228.1M, EPOCH TIME: 1748977378.898100
[06/03 15:02:58   1145s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15228.1M, EPOCH TIME: 1748977378.898242
[06/03 15:02:58   1145s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 15:02:58   1145s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15228.1M, EPOCH TIME: 1748977378.898668
[06/03 15:02:58   1145s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15228.1M, EPOCH TIME: 1748977378.899413
[06/03 15:02:58   1145s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15228.1M, EPOCH TIME: 1748977378.899595
[06/03 15:02:58   1145s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15228.1M, EPOCH TIME: 1748977378.899831
[06/03 15:02:58   1145s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15228.1M, EPOCH TIME: 1748977378.900068
[06/03 15:02:58   1145s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15228.1M, EPOCH TIME: 1748977378.900208
[06/03 15:02:58   1145s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15228.1M, EPOCH TIME: 1748977378.900356
[06/03 15:02:58   1145s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:02:59   1147s] AddFiller main function time CPU:0.000, REAL:0.275
[06/03 15:02:59   1147s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:02:59   1147s] *INFO: Adding fillers to top-module.
[06/03 15:02:59   1147s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 15:02:59   1147s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:2.370, REAL:0.276, MEM:15196.1M, EPOCH TIME: 1748977379.176498
[06/03 15:02:59   1147s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:2.370, REAL:0.277, MEM:15196.1M, EPOCH TIME: 1748977379.176915
[06/03 15:02:59   1147s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:2.370, REAL:0.278, MEM:15196.1M, EPOCH TIME: 1748977379.177103
[06/03 15:02:59   1147s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:2.370, REAL:0.278, MEM:15196.1M, EPOCH TIME: 1748977379.177244
[06/03 15:02:59   1147s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 15:02:59   1147s] *INFO: Second pass addFiller without DRC checking.
[06/03 15:02:59   1147s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15196.1M, EPOCH TIME: 1748977379.177515
[06/03 15:02:59   1147s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15196.1M, EPOCH TIME: 1748977379.177678
[06/03 15:02:59   1147s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15196.1M, EPOCH TIME: 1748977379.177838
[06/03 15:02:59   1147s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15196.1M, EPOCH TIME: 1748977379.178006
[06/03 15:02:59   1147s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15196.1M, EPOCH TIME: 1748977379.178144
[06/03 15:02:59   1147s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15196.1M, EPOCH TIME: 1748977379.178289
[06/03 15:02:59   1147s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:02:59   1148s] AddFiller main function time CPU:0.000, REAL:0.128
[06/03 15:02:59   1148s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:02:59   1148s] *INFO: Adding fillers to top-module.
[06/03 15:02:59   1148s] *INFO:   Added 0 filler inst of any cell-type.
[06/03 15:02:59   1148s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:0.970, REAL:0.129, MEM:15196.1M, EPOCH TIME: 1748977379.306895
[06/03 15:02:59   1148s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:0.970, REAL:0.129, MEM:15196.1M, EPOCH TIME: 1748977379.307181
[06/03 15:02:59   1148s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:0.970, REAL:0.130, MEM:15196.1M, EPOCH TIME: 1748977379.307368
[06/03 15:02:59   1148s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:0.970, REAL:0.130, MEM:15196.1M, EPOCH TIME: 1748977379.307514
[06/03 15:02:59   1148s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15196.1M, EPOCH TIME: 1748977379.307706
[06/03 15:02:59   1148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:210).
[06/03 15:02:59   1148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:02:59   1148s] Cell adder LLGs are deleted
[06/03 15:02:59   1148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:02:59   1148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:02:59   1148s] # Resetting pin-track-align track data.
[06/03 15:02:59   1148s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.029, MEM:15192.1M, EPOCH TIME: 1748977379.336799
[06/03 15:02:59   1148s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:7.850, REAL:1.403, MEM:15192.1M, EPOCH TIME: 1748977379.336975
[06/03 15:03:59   1160s] <CMD> setFillerMode -reset
[06/03 15:03:59   1160s] -core ""
[06/03 15:03:59   1160s] -diffCellViol false
[06/03 15:05:07   1173s] <CMD> setFillerMode -core {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL8 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL1 UDB116SVT24_FILL1 } -diffCellViol true -fitGap true
[06/03 15:05:14   1175s] <CMD> addFiller -minHole
[06/03 15:05:14   1175s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 15:05:14   1175s] 
[06/03 15:05:14   1175s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:15196.1M, EPOCH TIME: 1748977514.697528
[06/03 15:05:14   1175s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:15196.1M, EPOCH TIME: 1748977514.698343
[06/03 15:05:14   1175s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15196.1M, EPOCH TIME: 1748977514.698712
[06/03 15:05:14   1175s] Processing tracks to init pin-track alignment.
[06/03 15:05:14   1175s] z: 1, totalTracks: 1
[06/03 15:05:14   1175s] z: 3, totalTracks: 1
[06/03 15:05:14   1175s] z: 5, totalTracks: 1
[06/03 15:05:14   1175s] z: 7, totalTracks: 1
[06/03 15:05:14   1175s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 15:05:14   1175s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 15:05:14   1175s] Initializing Route Infrastructure for color support ...
[06/03 15:05:14   1175s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15196.1M, EPOCH TIME: 1748977514.699840
[06/03 15:05:14   1175s] ### Add 31 auto generated vias to default rule
[06/03 15:05:14   1175s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.009, MEM:15196.1M, EPOCH TIME: 1748977514.709014
[06/03 15:05:14   1175s] Route Infrastructure Initialized for color support successfully.
[06/03 15:05:14   1175s] Cell adder LLGs are deleted
[06/03 15:05:14   1175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:05:14   1175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:05:14   1175s] # Building adder llgBox search-tree.
[06/03 15:05:14   1175s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 15:05:14   1175s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15196.1M, EPOCH TIME: 1748977514.730683
[06/03 15:05:14   1175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:05:14   1175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:05:14   1175s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15196.1M, EPOCH TIME: 1748977514.731529
[06/03 15:05:14   1175s] Max number of tech site patterns supported in site array is 256.
[06/03 15:05:14   1175s] Core basic site is GF22_DST
[06/03 15:05:14   1175s] Processing tracks to init pin-track alignment.
[06/03 15:05:14   1175s] z: 1, totalTracks: 1
[06/03 15:05:14   1175s] z: 3, totalTracks: 1
[06/03 15:05:14   1175s] z: 5, totalTracks: 1
[06/03 15:05:14   1175s] z: 7, totalTracks: 1
[06/03 15:05:15   1177s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 15:05:15   1177s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 15:05:15   1177s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 15:05:15   1177s] SiteArray: use 20,480 bytes
[06/03 15:05:15   1177s] SiteArray: current memory after site array memory allocation 15228.2M
[06/03 15:05:15   1177s] SiteArray: FP blocked sites are writable
[06/03 15:05:15   1177s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 15:05:15   1177s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15228.2M, EPOCH TIME: 1748977515.306451
[06/03 15:05:15   1179s] Process 45 wires and vias for routing blockage analysis
[06/03 15:05:15   1179s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.070, REAL:0.306, MEM:15228.2M, EPOCH TIME: 1748977515.612697
[06/03 15:05:15   1180s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 15:05:15   1180s] Atter site array init, number of instance map data is 0.
[06/03 15:05:15   1180s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.670, REAL:0.971, MEM:15228.2M, EPOCH TIME: 1748977515.702523
[06/03 15:05:15   1180s] 
[06/03 15:05:15   1180s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 15:05:15   1180s] 
[06/03 15:05:15   1180s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 15:05:15   1180s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.670, REAL:0.975, MEM:15228.2M, EPOCH TIME: 1748977515.705764
[06/03 15:05:15   1180s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15228.2M, EPOCH TIME: 1748977515.705932
[06/03 15:05:15   1180s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.020, REAL:0.002, MEM:15228.2M, EPOCH TIME: 1748977515.707507
[06/03 15:05:15   1180s] [CPU] DPlace-Init (cpu=0:00:04.7, real=0:00:01.0, mem=15228.2MB).
[06/03 15:05:15   1180s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.730, REAL:1.009, MEM:15228.2M, EPOCH TIME: 1748977515.707999
[06/03 15:05:15   1180s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:4.730, REAL:1.010, MEM:15228.2M, EPOCH TIME: 1748977515.708141
[06/03 15:05:15   1180s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15228.2M, EPOCH TIME: 1748977515.708282
[06/03 15:05:15   1180s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 15:05:15   1180s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:15228.2M, EPOCH TIME: 1748977515.708702
[06/03 15:05:15   1180s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15228.2M, EPOCH TIME: 1748977515.709463
[06/03 15:05:15   1180s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15228.2M, EPOCH TIME: 1748977515.709640
[06/03 15:05:15   1180s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15228.2M, EPOCH TIME: 1748977515.709900
[06/03 15:05:15   1180s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15228.2M, EPOCH TIME: 1748977515.710153
[06/03 15:05:15   1180s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15228.2M, EPOCH TIME: 1748977515.710297
[06/03 15:05:15   1180s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15228.2M, EPOCH TIME: 1748977515.710447
[06/03 15:05:15   1180s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:05:16   1183s] AddFiller main function time CPU:0.004, REAL:0.377
[06/03 15:05:16   1183s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:05:16   1183s] *INFO: Adding fillers to top-module.
[06/03 15:05:16   1183s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER).
[06/03 15:05:16   1183s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER).
[06/03 15:05:16   1183s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER).
[06/03 15:05:16   1183s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER).
[06/03 15:05:16   1183s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL5 / prefix FILLER).
[06/03 15:05:16   1183s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER).
[06/03 15:05:16   1183s] *INFO:   Added 5 filler insts (cell UDB116SVT24_FILL3 / prefix FILLER).
[06/03 15:05:16   1183s] *INFO:   Added 3 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER).
[06/03 15:05:16   1183s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:3.150, REAL:0.378, MEM:15196.2M, EPOCH TIME: 1748977516.088505
[06/03 15:05:16   1183s] *INFO: Total 11 filler insts added - prefix FILLER (CPU: 0:00:07.9).
[06/03 15:05:16   1183s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:3.160, REAL:0.379, MEM:15196.2M, EPOCH TIME: 1748977516.089113
[06/03 15:05:16   1183s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:15196.2M, EPOCH TIME: 1748977516.089267
[06/03 15:05:16   1183s] For 11 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:15196.2M, EPOCH TIME: 1748977516.089611
[06/03 15:05:16   1183s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:3.160, REAL:0.380, MEM:15196.2M, EPOCH TIME: 1748977516.089773
[06/03 15:05:16   1183s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:3.160, REAL:0.380, MEM:15196.2M, EPOCH TIME: 1748977516.089915
[06/03 15:05:16   1183s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 15:05:16   1183s] *INFO: Second pass addFiller without DRC checking.
[06/03 15:05:16   1183s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:15196.2M, EPOCH TIME: 1748977516.090192
[06/03 15:05:16   1183s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:15196.2M, EPOCH TIME: 1748977516.090333
[06/03 15:05:16   1183s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:15196.2M, EPOCH TIME: 1748977516.090500
[06/03 15:05:16   1183s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:15196.2M, EPOCH TIME: 1748977516.090696
[06/03 15:05:16   1183s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:15196.2M, EPOCH TIME: 1748977516.090848
[06/03 15:05:16   1183s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:15196.2M, EPOCH TIME: 1748977516.090997
[06/03 15:05:16   1183s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 15:05:16   1184s] AddFiller main function time CPU:0.001, REAL:0.187
[06/03 15:05:16   1184s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 15:05:16   1184s] *INFO: Adding fillers to top-module.
[06/03 15:05:16   1184s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER_incr).
[06/03 15:05:16   1184s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER_incr).
[06/03 15:05:16   1184s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER_incr).
[06/03 15:05:16   1184s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER_incr).
[06/03 15:05:16   1184s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER_incr).
[06/03 15:05:16   1184s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER_incr).
[06/03 15:05:16   1184s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL3 / prefix FILLER_incr).
[06/03 15:05:16   1184s] *INFO:   Added 26 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER_incr).
[06/03 15:05:16   1184s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.440, REAL:0.188, MEM:15196.2M, EPOCH TIME: 1748977516.279110
[06/03 15:05:16   1184s] *INFO: Total 26 filler insts added - prefix FILLER_incr (CPU: 0:00:01.4).
[06/03 15:05:16   1184s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.440, REAL:0.189, MEM:15196.2M, EPOCH TIME: 1748977516.279657
[06/03 15:05:16   1184s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:15196.2M, EPOCH TIME: 1748977516.279818
[06/03 15:05:16   1184s] For 26 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:15196.2M, EPOCH TIME: 1748977516.280134
[06/03 15:05:16   1184s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.440, REAL:0.190, MEM:15196.2M, EPOCH TIME: 1748977516.280281
[06/03 15:05:16   1184s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.440, REAL:0.190, MEM:15196.2M, EPOCH TIME: 1748977516.280423
[06/03 15:05:16   1184s] Cell Context Constraint Violation:	26
[06/03 15:05:16   1184s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:15196.2M, EPOCH TIME: 1748977516.282462
[06/03 15:05:16   1184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:247).
[06/03 15:05:16   1184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:05:16   1184s] Cell adder LLGs are deleted
[06/03 15:05:16   1184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:05:16   1184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 15:05:16   1184s] # Resetting pin-track-align track data.
[06/03 15:05:16   1184s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.035, MEM:15192.1M, EPOCH TIME: 1748977516.317766
[06/03 15:05:16   1184s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:9.370, REAL:1.621, MEM:15192.1M, EPOCH TIME: 1748977516.318147
[06/03 15:05:44   1191s] <CMD> streamOut adder.gds -mapFile /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_edi2gds_colored.layermap
[06/03 15:05:44   1191s] Parse flat map file...
[06/03 15:05:44   1191s] Writing GDSII file ...
[06/03 15:05:44   1191s] 	****** db unit per micron = 1000 ******
[06/03 15:05:44   1191s] 	****** output gds2 file unit per micron = 1000 ******
[06/03 15:05:44   1191s] 	****** unit scaling factor = 1 ******
[06/03 15:05:44   1191s] Output for instance
[06/03 15:05:44   1191s] Output for bump
[06/03 15:05:44   1191s] Output for physical terminals
[06/03 15:05:44   1191s] Output for logical terminals
[06/03 15:05:44   1191s] Output for regular nets
[06/03 15:05:44   1191s] Output for special nets and metal fills
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 15:05:44   1191s] **WARN: (EMS-27):	Message (IMPOGDS-1168) has exceeded the current message display limit of 20.
[06/03 15:05:44   1191s] To increase the message display limit, refer to the product command reference manual.
[06/03 15:05:44   1191s] Output for via structure generation total number 2
[06/03 15:05:44   1191s] Statistics for GDS generated (version 3)
[06/03 15:05:44   1191s] ----------------------------------------
[06/03 15:05:44   1191s] Stream Out Layer Mapping Information:
[06/03 15:05:44   1191s] GDS Layer Number          GDS Layer Name
[06/03 15:05:44   1191s] ----------------------------------------
[06/03 15:05:44   1191s]     62                           DIEAREA
[06/03 15:05:44   1191s]     1019                           MIXVT
[06/03 15:05:44   1191s]     676                       CLIB_MKR61
[06/03 15:05:44   1191s]     513                        CLIB_MKR3
[06/03 15:05:44   1191s]     690                       CLIB_MKR51
[06/03 15:05:44   1191s]     651                        CLIB_MKR5
[06/03 15:05:44   1191s]     675                       CLIB_MKR41
[06/03 15:05:44   1191s]     141                               C5
[06/03 15:05:44   1191s]     140                               C3
[06/03 15:05:44   1191s]     187                               C1
[06/03 15:05:44   1191s]     139                               QA
[06/03 15:05:44   1191s]     39                                QB
[06/03 15:05:44   1191s]     41                                C4
[06/03 15:05:44   1191s]     197                               C2
[06/03 15:05:44   1191s]     7                                 PC
[06/03 15:05:44   1191s]     17                                M2
[06/03 15:05:44   1191s]     153                               A4
[06/03 15:05:44   1191s]     138                               A2
[06/03 15:05:44   1191s]     213                               AY
[06/03 15:05:44   1191s]     54                                JV
[06/03 15:05:44   1191s]     55                                JW
[06/03 15:05:44   1191s]     70                                VV
[06/03 15:05:44   1191s]     33                                YS
[06/03 15:05:44   1191s]     152                               A3
[06/03 15:05:44   1191s]     188                               A1
[06/03 15:05:44   1191s]     16                                V1
[06/03 15:05:44   1191s]     14                                CA
[06/03 15:05:44   1191s]     69                                LB
[06/03 15:05:44   1191s]     15                                M1
[06/03 15:05:44   1191s]     4349                              JA
[06/03 15:05:44   1191s]     245                               CB
[06/03 15:05:44   1191s]     511                        CLIB_MKR1
[06/03 15:05:44   1191s]     514                        CLIB_MKR4
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Stream Out Information Processed for GDS version 3:
[06/03 15:05:44   1191s] Units: 1000 DBU
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Object                             Count
[06/03 15:05:44   1191s] ----------------------------------------
[06/03 15:05:44   1191s] Instances                            247
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Ports/Pins                            29
[06/03 15:05:44   1191s]     metal layer C1                    11
[06/03 15:05:44   1191s]     metal layer C2                     5
[06/03 15:05:44   1191s]     metal layer C3                     7
[06/03 15:05:44   1191s]     metal layer C4                     1
[06/03 15:05:44   1191s]     metal layer C5                     5
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Nets                                   0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s]     Via Instances                      0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Special Nets                          53
[06/03 15:05:44   1191s]     metal layer M1                    49
[06/03 15:05:44   1191s]     metal layer M2                     4
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s]     Via Instances                     38
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Metal Fills                            0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s]     Via Instances                      0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Metal FillOPCs                         0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s]     Via Instances                      0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Metal FillDRCs                         0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s]     Via Instances                      0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Text                                 107
[06/03 15:05:44   1191s]     metal layer M1                     4
[06/03 15:05:44   1191s]     metal layer M2                    36
[06/03 15:05:44   1191s]     metal layer C1                    31
[06/03 15:05:44   1191s]     metal layer C2                     7
[06/03 15:05:44   1191s]     metal layer C3                    19
[06/03 15:05:44   1191s]     metal layer C4                     1
[06/03 15:05:44   1191s]     metal layer C5                     9
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Blockages                              0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Custom Text                            0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Custom Box                             0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] Trim Metal                             0
[06/03 15:05:44   1191s] 
[06/03 15:05:44   1191s] ######Streamout is finished!
[06/03 15:10:47   1251s] <CMD> selectInst ENDCAP_68
[06/03 15:10:47   1251s] <CMD> deselectAll
[06/03 15:10:47   1251s] <CMD> selectInst FILLER_T_0_40
[06/03 15:10:48   1251s] <CMD> is_innovus_plus
[06/03 15:10:50   1251s] <CMD> deselectAll
[06/03 15:10:50   1251s] <CMD> selectInst FILLER_T_0_40
[06/03 15:10:50   1251s] <CMD> is_innovus_plus
[06/03 15:10:54   1252s] <CMD> deselectAll
[06/03 15:10:54   1252s] <CMD> selectInst FILLER_T_0_48
[06/03 15:11:05   1255s] <CMD> deleteFiller
[06/03 15:11:05   1255s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:15196.2M, EPOCH TIME: 1748977865.370185
[06/03 15:11:05   1255s] Deleted 0 physical inst  (cell UDB116SVT24_FILL64 / prefix -).
[06/03 15:11:05   1255s] Deleted 0 physical inst  (cell UDB116SVT24_FILL32 / prefix -).
[06/03 15:11:05   1255s] Deleted 0 physical inst  (cell UDB116SVT24_FILL16 / prefix -).
[06/03 15:11:05   1255s] Deleted 0 physical inst  (cell UDB116SVT24_FILL8 / prefix -).
[06/03 15:11:05   1255s] Deleted 3 physical insts (cell UDB116SVT24_FILL5 / prefix -).
[06/03 15:11:05   1255s] Deleted 0 physical inst  (cell UDB116SVT24_FILL4 / prefix -).
[06/03 15:11:05   1255s] Deleted 5 physical insts (cell UDB116SVT24_FILL3 / prefix -).
[06/03 15:11:05   1255s] Deleted 29 physical insts (cell UDB116SVT24_FILL1 / prefix -).
[06/03 15:11:05   1255s] Total physical insts deleted = 37.
[06/03 15:11:05   1255s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.004, MEM:15196.2M, EPOCH TIME: 1748977865.374199
[06/03 15:11:09   1256s] <CMD> deselectAll
[06/03 15:11:09   1256s] <CMD> selectInst FILLER_T_0_29
[06/03 15:11:09   1256s] <CMD> deselectAll
[06/03 15:11:09   1256s] <CMD> selectInst FILLER_T_0_30
[06/03 15:13:44   1286s] 
[06/03 15:13:44   1286s] *** Memory Usage v#2 (Current mem = 15192.199M, initial mem = 820.863M) ***
[06/03 15:13:44   1286s] 
[06/03 15:13:44   1286s] *** Summary of all messages that are not suppressed in this session:
[06/03 15:13:44   1286s] Severity  ID               Count  Summary                                  
[06/03 15:13:44   1286s] WARNING   IMPLF-378            4  The spacing for cell edge type '%s' and ...
[06/03 15:13:44   1286s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/03 15:13:44   1286s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[06/03 15:13:44   1286s] WARNING   IMPOGDS-1168       234  The GDSII text type is out of range (0-2...
[06/03 15:13:44   1286s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/03 15:13:44   1286s] WARNING   IMPVFG-1198          2  The number of CPUs requested %d is large...
[06/03 15:13:44   1286s] WARNING   IMPPP-193            4  The currently specified %s spacing %f %s...
[06/03 15:13:44   1286s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[06/03 15:13:44   1286s] WARNING   IMPSR-4305         568  Reached the limit of the %d candidates f...
[06/03 15:13:44   1286s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[06/03 15:13:44   1286s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[06/03 15:13:44   1286s] ERROR     IMPSP-5125           1  No filler cell provided.                 
[06/03 15:13:44   1286s] WARNING   IMPSP-5134           1  Setting %s to %0.3f (microns) as a multi...
[06/03 15:13:44   1286s] WARNING   IMPSP-2041           3  Found %d fixed insts that could not be c...
[06/03 15:13:44   1286s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[06/03 15:13:44   1286s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[06/03 15:13:44   1286s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[06/03 15:13:44   1286s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[06/03 15:13:44   1286s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[06/03 15:13:44   1286s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[06/03 15:13:44   1286s] WARNING   NRDB-733             2  %s %s in %s %s does not have a physical ...
[06/03 15:13:44   1286s] WARNING   NRIF-95             14  Option setNanoRouteMode -routeTopRouting...
[06/03 15:13:44   1286s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[06/03 15:13:44   1286s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[06/03 15:13:44   1286s] *** Message Summary: 1241 warning(s), 1 error(s)
[06/03 15:13:44   1286s] 
[06/03 15:13:44   1286s] --- Ending "Innovus" (totcpu=0:21:28, real=0:37:49, mem=15192.2M) ---
