{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698351338213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698351338214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 01:45:38 2023 " "Processing started: Fri Oct 27 01:45:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698351338214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698351338214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698351338214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698351338719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698351338719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 17 17 " "Found 17 design units, including 17 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "2 convertToNegative " "Found entity 2: convertToNegative" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "3 sixteenBitAnd " "Found entity 3: sixteenBitAnd" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "4 sixteenBitOr " "Found entity 4: sixteenBitOr" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "5 sixteenBitNegator " "Found entity 5: sixteenBitNegator" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "6 incrementer16Bit " "Found entity 6: incrementer16Bit" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "7 decrementer16Bit " "Found entity 7: decrementer16Bit" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "8 adder16bit " "Found entity 8: adder16bit" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "9 subtractor16bit " "Found entity 9: subtractor16bit" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "10 fullSubtractor " "Found entity 10: fullSubtractor" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "11 fullAdder " "Found entity 11: fullAdder" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "12 halfAdder " "Found entity 12: halfAdder" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "13 halfSubtractor " "Found entity 13: halfSubtractor" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "14 andGate " "Found entity 14: andGate" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "15 orGate " "Found entity 15: orGate" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "16 notGate " "Found entity 16: notGate" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""} { "Info" "ISGN_ENTITY_NAME" "17 xorGate " "Found entity 17: xorGate" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698351347864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alutestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluTestbench " "Found entity 1: aluTestbench" {  } { { "aluTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/aluTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698351347868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698351347868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698351347920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16bit adder16bit:add " "Elaborating entity \"adder16bit\" for hierarchy \"adder16bit:add\"" {  } { { "alu.v" "add" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder adder16bit:add\|fullAdder:FA1 " "Elaborating entity \"fullAdder\" for hierarchy \"adder16bit:add\|fullAdder:FA1\"" {  } { { "alu.v" "FA1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder adder16bit:add\|fullAdder:FA1\|halfAdder:HA1 " "Elaborating entity \"halfAdder\" for hierarchy \"adder16bit:add\|fullAdder:FA1\|halfAdder:HA1\"" {  } { { "alu.v" "HA1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate adder16bit:add\|fullAdder:FA1\|halfAdder:HA1\|xorGate:xor_0 " "Elaborating entity \"xorGate\" for hierarchy \"adder16bit:add\|fullAdder:FA1\|halfAdder:HA1\|xorGate:xor_0\"" {  } { { "alu.v" "xor_0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate adder16bit:add\|fullAdder:FA1\|halfAdder:HA1\|andGate:and_0 " "Elaborating entity \"andGate\" for hierarchy \"adder16bit:add\|fullAdder:FA1\|halfAdder:HA1\|andGate:and_0\"" {  } { { "alu.v" "and_0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate adder16bit:add\|fullAdder:FA1\|orGate:or1 " "Elaborating entity \"orGate\" for hierarchy \"adder16bit:add\|fullAdder:FA1\|orGate:or1\"" {  } { { "alu.v" "or1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor16bit subtractor16bit:sub0 " "Elaborating entity \"subtractor16bit\" for hierarchy \"subtractor16bit:sub0\"" {  } { { "alu.v" "sub0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullSubtractor subtractor16bit:sub0\|fullSubtractor:FS1 " "Elaborating entity \"fullSubtractor\" for hierarchy \"subtractor16bit:sub0\|fullSubtractor:FS1\"" {  } { { "alu.v" "FS1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfSubtractor subtractor16bit:sub0\|fullSubtractor:FS1\|halfSubtractor:fs0 " "Elaborating entity \"halfSubtractor\" for hierarchy \"subtractor16bit:sub0\|fullSubtractor:FS1\|halfSubtractor:fs0\"" {  } { { "alu.v" "fs0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notGate subtractor16bit:sub0\|fullSubtractor:FS1\|halfSubtractor:fs0\|notGate:not_0 " "Elaborating entity \"notGate\" for hierarchy \"subtractor16bit:sub0\|fullSubtractor:FS1\|halfSubtractor:fs0\|notGate:not_0\"" {  } { { "alu.v" "not_0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351347971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertToNegative convertToNegative:con0 " "Elaborating entity \"convertToNegative\" for hierarchy \"convertToNegative:con0\"" {  } { { "alu.v" "con0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351348067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBitNegator convertToNegative:con0\|sixteenBitNegator:neg0 " "Elaborating entity \"sixteenBitNegator\" for hierarchy \"convertToNegative:con0\|sixteenBitNegator:neg0\"" {  } { { "alu.v" "neg0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351348068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer16Bit convertToNegative:con0\|incrementer16Bit:inc0 " "Elaborating entity \"incrementer16Bit\" for hierarchy \"convertToNegative:con0\|incrementer16Bit:inc0\"" {  } { { "alu.v" "inc0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351348069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrementer16Bit decrementer16Bit:dec0 " "Elaborating entity \"decrementer16Bit\" for hierarchy \"decrementer16Bit:dec0\"" {  } { { "alu.v" "dec0" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351348146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBitAnd sixteenBitAnd:and16 " "Elaborating entity \"sixteenBitAnd\" for hierarchy \"sixteenBitAnd:and16\"" {  } { { "alu.v" "and16" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351348217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBitOr sixteenBitOr:or16 " "Elaborating entity \"sixteenBitOr\" for hierarchy \"sixteenBitOr:or16\"" {  } { { "alu.v" "or16" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351348221 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "c h16 16 1 " "Port \"c\" on the entity instantiation of \"h16\" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.v" "h16" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 155 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1698351348279 "|alu|convertToNegative:con0|incrementer16Bit:inc0|halfAdder:h16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "c h16 16 1 " "Port \"c\" on the entity instantiation of \"h16\" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.v" "h16" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 155 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1698351348281 "|alu|convertToNegative:con0|incrementer16Bit:inc0|halfAdder:h16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "c h16 16 1 " "Port \"c\" on the entity instantiation of \"h16\" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.v" "h16" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 155 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1698351348283 "|alu|convertToNegative:con0|incrementer16Bit:inc0|halfAdder:h16"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "c h16 16 1 " "Port \"c\" on the entity instantiation of \"h16\" is connected to a signal of width 16. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "alu.v" "h16" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 155 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1698351348285 "|alu|convertToNegative:con0|incrementer16Bit:inc0|halfAdder:h16"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698351348899 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d VCC " "Pin \"d\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "e GND " "Pin \"e\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|e"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[0\] VCC " "Pin \"f\[0\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|f[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[1\] VCC " "Pin \"f\[1\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|f[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[2\] VCC " "Pin \"f\[2\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|f[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[3\] VCC " "Pin \"f\[3\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|f[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[4\] VCC " "Pin \"f\[4\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|f[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[5\] VCC " "Pin \"f\[5\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|f[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[6\] VCC " "Pin \"f\[6\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|f[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[7\] VCC " "Pin \"f\[7\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|f[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[8\] VCC " "Pin \"f\[8\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348981 "|alu|f[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[9\] VCC " "Pin \"f\[9\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348982 "|alu|f[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[10\] VCC " "Pin \"f\[10\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348982 "|alu|f[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[11\] VCC " "Pin \"f\[11\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348982 "|alu|f[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[12\] VCC " "Pin \"f\[12\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348982 "|alu|f[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[13\] VCC " "Pin \"f\[13\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348982 "|alu|f[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[14\] VCC " "Pin \"f\[14\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348982 "|alu|f[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "f\[15\] VCC " "Pin \"f\[15\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/alu/alu.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698351348982 "|alu|f[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698351348981 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698351349047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698351349644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698351349644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "438 " "Implemented 438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698351349722 ""} { "Info" "ICUT_CUT_TM_OPINS" "226 " "Implemented 226 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698351349722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698351349722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698351349722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698351349750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 01:45:49 2023 " "Processing ended: Fri Oct 27 01:45:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698351349750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698351349750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698351349750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698351349750 ""}
