# compile verilog/system verilog design source files
verilog xil_defaultlib  "program_control_1_tb_time_synth.v"
verilog xil_defaultlib  "../../../../../src/program_control_1_tb.v"

# Do not sort compile order
nosort
