

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1'
================================================================
* Date:           Mon Oct 28 11:01:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.735 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_1  |       32|       32|         1|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [maxPool_2.cpp:139]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln139 = store i6 0, i6 %j" [maxPool_2.cpp:139]   --->   Operation 13 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_140_2"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_1 = load i6 %j" [maxPool_2.cpp:139]   --->   Operation 15 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%icmp_ln139 = icmp_eq  i6 %j_1, i6 32" [maxPool_2.cpp:139]   --->   Operation 16 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln139 = add i6 %j_1, i6 1" [maxPool_2.cpp:139]   --->   Operation 17 'add' 'add_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %VITIS_LOOP_140_2.split, void %for.inc46.exitStub" [maxPool_2.cpp:139]   --->   Operation 18 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i6 %j_1" [maxPool_2.cpp:139]   --->   Operation 19 'zext' 'zext_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [maxPool_2.cpp:139]   --->   Operation 20 'specpipeline' 'specpipeline_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [maxPool_2.cpp:139]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [maxPool_2.cpp:139]   --->   Operation 22 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln139" [maxPool_2.cpp:143]   --->   Operation 23 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln139" [maxPool_2.cpp:143]   --->   Operation 24 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln139" [maxPool_2.cpp:143]   --->   Operation 25 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln139" [maxPool_2.cpp:143]   --->   Operation 26 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln139" [maxPool_2.cpp:143]   --->   Operation 27 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln139" [maxPool_2.cpp:143]   --->   Operation 28 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln139" [maxPool_2.cpp:143]   --->   Operation 29 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln139" [maxPool_2.cpp:143]   --->   Operation 30 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 0, i5 %buf_addr" [maxPool_2.cpp:143]   --->   Operation 31 'store' 'store_ln143' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 0, i5 %buf_1_addr" [maxPool_2.cpp:143]   --->   Operation 32 'store' 'store_ln143' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 0, i5 %buf_2_addr" [maxPool_2.cpp:143]   --->   Operation 33 'store' 'store_ln143' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 0, i5 %buf_3_addr" [maxPool_2.cpp:143]   --->   Operation 34 'store' 'store_ln143' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 0, i5 %buf_4_addr" [maxPool_2.cpp:143]   --->   Operation 35 'store' 'store_ln143' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 0, i5 %buf_5_addr" [maxPool_2.cpp:143]   --->   Operation 36 'store' 'store_ln143' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 0, i5 %buf_6_addr" [maxPool_2.cpp:143]   --->   Operation 37 'store' 'store_ln143' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln143 = store i32 0, i5 %buf_7_addr" [maxPool_2.cpp:143]   --->   Operation 38 'store' 'store_ln143' <Predicate = (!icmp_ln139)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln139 = store i6 %add_ln139, i6 %j" [maxPool_2.cpp:139]   --->   Operation 39 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_140_2" [maxPool_2.cpp:139]   --->   Operation 40 'br' 'br_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 01]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
specmemcore_ln0         (specmemcore      ) [ 00]
store_ln139             (store            ) [ 00]
br_ln0                  (br               ) [ 00]
j_1                     (load             ) [ 00]
icmp_ln139              (icmp             ) [ 01]
add_ln139               (add              ) [ 00]
br_ln139                (br               ) [ 00]
zext_ln139              (zext             ) [ 00]
specpipeline_ln139      (specpipeline     ) [ 00]
speclooptripcount_ln139 (speclooptripcount) [ 00]
specloopname_ln139      (specloopname     ) [ 00]
buf_addr                (getelementptr    ) [ 00]
buf_1_addr              (getelementptr    ) [ 00]
buf_2_addr              (getelementptr    ) [ 00]
buf_3_addr              (getelementptr    ) [ 00]
buf_4_addr              (getelementptr    ) [ 00]
buf_5_addr              (getelementptr    ) [ 00]
buf_6_addr              (getelementptr    ) [ 00]
buf_7_addr              (getelementptr    ) [ 00]
store_ln143             (store            ) [ 00]
store_ln143             (store            ) [ 00]
store_ln143             (store            ) [ 00]
store_ln143             (store            ) [ 00]
store_ln143             (store            ) [ 00]
store_ln143             (store            ) [ 00]
store_ln143             (store            ) [ 00]
store_ln143             (store            ) [ 00]
store_ln139             (store            ) [ 00]
br_ln139                (br               ) [ 00]
ret_ln0                 (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="buf_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="buf_1_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="6" slack="0"/>
<pin id="65" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf_2_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="buf_3_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="6" slack="0"/>
<pin id="79" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_4_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buf_5_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_6_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="buf_7_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln143_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="5" slack="0"/>
<pin id="116" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln143_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="5" slack="0"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="129" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln143_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="5" slack="0"/>
<pin id="138" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="140" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln143_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="5" slack="0"/>
<pin id="149" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="151" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln143_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="5" slack="0"/>
<pin id="160" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="162" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln143_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="5" slack="0"/>
<pin id="171" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="173" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln143_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="5" slack="0"/>
<pin id="182" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln143_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="5" slack="0"/>
<pin id="193" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="195" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln139_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_1_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln139_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="6" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln139_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln139_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln139_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="6" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="j_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="48" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="48" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="48" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="120"><net_src comp="54" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="121" pin=4"/></net>

<net id="131"><net_src comp="61" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="142"><net_src comp="68" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="143" pin=4"/></net>

<net id="153"><net_src comp="75" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="164"><net_src comp="82" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="175"><net_src comp="89" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="186"><net_src comp="96" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="197"><net_src comp="103" pin="3"/><net_sink comp="187" pin=2"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="203" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="227"><net_src comp="218" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="229"><net_src comp="218" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="234"><net_src comp="212" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="50" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="230" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_7 | {1 }
	Port: buf_6 | {1 }
	Port: buf_5 | {1 }
	Port: buf_4 | {1 }
	Port: buf_3 | {1 }
	Port: buf_2 | {1 }
	Port: buf_1 | {1 }
	Port: buf_r | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln139 : 1
		j_1 : 1
		icmp_ln139 : 2
		add_ln139 : 2
		br_ln139 : 3
		zext_ln139 : 2
		buf_addr : 3
		buf_1_addr : 3
		buf_2_addr : 3
		buf_3_addr : 3
		buf_4_addr : 3
		buf_5_addr : 3
		buf_6_addr : 3
		buf_7_addr : 3
		store_ln143 : 4
		store_ln143 : 4
		store_ln143 : 4
		store_ln143 : 4
		store_ln143 : 4
		store_ln143 : 4
		store_ln143 : 4
		store_ln143 : 4
		store_ln139 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln139_fu_206 |    0    |    14   |
|----------|-------------------|---------|---------|
|    add   |  add_ln139_fu_212 |    0    |    14   |
|----------|-------------------|---------|---------|
|   zext   | zext_ln139_fu_218 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    28   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|j_reg_235|    6   |
+---------+--------+
|  Total  |    6   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   28   |
+-----------+--------+--------+
