Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o G:/University/term5/Az memary/ComputerArthitectureLab/finalTest_isim_beh.exe -prj G:/University/term5/Az memary/ComputerArthitectureLab/finalTest_beh.prj work.finalTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
WARNING:Simulator:1010 - One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/signExtend32.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/registerFile.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/PCAdder.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/PC.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/Mux64_32new.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/Mux2NToN.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/InstMemory.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/InstCache.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/dataMemoryModule.v" into library work
WARNING:HDLCompiler:991 - "G:/University/term5/Az memary/ComputerArthitectureLab/dataMemoryModule.v" Line 76: Event expressions must result in a singular type
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/dataMemoryCachelvl1.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/controlUnit.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/ALUcontrol.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/ALU.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/Adder.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/writeBack.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/Mem_Wb_register.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/IFIDRegister.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/ID_EX_Register.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/forwading.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/FetchModule.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/EXE_MEMRegister.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/Execute.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/decodeState.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/DataMemory.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/MipsArthitecture.v" into library work
Analyzing Verilog file "G:/University/term5/Az memary/ComputerArthitectureLab/finalTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Mux64_32new
Compiling module PC
Compiling module InstMemory
Compiling module PCAdder
Compiling module InstCache
Compiling module FetchModule
Compiling module IFIDRegister
Compiling module signExtend32
Compiling module registerFile
Compiling module controlUnit
Compiling module decodeState
Compiling module ID_EX_Register
Compiling module ALUcontrol
Compiling module Mux2NToN
Compiling module ALU
Compiling module Adder
Compiling module Execute
Compiling module forwading
Compiling module EXE_MEMRegister
Compiling module dataMemoryModule
Compiling module dataMemoryCachelvl1
Compiling module DataMemory
Compiling module Mem_Wb_register
Compiling module writeBack
Compiling module MipsArthitecture
Compiling module finalTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 20 sub-compilation(s) to finish...
Compiled 27 Verilog Units
Built simulation executable G:/University/term5/Az memary/ComputerArthitectureLab/finalTest_isim_beh.exe
Fuse Memory Usage: 29156 KB
Fuse CPU Usage: 937 ms
