// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=16535,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=10,HLS_SYN_FF=2276,HLS_SYN_LUT=2918}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 18'b1;
parameter    ap_ST_fsm_pp0_stage0 = 18'b10;
parameter    ap_ST_fsm_pp0_stage1 = 18'b100;
parameter    ap_ST_fsm_pp0_stage2 = 18'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 18'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 18'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 18'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 18'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 18'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 18'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 18'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 18'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 18'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 18'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 18'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 18'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 18'b10000000000000000;
parameter    ap_ST_fsm_state168 = 18'b100000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv54_0 = 54'b000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv10_2 = 10'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv10_3 = 10'b11;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv10_4 = 10'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv10_6 = 10'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv10_7 = 10'b111;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv10_8 = 10'b1000;
parameter    ap_const_lv58_4 = 58'b100;
parameter    ap_const_lv10_9 = 10'b1001;
parameter    ap_const_lv9_120 = 9'b100100000;
parameter    ap_const_lv10_A = 10'b1010;
parameter    ap_const_lv58_5 = 58'b101;
parameter    ap_const_lv10_B = 10'b1011;
parameter    ap_const_lv9_160 = 9'b101100000;
parameter    ap_const_lv10_C = 10'b1100;
parameter    ap_const_lv58_6 = 58'b110;
parameter    ap_const_lv10_D = 10'b1101;
parameter    ap_const_lv10_E = 10'b1110;
parameter    ap_const_lv58_7 = 58'b111;
parameter    ap_const_lv10_F = 10'b1111;
parameter    ap_const_lv10_1E0 = 10'b111100000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_11 = 32'b10001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_678;
reg   [5:0] i_reg_689;
reg   [5:0] j_reg_700;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_1323;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage7;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage5;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage14;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage15;
wire   [31:0] grp_fu_711_p2;
reg   [31:0] reg_792;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323;
reg   [31:0] reg_797;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1323;
reg   [31:0] reg_802;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1323;
reg   [31:0] reg_807;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] reg_812;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1323;
wire   [31:0] grp_fu_716_p2;
reg   [31:0] reg_817;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1323;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1323;
reg   [31:0] reg_822;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1323;
reg   [31:0] reg_827;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1323;
reg   [31:0] reg_832;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] reg_837;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1323;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1323;
wire   [0:0] exitcond_flatten_fu_843_p2;
wire   [10:0] indvar_flatten_next_fu_849_p2;
reg   [10:0] indvar_flatten_next_reg_1327;
wire   [5:0] j_mid2_fu_867_p3;
reg   [5:0] j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter1_j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter2_j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter3_j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter4_j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter5_j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter6_j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter7_j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter8_j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter9_j_mid2_reg_1332;
reg   [5:0] ap_pipeline_reg_pp0_iter10_j_mid2_reg_1332;
wire   [5:0] tmp_mid2_v_fu_875_p3;
reg   [5:0] tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_1349;
reg   [5:0] ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_1349;
wire   [9:0] tmp_fu_883_p3;
reg   [9:0] tmp_reg_1355;
wire   [7:0] tmp_2_cast4_cast_fu_972_p1;
reg   [7:0] tmp_2_cast4_cast_reg_1444;
wire   [31:0] grp_fu_720_p2;
reg   [31:0] tmp_6_reg_1479;
wire   [31:0] grp_fu_726_p2;
reg   [31:0] tmp_6_15_reg_1484;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1484;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1484;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_15_reg_1484;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_15_reg_1484;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_15_reg_1484;
wire   [7:0] tmp_40_fu_1026_p2;
reg   [7:0] tmp_40_reg_1499;
reg   [31:0] tmp_6_1_reg_1514;
reg   [31:0] tmp_6_16_reg_1519;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1519;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1519;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_16_reg_1519;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_16_reg_1519;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_16_reg_1519;
reg   [31:0] tmp_6_2_reg_1544;
reg   [31:0] tmp_6_17_reg_1549;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1549;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1549;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_17_reg_1549;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_17_reg_1549;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_17_reg_1549;
wire   [8:0] tmp_2_cast4_fu_1076_p1;
reg   [8:0] tmp_2_cast4_reg_1564;
reg   [31:0] tmp_6_3_reg_1580;
reg   [31:0] tmp_6_18_reg_1585;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1585;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1585;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_18_reg_1585;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_18_reg_1585;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_18_reg_1585;
reg   [31:0] tmp_6_4_reg_1610;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1610;
reg   [31:0] tmp_6_19_reg_1615;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1615;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1615;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_19_reg_1615;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_19_reg_1615;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_19_reg_1615;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_19_reg_1615;
reg   [31:0] tmp_6_5_reg_1640;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1640;
reg   [31:0] tmp_6_20_reg_1645;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1645;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1645;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_20_reg_1645;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_20_reg_1645;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_20_reg_1645;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_20_reg_1645;
reg   [31:0] tmp_6_6_reg_1670;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1670;
reg   [31:0] tmp_6_21_reg_1675;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_1675;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_1675;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_21_reg_1675;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_21_reg_1675;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_21_reg_1675;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_21_reg_1675;
reg   [31:0] tmp_6_7_reg_1700;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1700;
reg   [31:0] tmp_6_22_reg_1705;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_1705;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_1705;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_22_reg_1705;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_22_reg_1705;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_22_reg_1705;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_22_reg_1705;
reg   [31:0] tmp_6_8_reg_1730;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1730;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1730;
reg   [31:0] tmp_6_23_reg_1735;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_1735;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_1735;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_1735;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_23_reg_1735;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_23_reg_1735;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_23_reg_1735;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_23_reg_1735;
reg   [31:0] tmp_6_9_reg_1760;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1760;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1760;
reg   [31:0] tmp_6_24_reg_1765;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_1765;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_1765;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_1765;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_24_reg_1765;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_24_reg_1765;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_24_reg_1765;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_24_reg_1765;
reg   [31:0] tmp_6_s_reg_1790;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1790;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1790;
reg   [31:0] tmp_6_25_reg_1795;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_1795;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_1795;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_1795;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_25_reg_1795;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_25_reg_1795;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_25_reg_1795;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_25_reg_1795;
reg   [31:0] tmp_6_10_reg_1820;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1820;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1820;
reg   [31:0] tmp_6_26_reg_1825;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_1825;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_1825;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_1825;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_26_reg_1825;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_26_reg_1825;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_26_reg_1825;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_26_reg_1825;
wire   [5:0] j_1_fu_1293_p2;
reg   [5:0] j_1_reg_1830;
reg   [31:0] tmp_6_11_reg_1835;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1835;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1835;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1835;
reg   [31:0] tmp_6_27_reg_1850;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_1850;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_1850;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_1850;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_27_reg_1850;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_27_reg_1850;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_27_reg_1850;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_27_reg_1850;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_27_reg_1850;
reg   [31:0] tmp_6_12_reg_1865;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1865;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1865;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1865;
reg   [31:0] tmp_6_28_reg_1870;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_1870;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_1870;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_1870;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_28_reg_1870;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_28_reg_1870;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_28_reg_1870;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_28_reg_1870;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_28_reg_1870;
reg   [31:0] tmp_6_13_reg_1875;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1875;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1875;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1875;
reg   [31:0] tmp_6_29_reg_1880;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_1880;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_1880;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_1880;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_29_reg_1880;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_29_reg_1880;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_29_reg_1880;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_29_reg_1880;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_29_reg_1880;
reg   [31:0] tmp_6_14_reg_1885;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1885;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1885;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1885;
reg   [31:0] tmp_6_30_reg_1890;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_1890;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_1890;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_1890;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_6_30_reg_1890;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_6_30_reg_1890;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_6_30_reg_1890;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_6_30_reg_1890;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_6_30_reg_1890;
reg   [31:0] tmp_1_14_reg_1895;
reg   [10:0] indvar_flatten_phi_fu_682_p4;
reg   [5:0] i_phi_fu_693_p4;
reg   [5:0] j_phi_fu_704_p4;
wire   [63:0] tmp_3_fu_891_p1;
wire   [63:0] tmp_2_fu_897_p1;
wire   [63:0] tmp_5_fu_908_p3;
wire   [63:0] tmp_37_cast_fu_927_p1;
wire   [63:0] tmp_8_fu_938_p3;
wire   [63:0] tmp_37_fu_948_p3;
wire   [63:0] tmp_10_fu_962_p3;
wire   [63:0] tmp_39_cast_fu_981_p1;
wire   [63:0] tmp_12_fu_992_p3;
wire   [63:0] tmp_39_fu_1002_p3;
wire   [63:0] tmp_14_fu_1016_p3;
wire   [63:0] tmp_41_cast_fu_1031_p1;
wire   [63:0] tmp_16_fu_1042_p3;
wire   [63:0] tmp_41_fu_1052_p3;
wire   [63:0] tmp_18_fu_1066_p3;
wire   [63:0] tmp_43_cast_fu_1085_p1;
wire   [63:0] tmp_20_fu_1096_p3;
wire   [63:0] tmp_43_fu_1106_p3;
wire   [63:0] tmp_22_fu_1120_p3;
wire   [63:0] tmp_45_cast_fu_1135_p1;
wire   [63:0] tmp_24_fu_1146_p3;
wire   [63:0] tmp_45_fu_1156_p3;
wire   [63:0] tmp_26_fu_1170_p3;
wire   [63:0] tmp_47_cast_fu_1185_p1;
wire   [63:0] tmp_28_fu_1196_p3;
wire   [63:0] tmp_47_fu_1206_p3;
wire   [63:0] tmp_30_fu_1220_p3;
wire   [63:0] tmp_49_cast_fu_1233_p1;
wire   [63:0] tmp_32_fu_1244_p3;
wire   [63:0] tmp_48_fu_1254_p3;
wire   [63:0] tmp_34_fu_1268_p3;
wire   [63:0] tmp_51_cast_fu_1287_p1;
wire   [63:0] tmp_52_cast_fu_1318_p1;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_711_p0;
reg   [31:0] grp_fu_711_p1;
reg   [31:0] grp_fu_716_p0;
reg   [31:0] grp_fu_716_p1;
wire   [0:0] exitcond_fu_861_p2;
wire   [5:0] i_1_fu_855_p2;
wire   [9:0] tmp_4_fu_903_p2;
wire   [6:0] tmp_2_cast_fu_918_p1;
wire   [6:0] tmp_36_fu_921_p2;
wire   [9:0] tmp_7_fu_933_p2;
wire   [9:0] tmp_9_fu_957_p2;
wire   [7:0] tmp_38_fu_975_p2;
wire   [9:0] tmp_11_fu_987_p2;
wire   [9:0] tmp_13_fu_1011_p2;
wire   [9:0] tmp_15_fu_1037_p2;
wire   [9:0] tmp_17_fu_1061_p2;
wire   [8:0] tmp_42_fu_1079_p2;
wire   [9:0] tmp_19_fu_1091_p2;
wire   [9:0] tmp_21_fu_1115_p2;
wire   [8:0] tmp_44_fu_1130_p2;
wire   [9:0] tmp_23_fu_1141_p2;
wire   [9:0] tmp_25_fu_1165_p2;
wire   [8:0] tmp_46_fu_1180_p2;
wire   [9:0] tmp_27_fu_1191_p2;
wire   [9:0] tmp_29_fu_1215_p2;
wire  signed [8:0] tmp_49_cast7_fu_1230_p1;
wire   [9:0] tmp_31_fu_1239_p2;
wire   [9:0] tmp_33_fu_1263_p2;
wire   [9:0] tmp_2_cast5_fu_1278_p1;
wire   [9:0] tmp_49_fu_1281_p2;
wire   [10:0] tmp_35_fu_1298_p3;
wire   [11:0] tmp_36_cast_fu_1305_p1;
wire   [11:0] tmp_2_cast6_fu_1309_p1;
wire   [11:0] tmp_50_fu_1312_p2;
wire   [0:0] ap_CS_fsm_state168;
reg   [17:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
end

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_711_p0),
    .din1(grp_fu_711_p1),
    .ce(1'b1),
    .dout(grp_fu_711_p2)
);

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_716_p0),
    .din1(grp_fu_716_p1),
    .ce(1'b1),
    .dout(grp_fu_716_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_0_Dout_A),
    .din1(b_0_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_720_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(a_1_Dout_A),
    .din1(b_1_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_726_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_843_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & ~(exitcond_flatten_reg_1323 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_689 <= tmp_mid2_v_reg_1349;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_689 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_678 <= indvar_flatten_next_reg_1327;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_678 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_700 <= j_1_reg_1830;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_700 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1323 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter10_j_mid2_reg_1332 <= ap_pipeline_reg_pp0_iter9_j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_1349 <= ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_1349;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323 <= exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter1_j_mid2_reg_1332 <= j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_1349 <= tmp_mid2_v_reg_1349;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1323 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter2_j_mid2_reg_1332 <= ap_pipeline_reg_pp0_iter1_j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1835 <= tmp_6_11_reg_1835;
        ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_1850 <= tmp_6_27_reg_1850;
        ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_1349 <= ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_1349;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1323 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter3_j_mid2_reg_1332 <= ap_pipeline_reg_pp0_iter2_j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1835 <= ap_pipeline_reg_pp0_iter2_tmp_6_11_reg_1835;
        ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_1850 <= ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_1850;
        ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_1349 <= ap_pipeline_reg_pp0_iter2_tmp_mid2_v_reg_1349;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1323 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter4_j_mid2_reg_1332 <= ap_pipeline_reg_pp0_iter3_j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1835 <= ap_pipeline_reg_pp0_iter3_tmp_6_11_reg_1835;
        ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_1850 <= ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_1850;
        ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_1349 <= ap_pipeline_reg_pp0_iter3_tmp_mid2_v_reg_1349;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1323 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter5_j_mid2_reg_1332 <= ap_pipeline_reg_pp0_iter4_j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter5_tmp_6_27_reg_1850 <= ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_1850;
        ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_1349 <= ap_pipeline_reg_pp0_iter4_tmp_mid2_v_reg_1349;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1323 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter6_j_mid2_reg_1332 <= ap_pipeline_reg_pp0_iter5_j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter6_tmp_6_27_reg_1850 <= ap_pipeline_reg_pp0_iter5_tmp_6_27_reg_1850;
        ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_1349 <= ap_pipeline_reg_pp0_iter5_tmp_mid2_v_reg_1349;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1323 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter7_j_mid2_reg_1332 <= ap_pipeline_reg_pp0_iter6_j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter7_tmp_6_27_reg_1850 <= ap_pipeline_reg_pp0_iter6_tmp_6_27_reg_1850;
        ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_1349 <= ap_pipeline_reg_pp0_iter6_tmp_mid2_v_reg_1349;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1323 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter8_j_mid2_reg_1332 <= ap_pipeline_reg_pp0_iter7_j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter8_tmp_6_27_reg_1850 <= ap_pipeline_reg_pp0_iter7_tmp_6_27_reg_1850;
        ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_1349 <= ap_pipeline_reg_pp0_iter7_tmp_mid2_v_reg_1349;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1323 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1323;
        ap_pipeline_reg_pp0_iter9_j_mid2_reg_1332 <= ap_pipeline_reg_pp0_iter8_j_mid2_reg_1332;
        ap_pipeline_reg_pp0_iter9_tmp_6_27_reg_1850 <= ap_pipeline_reg_pp0_iter8_tmp_6_27_reg_1850;
        ap_pipeline_reg_pp0_iter9_tmp_mid2_v_reg_1349 <= ap_pipeline_reg_pp0_iter8_tmp_mid2_v_reg_1349;
        exitcond_flatten_reg_1323 <= exitcond_flatten_fu_843_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1820 <= tmp_6_10_reg_1820;
        ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_1825 <= tmp_6_26_reg_1825;
        ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1820 <= ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1820;
        ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_1825 <= ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_1825;
        ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_1825 <= ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_1825;
        ap_pipeline_reg_pp0_iter4_tmp_6_26_reg_1825 <= ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_1825;
        ap_pipeline_reg_pp0_iter5_tmp_6_26_reg_1825 <= ap_pipeline_reg_pp0_iter4_tmp_6_26_reg_1825;
        ap_pipeline_reg_pp0_iter6_tmp_6_26_reg_1825 <= ap_pipeline_reg_pp0_iter5_tmp_6_26_reg_1825;
        ap_pipeline_reg_pp0_iter7_tmp_6_26_reg_1825 <= ap_pipeline_reg_pp0_iter6_tmp_6_26_reg_1825;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1484 <= tmp_6_15_reg_1484;
        ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1484 <= ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1484;
        ap_pipeline_reg_pp0_iter3_tmp_6_15_reg_1484 <= ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1484;
        ap_pipeline_reg_pp0_iter4_tmp_6_15_reg_1484 <= ap_pipeline_reg_pp0_iter3_tmp_6_15_reg_1484;
        ap_pipeline_reg_pp0_iter5_tmp_6_15_reg_1484 <= ap_pipeline_reg_pp0_iter4_tmp_6_15_reg_1484;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1519 <= tmp_6_16_reg_1519;
        ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1519 <= ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1519;
        ap_pipeline_reg_pp0_iter3_tmp_6_16_reg_1519 <= ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1519;
        ap_pipeline_reg_pp0_iter4_tmp_6_16_reg_1519 <= ap_pipeline_reg_pp0_iter3_tmp_6_16_reg_1519;
        ap_pipeline_reg_pp0_iter5_tmp_6_16_reg_1519 <= ap_pipeline_reg_pp0_iter4_tmp_6_16_reg_1519;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1549 <= tmp_6_17_reg_1549;
        ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1549 <= ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1549;
        ap_pipeline_reg_pp0_iter3_tmp_6_17_reg_1549 <= ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1549;
        ap_pipeline_reg_pp0_iter4_tmp_6_17_reg_1549 <= ap_pipeline_reg_pp0_iter3_tmp_6_17_reg_1549;
        ap_pipeline_reg_pp0_iter5_tmp_6_17_reg_1549 <= ap_pipeline_reg_pp0_iter4_tmp_6_17_reg_1549;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1585 <= tmp_6_18_reg_1585;
        ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1585 <= ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1585;
        ap_pipeline_reg_pp0_iter3_tmp_6_18_reg_1585 <= ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1585;
        ap_pipeline_reg_pp0_iter4_tmp_6_18_reg_1585 <= ap_pipeline_reg_pp0_iter3_tmp_6_18_reg_1585;
        ap_pipeline_reg_pp0_iter5_tmp_6_18_reg_1585 <= ap_pipeline_reg_pp0_iter4_tmp_6_18_reg_1585;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1615 <= tmp_6_19_reg_1615;
        ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1610 <= tmp_6_4_reg_1610;
        ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1615 <= ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1615;
        ap_pipeline_reg_pp0_iter3_tmp_6_19_reg_1615 <= ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1615;
        ap_pipeline_reg_pp0_iter4_tmp_6_19_reg_1615 <= ap_pipeline_reg_pp0_iter3_tmp_6_19_reg_1615;
        ap_pipeline_reg_pp0_iter5_tmp_6_19_reg_1615 <= ap_pipeline_reg_pp0_iter4_tmp_6_19_reg_1615;
        ap_pipeline_reg_pp0_iter6_tmp_6_19_reg_1615 <= ap_pipeline_reg_pp0_iter5_tmp_6_19_reg_1615;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1645 <= tmp_6_20_reg_1645;
        ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1640 <= tmp_6_5_reg_1640;
        ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1645 <= ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1645;
        ap_pipeline_reg_pp0_iter3_tmp_6_20_reg_1645 <= ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1645;
        ap_pipeline_reg_pp0_iter4_tmp_6_20_reg_1645 <= ap_pipeline_reg_pp0_iter3_tmp_6_20_reg_1645;
        ap_pipeline_reg_pp0_iter5_tmp_6_20_reg_1645 <= ap_pipeline_reg_pp0_iter4_tmp_6_20_reg_1645;
        ap_pipeline_reg_pp0_iter6_tmp_6_20_reg_1645 <= ap_pipeline_reg_pp0_iter5_tmp_6_20_reg_1645;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_1675 <= tmp_6_21_reg_1675;
        ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1670 <= tmp_6_6_reg_1670;
        ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_1675 <= ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_1675;
        ap_pipeline_reg_pp0_iter3_tmp_6_21_reg_1675 <= ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_1675;
        ap_pipeline_reg_pp0_iter4_tmp_6_21_reg_1675 <= ap_pipeline_reg_pp0_iter3_tmp_6_21_reg_1675;
        ap_pipeline_reg_pp0_iter5_tmp_6_21_reg_1675 <= ap_pipeline_reg_pp0_iter4_tmp_6_21_reg_1675;
        ap_pipeline_reg_pp0_iter6_tmp_6_21_reg_1675 <= ap_pipeline_reg_pp0_iter5_tmp_6_21_reg_1675;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_1705 <= tmp_6_22_reg_1705;
        ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1700 <= tmp_6_7_reg_1700;
        ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_1705 <= ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_1705;
        ap_pipeline_reg_pp0_iter3_tmp_6_22_reg_1705 <= ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_1705;
        ap_pipeline_reg_pp0_iter4_tmp_6_22_reg_1705 <= ap_pipeline_reg_pp0_iter3_tmp_6_22_reg_1705;
        ap_pipeline_reg_pp0_iter5_tmp_6_22_reg_1705 <= ap_pipeline_reg_pp0_iter4_tmp_6_22_reg_1705;
        ap_pipeline_reg_pp0_iter6_tmp_6_22_reg_1705 <= ap_pipeline_reg_pp0_iter5_tmp_6_22_reg_1705;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_1735 <= tmp_6_23_reg_1735;
        ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1730 <= tmp_6_8_reg_1730;
        ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_1735 <= ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_1735;
        ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1730 <= ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1730;
        ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_1735 <= ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_1735;
        ap_pipeline_reg_pp0_iter4_tmp_6_23_reg_1735 <= ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_1735;
        ap_pipeline_reg_pp0_iter5_tmp_6_23_reg_1735 <= ap_pipeline_reg_pp0_iter4_tmp_6_23_reg_1735;
        ap_pipeline_reg_pp0_iter6_tmp_6_23_reg_1735 <= ap_pipeline_reg_pp0_iter5_tmp_6_23_reg_1735;
        ap_pipeline_reg_pp0_iter7_tmp_6_23_reg_1735 <= ap_pipeline_reg_pp0_iter6_tmp_6_23_reg_1735;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_1765 <= tmp_6_24_reg_1765;
        ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1760 <= tmp_6_9_reg_1760;
        ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_1765 <= ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_1765;
        ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1760 <= ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1760;
        ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_1765 <= ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_1765;
        ap_pipeline_reg_pp0_iter4_tmp_6_24_reg_1765 <= ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_1765;
        ap_pipeline_reg_pp0_iter5_tmp_6_24_reg_1765 <= ap_pipeline_reg_pp0_iter4_tmp_6_24_reg_1765;
        ap_pipeline_reg_pp0_iter6_tmp_6_24_reg_1765 <= ap_pipeline_reg_pp0_iter5_tmp_6_24_reg_1765;
        ap_pipeline_reg_pp0_iter7_tmp_6_24_reg_1765 <= ap_pipeline_reg_pp0_iter6_tmp_6_24_reg_1765;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_1795 <= tmp_6_25_reg_1795;
        ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1790 <= tmp_6_s_reg_1790;
        ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_1795 <= ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_1795;
        ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1790 <= ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1790;
        ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_1795 <= ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_1795;
        ap_pipeline_reg_pp0_iter4_tmp_6_25_reg_1795 <= ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_1795;
        ap_pipeline_reg_pp0_iter5_tmp_6_25_reg_1795 <= ap_pipeline_reg_pp0_iter4_tmp_6_25_reg_1795;
        ap_pipeline_reg_pp0_iter6_tmp_6_25_reg_1795 <= ap_pipeline_reg_pp0_iter5_tmp_6_25_reg_1795;
        ap_pipeline_reg_pp0_iter7_tmp_6_25_reg_1795 <= ap_pipeline_reg_pp0_iter6_tmp_6_25_reg_1795;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1865 <= tmp_6_12_reg_1865;
        ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_1870 <= tmp_6_28_reg_1870;
        ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1865 <= ap_pipeline_reg_pp0_iter2_tmp_6_12_reg_1865;
        ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_1870 <= ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_1870;
        ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1865 <= ap_pipeline_reg_pp0_iter3_tmp_6_12_reg_1865;
        ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_1870 <= ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_1870;
        ap_pipeline_reg_pp0_iter5_tmp_6_28_reg_1870 <= ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_1870;
        ap_pipeline_reg_pp0_iter6_tmp_6_28_reg_1870 <= ap_pipeline_reg_pp0_iter5_tmp_6_28_reg_1870;
        ap_pipeline_reg_pp0_iter7_tmp_6_28_reg_1870 <= ap_pipeline_reg_pp0_iter6_tmp_6_28_reg_1870;
        ap_pipeline_reg_pp0_iter8_tmp_6_28_reg_1870 <= ap_pipeline_reg_pp0_iter7_tmp_6_28_reg_1870;
        ap_pipeline_reg_pp0_iter9_tmp_6_28_reg_1870 <= ap_pipeline_reg_pp0_iter8_tmp_6_28_reg_1870;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1875 <= tmp_6_13_reg_1875;
        ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_1880 <= tmp_6_29_reg_1880;
        ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1875 <= ap_pipeline_reg_pp0_iter2_tmp_6_13_reg_1875;
        ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_1880 <= ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_1880;
        ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1875 <= ap_pipeline_reg_pp0_iter3_tmp_6_13_reg_1875;
        ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_1880 <= ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_1880;
        ap_pipeline_reg_pp0_iter5_tmp_6_29_reg_1880 <= ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_1880;
        ap_pipeline_reg_pp0_iter6_tmp_6_29_reg_1880 <= ap_pipeline_reg_pp0_iter5_tmp_6_29_reg_1880;
        ap_pipeline_reg_pp0_iter7_tmp_6_29_reg_1880 <= ap_pipeline_reg_pp0_iter6_tmp_6_29_reg_1880;
        ap_pipeline_reg_pp0_iter8_tmp_6_29_reg_1880 <= ap_pipeline_reg_pp0_iter7_tmp_6_29_reg_1880;
        ap_pipeline_reg_pp0_iter9_tmp_6_29_reg_1880 <= ap_pipeline_reg_pp0_iter8_tmp_6_29_reg_1880;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1885 <= tmp_6_14_reg_1885;
        ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_1890 <= tmp_6_30_reg_1890;
        ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1885 <= ap_pipeline_reg_pp0_iter2_tmp_6_14_reg_1885;
        ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_1890 <= ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_1890;
        ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1885 <= ap_pipeline_reg_pp0_iter3_tmp_6_14_reg_1885;
        ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_1890 <= ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_1890;
        ap_pipeline_reg_pp0_iter5_tmp_6_30_reg_1890 <= ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_1890;
        ap_pipeline_reg_pp0_iter6_tmp_6_30_reg_1890 <= ap_pipeline_reg_pp0_iter5_tmp_6_30_reg_1890;
        ap_pipeline_reg_pp0_iter7_tmp_6_30_reg_1890 <= ap_pipeline_reg_pp0_iter6_tmp_6_30_reg_1890;
        ap_pipeline_reg_pp0_iter8_tmp_6_30_reg_1890 <= ap_pipeline_reg_pp0_iter7_tmp_6_30_reg_1890;
        ap_pipeline_reg_pp0_iter9_tmp_6_30_reg_1890 <= ap_pipeline_reg_pp0_iter8_tmp_6_30_reg_1890;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_1327 <= indvar_flatten_next_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        j_1_reg_1830 <= j_1_fu_1293_p2;
        tmp_6_10_reg_1820 <= grp_fu_720_p2;
        tmp_6_26_reg_1825 <= grp_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_843_p2))) begin
        j_mid2_reg_1332 <= j_mid2_fu_867_p3;
        tmp_reg_1355[9 : 4] <= tmp_fu_883_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323)))) begin
        reg_792 <= grp_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1323)))) begin
        reg_797 <= grp_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1323)))) begin
        reg_802 <= grp_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1323)) | ((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1323) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        reg_807 <= grp_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1323)))) begin
        reg_812 <= grp_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1323)))) begin
        reg_817 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1323)))) begin
        reg_822 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1323)))) begin
        reg_827 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1323) & (1'b1 == ap_enable_reg_pp0_iter9)))) begin
        reg_832 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1323)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1323)))) begin
        reg_837 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1323))) begin
        tmp_1_14_reg_1895 <= grp_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_2_cast4_cast_reg_1444[5 : 0] <= tmp_2_cast4_cast_fu_972_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_2_cast4_reg_1564[5 : 0] <= tmp_2_cast4_fu_1076_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_40_reg_1499 <= tmp_40_fu_1026_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_11_reg_1835 <= grp_fu_720_p2;
        tmp_6_27_reg_1850 <= grp_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323))) begin
        tmp_6_12_reg_1865 <= grp_fu_720_p2;
        tmp_6_28_reg_1870 <= grp_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323))) begin
        tmp_6_13_reg_1875 <= grp_fu_720_p2;
        tmp_6_29_reg_1880 <= grp_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1323))) begin
        tmp_6_14_reg_1885 <= grp_fu_720_p2;
        tmp_6_30_reg_1890 <= grp_fu_726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_6_15_reg_1484 <= grp_fu_726_p2;
        tmp_6_reg_1479 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_6_16_reg_1519 <= grp_fu_726_p2;
        tmp_6_1_reg_1514 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_6_17_reg_1549 <= grp_fu_726_p2;
        tmp_6_2_reg_1544 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_6_18_reg_1585 <= grp_fu_726_p2;
        tmp_6_3_reg_1580 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_6_19_reg_1615 <= grp_fu_726_p2;
        tmp_6_4_reg_1610 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_6_20_reg_1645 <= grp_fu_726_p2;
        tmp_6_5_reg_1640 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_6_21_reg_1675 <= grp_fu_726_p2;
        tmp_6_6_reg_1670 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_6_22_reg_1705 <= grp_fu_726_p2;
        tmp_6_7_reg_1700 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_6_23_reg_1735 <= grp_fu_726_p2;
        tmp_6_8_reg_1730 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_6_24_reg_1765 <= grp_fu_726_p2;
        tmp_6_9_reg_1760 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_6_25_reg_1795 <= grp_fu_726_p2;
        tmp_6_s_reg_1790 <= grp_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_843_p2))) begin
        tmp_mid2_v_reg_1349 <= tmp_mid2_v_fu_875_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_0_Addr_A_orig = tmp_34_fu_1268_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_0_Addr_A_orig = tmp_32_fu_1244_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_0_Addr_A_orig = tmp_30_fu_1220_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_0_Addr_A_orig = tmp_28_fu_1196_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_0_Addr_A_orig = tmp_26_fu_1170_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_0_Addr_A_orig = tmp_24_fu_1146_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_0_Addr_A_orig = tmp_22_fu_1120_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_0_Addr_A_orig = tmp_20_fu_1096_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_18_fu_1066_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_16_fu_1042_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_14_fu_1016_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_12_fu_992_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_10_fu_962_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_8_fu_938_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_5_fu_908_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_3_fu_891_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            a_1_Addr_A_orig = tmp_34_fu_1268_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            a_1_Addr_A_orig = tmp_32_fu_1244_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            a_1_Addr_A_orig = tmp_30_fu_1220_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            a_1_Addr_A_orig = tmp_28_fu_1196_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            a_1_Addr_A_orig = tmp_26_fu_1170_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            a_1_Addr_A_orig = tmp_24_fu_1146_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            a_1_Addr_A_orig = tmp_22_fu_1120_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            a_1_Addr_A_orig = tmp_20_fu_1096_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_18_fu_1066_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_16_fu_1042_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_14_fu_1016_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_12_fu_992_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_10_fu_962_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_8_fu_938_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_5_fu_908_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_3_fu_891_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_0_Addr_A_orig = tmp_51_cast_fu_1287_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_0_Addr_A_orig = tmp_48_fu_1254_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_0_Addr_A_orig = tmp_49_cast_fu_1233_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_0_Addr_A_orig = tmp_47_fu_1206_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_0_Addr_A_orig = tmp_47_cast_fu_1185_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_0_Addr_A_orig = tmp_45_fu_1156_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_0_Addr_A_orig = tmp_45_cast_fu_1135_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_0_Addr_A_orig = tmp_43_fu_1106_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_43_cast_fu_1085_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_41_fu_1052_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_41_cast_fu_1031_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_39_fu_1002_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_39_cast_fu_981_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_37_fu_948_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_37_cast_fu_927_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_2_fu_897_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            b_1_Addr_A_orig = tmp_51_cast_fu_1287_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            b_1_Addr_A_orig = tmp_48_fu_1254_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            b_1_Addr_A_orig = tmp_49_cast_fu_1233_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            b_1_Addr_A_orig = tmp_47_fu_1206_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            b_1_Addr_A_orig = tmp_47_cast_fu_1185_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            b_1_Addr_A_orig = tmp_45_fu_1156_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            b_1_Addr_A_orig = tmp_45_cast_fu_1135_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            b_1_Addr_A_orig = tmp_43_fu_1106_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_43_cast_fu_1085_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_41_fu_1052_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_41_cast_fu_1031_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_39_fu_1002_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_39_cast_fu_981_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_37_fu_948_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_37_cast_fu_927_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_2_fu_897_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1323))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        grp_fu_711_p0 = reg_812;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        grp_fu_711_p0 = reg_807;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        grp_fu_711_p0 = reg_802;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        grp_fu_711_p0 = reg_797;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_711_p0 = reg_792;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_711_p0 = tmp_6_reg_1479;
    end else begin
        grp_fu_711_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_14_reg_1885;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_13_reg_1875;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_12_reg_1865;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_11_reg_1835;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_10_reg_1820;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_s_reg_1790;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_9_reg_1760;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_8_reg_1730;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_7_reg_1700;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_6_reg_1670;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_5_reg_1640;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_711_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_4_reg_1610;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_711_p1 = tmp_6_3_reg_1580;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_711_p1 = tmp_6_2_reg_1544;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_711_p1 = tmp_6_1_reg_1514;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_711_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_711_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter9)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter9)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter10)))) begin
        grp_fu_716_p0 = reg_837;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter8)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter8)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter9)))) begin
        grp_fu_716_p0 = reg_832;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter7)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter7)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter8)))) begin
        grp_fu_716_p0 = reg_827;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter6)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter6)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter7)))) begin
        grp_fu_716_p0 = reg_822;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter5)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter5)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        grp_fu_716_p0 = reg_817;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p0 = tmp_1_14_reg_1895;
    end else begin
        grp_fu_716_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter9_tmp_6_30_reg_1890;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter9_tmp_6_29_reg_1880;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter9_tmp_6_28_reg_1870;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter9_tmp_6_27_reg_1850;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter7_tmp_6_26_reg_1825;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter7_tmp_6_25_reg_1795;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter7_tmp_6_24_reg_1765;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter7_tmp_6_23_reg_1735;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter6_tmp_6_22_reg_1705;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter6_tmp_6_21_reg_1675;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter6_tmp_6_20_reg_1645;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter6_tmp_6_19_reg_1615;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter5_tmp_6_18_reg_1585;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter5_tmp_6_17_reg_1549;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter5_tmp_6_16_reg_1519;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_716_p1 = ap_pipeline_reg_pp0_iter5_tmp_6_15_reg_1484;
    end else begin
        grp_fu_716_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_phi_fu_693_p4 = tmp_mid2_v_reg_1349;
    end else begin
        i_phi_fu_693_p4 = i_reg_689;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_phi_fu_682_p4 = indvar_flatten_next_reg_1327;
    end else begin
        indvar_flatten_phi_fu_682_p4 = indvar_flatten_reg_678;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1323 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_phi_fu_704_p4 = j_1_reg_1830;
    end else begin
        j_phi_fu_704_p4 = j_reg_700;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_843_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter10) & ~(1'b1 == ap_enable_reg_pp0_iter9))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state168 = ap_CS_fsm[ap_const_lv32_11];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_52_cast_fu_1318_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_837;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_843_p2 = ((indvar_flatten_phi_fu_682_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_861_p2 = ((j_phi_fu_704_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign i_1_fu_855_p2 = (i_phi_fu_693_p4 + ap_const_lv6_1);

assign indvar_flatten_next_fu_849_p2 = (indvar_flatten_phi_fu_682_p4 + ap_const_lv11_1);

assign j_1_fu_1293_p2 = (j_mid2_reg_1332 + ap_const_lv6_1);

assign j_mid2_fu_867_p3 = ((exitcond_fu_861_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_704_p4);

assign tmp_10_fu_962_p3 = {{ap_const_lv54_0}, {tmp_9_fu_957_p2}};

assign tmp_11_fu_987_p2 = (tmp_reg_1355 | ap_const_lv10_4);

assign tmp_12_fu_992_p3 = {{ap_const_lv54_0}, {tmp_11_fu_987_p2}};

assign tmp_13_fu_1011_p2 = (tmp_reg_1355 | ap_const_lv10_5);

assign tmp_14_fu_1016_p3 = {{ap_const_lv54_0}, {tmp_13_fu_1011_p2}};

assign tmp_15_fu_1037_p2 = (tmp_reg_1355 | ap_const_lv10_6);

assign tmp_16_fu_1042_p3 = {{ap_const_lv54_0}, {tmp_15_fu_1037_p2}};

assign tmp_17_fu_1061_p2 = (tmp_reg_1355 | ap_const_lv10_7);

assign tmp_18_fu_1066_p3 = {{ap_const_lv54_0}, {tmp_17_fu_1061_p2}};

assign tmp_19_fu_1091_p2 = (tmp_reg_1355 | ap_const_lv10_8);

assign tmp_20_fu_1096_p3 = {{ap_const_lv54_0}, {tmp_19_fu_1091_p2}};

assign tmp_21_fu_1115_p2 = (tmp_reg_1355 | ap_const_lv10_9);

assign tmp_22_fu_1120_p3 = {{ap_const_lv54_0}, {tmp_21_fu_1115_p2}};

assign tmp_23_fu_1141_p2 = (tmp_reg_1355 | ap_const_lv10_A);

assign tmp_24_fu_1146_p3 = {{ap_const_lv54_0}, {tmp_23_fu_1141_p2}};

assign tmp_25_fu_1165_p2 = (tmp_reg_1355 | ap_const_lv10_B);

assign tmp_26_fu_1170_p3 = {{ap_const_lv54_0}, {tmp_25_fu_1165_p2}};

assign tmp_27_fu_1191_p2 = (tmp_reg_1355 | ap_const_lv10_C);

assign tmp_28_fu_1196_p3 = {{ap_const_lv54_0}, {tmp_27_fu_1191_p2}};

assign tmp_29_fu_1215_p2 = (tmp_reg_1355 | ap_const_lv10_D);

assign tmp_2_cast4_cast_fu_972_p1 = j_mid2_reg_1332;

assign tmp_2_cast4_fu_1076_p1 = j_mid2_reg_1332;

assign tmp_2_cast5_fu_1278_p1 = j_mid2_reg_1332;

assign tmp_2_cast6_fu_1309_p1 = ap_pipeline_reg_pp0_iter10_j_mid2_reg_1332;

assign tmp_2_cast_fu_918_p1 = j_mid2_reg_1332;

assign tmp_2_fu_897_p1 = j_mid2_fu_867_p3;

assign tmp_30_fu_1220_p3 = {{ap_const_lv54_0}, {tmp_29_fu_1215_p2}};

assign tmp_31_fu_1239_p2 = (tmp_reg_1355 | ap_const_lv10_E);

assign tmp_32_fu_1244_p3 = {{ap_const_lv54_0}, {tmp_31_fu_1239_p2}};

assign tmp_33_fu_1263_p2 = (tmp_reg_1355 | ap_const_lv10_F);

assign tmp_34_fu_1268_p3 = {{ap_const_lv54_0}, {tmp_33_fu_1263_p2}};

assign tmp_35_fu_1298_p3 = {{ap_pipeline_reg_pp0_iter10_tmp_mid2_v_reg_1349}, {ap_const_lv5_0}};

assign tmp_36_cast_fu_1305_p1 = tmp_35_fu_1298_p3;

assign tmp_36_fu_921_p2 = (tmp_2_cast_fu_918_p1 + ap_const_lv7_20);

assign tmp_37_cast_fu_927_p1 = tmp_36_fu_921_p2;

assign tmp_37_fu_948_p3 = {{ap_const_lv58_1}, {j_mid2_reg_1332}};

assign tmp_38_fu_975_p2 = (tmp_2_cast4_cast_fu_972_p1 + ap_const_lv8_60);

assign tmp_39_cast_fu_981_p1 = tmp_38_fu_975_p2;

assign tmp_39_fu_1002_p3 = {{ap_const_lv58_2}, {j_mid2_reg_1332}};

assign tmp_3_fu_891_p1 = tmp_fu_883_p3;

assign tmp_40_fu_1026_p2 = ($signed(tmp_2_cast4_cast_reg_1444) + $signed(ap_const_lv8_A0));

assign tmp_41_cast_fu_1031_p1 = tmp_40_fu_1026_p2;

assign tmp_41_fu_1052_p3 = {{ap_const_lv58_3}, {j_mid2_reg_1332}};

assign tmp_42_fu_1079_p2 = (tmp_2_cast4_fu_1076_p1 + ap_const_lv9_E0);

assign tmp_43_cast_fu_1085_p1 = tmp_42_fu_1079_p2;

assign tmp_43_fu_1106_p3 = {{ap_const_lv58_4}, {j_mid2_reg_1332}};

assign tmp_44_fu_1130_p2 = ($signed(tmp_2_cast4_reg_1564) + $signed(ap_const_lv9_120));

assign tmp_45_cast_fu_1135_p1 = tmp_44_fu_1130_p2;

assign tmp_45_fu_1156_p3 = {{ap_const_lv58_5}, {j_mid2_reg_1332}};

assign tmp_46_fu_1180_p2 = ($signed(tmp_2_cast4_reg_1564) + $signed(ap_const_lv9_160));

assign tmp_47_cast_fu_1185_p1 = tmp_46_fu_1180_p2;

assign tmp_47_fu_1206_p3 = {{ap_const_lv58_6}, {j_mid2_reg_1332}};

assign tmp_48_fu_1254_p3 = {{ap_const_lv58_7}, {j_mid2_reg_1332}};

assign tmp_49_cast7_fu_1230_p1 = $signed(tmp_40_reg_1499);

assign tmp_49_cast_fu_1233_p1 = $unsigned(tmp_49_cast7_fu_1230_p1);

assign tmp_49_fu_1281_p2 = (tmp_2_cast5_fu_1278_p1 + ap_const_lv10_1E0);

assign tmp_4_fu_903_p2 = (tmp_reg_1355 | ap_const_lv10_1);

assign tmp_50_fu_1312_p2 = (tmp_36_cast_fu_1305_p1 + tmp_2_cast6_fu_1309_p1);

assign tmp_51_cast_fu_1287_p1 = tmp_49_fu_1281_p2;

assign tmp_52_cast_fu_1318_p1 = tmp_50_fu_1312_p2;

assign tmp_5_fu_908_p3 = {{ap_const_lv54_0}, {tmp_4_fu_903_p2}};

assign tmp_7_fu_933_p2 = (tmp_reg_1355 | ap_const_lv10_2);

assign tmp_8_fu_938_p3 = {{ap_const_lv54_0}, {tmp_7_fu_933_p2}};

assign tmp_9_fu_957_p2 = (tmp_reg_1355 | ap_const_lv10_3);

assign tmp_fu_883_p3 = {{tmp_mid2_v_fu_875_p3}, {ap_const_lv4_0}};

assign tmp_mid2_v_fu_875_p3 = ((exitcond_fu_861_p2[0:0] === 1'b1) ? i_1_fu_855_p2 : i_phi_fu_693_p4);

always @ (posedge ap_clk) begin
    tmp_reg_1355[3:0] <= 4'b0000;
    tmp_2_cast4_cast_reg_1444[7:6] <= 2'b00;
    tmp_2_cast4_reg_1564[8:6] <= 3'b000;
end

endmodule //matmul_hw
