# Pipelined_5_Stage_3_Channel_Convolution_HW_Sobel_Edge_Detection
This is the System Verilog code of Pipelined 5-Stage 3-Channel Convolution Hardware. This performs Sobel Edge Detection usinf Laplacian Kernel. the code mentioned is parameterized and thus the output image's pixels can be changed.
