
****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dc_drv.0/dc/debug_ip_core.tcl
# set_param power.enableLutRouteBelPower 1
# set_param power.enableCarry8RouteBelPower 1
# set_param power.enableUnconnectedCarry8PinPower 1
# set_param project.singleFileAddWarning.threshold 0
# set_param runs.launchOptions { -jobs 4  }
# set_param synth.enableIncremental 0
# set_param chipscope.maxJobs 2
# set_param power.BramSDPPropagationFix 1
# set_param chipscope.flow 0
# set_param ips.addSpecialDataToCacheID 0
# set script_paths /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/get_cs_ip.tcl
# foreach script_path $script_paths { 
#     source $script_path
#     lappend debug_ip_vlnv $ip_vlnv 
#     lappend debug_ip_module_name $ip_module_name
#     lappend debug_params $params
#     lappend debug_intf_params $intf_params
#     lappend debug_connectivity $connectivity
#     lappend debug_output_xci $output_xci
#     lappend debug_output_dcp $output_dcp
#     lappend debug_output_dir $output_dir
#     lappend debug_synth_opts $synth_opts
#     lappend debug_xdc_files $xdc_files
# }
## set_param power.enableLutRouteBelPower 1
## set_param power.enableCarry8RouteBelPower 1
## set_param power.enableUnconnectedCarry8PinPower 1
## set_param project.singleFileAddWarning.threshold 0
## set_param runs.launchOptions { -jobs 4  }
## set_param synth.enableIncremental 0
## set_param chipscope.maxJobs 2
## set_param power.BramSDPPropagationFix 1
## set_param chipscope.flow 0
## set part xcu200-fsgd2104-2-e
## set board_part_repo_paths {}
## set board_part {}
## set board_connections {}
## set tool_flow Vivado
## set ip_vlnv xilinx.com:ip:xsdbm:3.0
## set ip_module_name dbg_hub
## set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {1}}}
## set intf_params {}
## set connectivity {}
## set output_xci /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result.xci
## set output_dcp /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result.dcp
## set output_dir /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out
## set ip_repo_paths {}
## set ip_output_repo /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.cache/ip
## set ip_cache_permissions {read write}
## set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
## set synth_opts {}
## set xdc_files {}
# set debug_ip_repo_paths $ip_repo_paths
# set debug_ip_output_repo $ip_output_repo
# set debug_ip_cache_permissions $ip_cache_permissions
# set debug_oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set ordering_constrs 1
# set jobs 2
# source {/opt/xilinx/Vivado/2023.2/scripts/ip/ipxchipscope.tcl}
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1327.328 ; gain = 0.023 ; free physical = 17680 ; free virtual = 23812
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2023.2/data/ip'.
IP SYNTH XDC FILES = 
Current synth_xdc_files = 
DBG: creating temporary IP: dbg_hub
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
create_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2450.543 ; gain = 1123.215 ; free physical = 16625 ; free virtual = 22758
/home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dc_drv.0/dc/prj_ip.srcs/sources_1/ip/dbg_hub/dbg_hub.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub'...
generation completed successfully
Succeeded copying xdc_files
Succeeded copying xci files
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dbg_hub
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry c062713b51db69c8 to dir: /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.cache/ip/2023.2.2/c/0/c062713b51db69c8/dbg_hub.dcp to /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.cache/ip/2023.2.2/c/0/c062713b51db69c8/dbg_hub_stub.vhdl to /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.cache/ip/2023.2.2/c/0/c062713b51db69c8/dbg_hub_stub.v to /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.cache/ip/2023.2.2/c/0/c062713b51db69c8/dbg_hub_sim_netlist.v to /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.cache/ip/2023.2.2/c/0/c062713b51db69c8/dbg_hub_sim_netlist.vhdl to /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.runs/impl_1/.Xil/Vivado-39266-artecslab005/dbg_hub_CV.0/out/result_sim_netlist.vhdl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dbg_hub, cache-ID = c062713b51db69c8.
INFO: [InternalMarking_CacheHit-1] dbg_hub c062713b51db69c8
# set failed [catch {ipx::chipscope::run_multi_gen_and_synth_ip_core $part $board_part $board_connections $board_part_repo_paths $tool_flow $debug_ip_vlnv $debug_ip_module_name $debug_params $debug_output_xci $debug_output_dcp $debug_output_dir $debug_ip_repo_paths $debug_ip_output_repo $debug_ip_cache_permissions $debug_oopbus_ip_repo_paths $debug_synth_opts $debug_xdc_files $ordering_constrs $jobs} errMessage]
# if { $failed } {
# send_msg_id {IP_Flow 19-3805} ERROR "Failed to generate and synthesize debug IPs. \n $errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 14:47:12 2024...
