<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - libdeflate-1.25/lib/x86/cpu_features.c</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">libdeflate-1.25/lib/x86</a> - cpu_features.c<span style="font-size: 80%;"> (source / <a href="cpu_features.c.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryLo">0.0&nbsp;%</td>
            <td class="headerCovTableEntry">74</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2026-02-03 18:12:40</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryLo">0.0&nbsp;%</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
            | Branches:
            <span class="coverLegendCov">+</span> taken
            <span class="coverLegendNoCov">-</span> not taken
            <span class="coverLegendNoCov">#</span> not executed
</td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">             Branch data     Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>                 :             : /*</span>
<span id="L2"><span class="lineNum">       2</span>                 :             :  * x86/cpu_features.c - feature detection for x86 CPUs</span>
<span id="L3"><span class="lineNum">       3</span>                 :             :  *</span>
<span id="L4"><span class="lineNum">       4</span>                 :             :  * Copyright 2016 Eric Biggers</span>
<span id="L5"><span class="lineNum">       5</span>                 :             :  *</span>
<span id="L6"><span class="lineNum">       6</span>                 :             :  * Permission is hereby granted, free of charge, to any person</span>
<span id="L7"><span class="lineNum">       7</span>                 :             :  * obtaining a copy of this software and associated documentation</span>
<span id="L8"><span class="lineNum">       8</span>                 :             :  * files (the &quot;Software&quot;), to deal in the Software without</span>
<span id="L9"><span class="lineNum">       9</span>                 :             :  * restriction, including without limitation the rights to use,</span>
<span id="L10"><span class="lineNum">      10</span>                 :             :  * copy, modify, merge, publish, distribute, sublicense, and/or sell</span>
<span id="L11"><span class="lineNum">      11</span>                 :             :  * copies of the Software, and to permit persons to whom the</span>
<span id="L12"><span class="lineNum">      12</span>                 :             :  * Software is furnished to do so, subject to the following</span>
<span id="L13"><span class="lineNum">      13</span>                 :             :  * conditions:</span>
<span id="L14"><span class="lineNum">      14</span>                 :             :  *</span>
<span id="L15"><span class="lineNum">      15</span>                 :             :  * The above copyright notice and this permission notice shall be</span>
<span id="L16"><span class="lineNum">      16</span>                 :             :  * included in all copies or substantial portions of the Software.</span>
<span id="L17"><span class="lineNum">      17</span>                 :             :  *</span>
<span id="L18"><span class="lineNum">      18</span>                 :             :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span id="L19"><span class="lineNum">      19</span>                 :             :  * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES</span>
<span id="L20"><span class="lineNum">      20</span>                 :             :  * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<span id="L21"><span class="lineNum">      21</span>                 :             :  * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT</span>
<span id="L22"><span class="lineNum">      22</span>                 :             :  * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</span>
<span id="L23"><span class="lineNum">      23</span>                 :             :  * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span>
<span id="L24"><span class="lineNum">      24</span>                 :             :  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span id="L25"><span class="lineNum">      25</span>                 :             :  * OTHER DEALINGS IN THE SOFTWARE.</span>
<span id="L26"><span class="lineNum">      26</span>                 :             :  */</span>
<span id="L27"><span class="lineNum">      27</span>                 :             : </span>
<span id="L28"><span class="lineNum">      28</span>                 :             : #include &quot;../cpu_features_common.h&quot; /* must be included first */</span>
<span id="L29"><span class="lineNum">      29</span>                 :             : #include &quot;cpu_features.h&quot;</span>
<span id="L30"><span class="lineNum">      30</span>                 :             : </span>
<span id="L31"><span class="lineNum">      31</span>                 :             : #ifdef X86_CPU_FEATURES_KNOWN</span>
<span id="L32"><span class="lineNum">      32</span>                 :             : /* Runtime x86 CPU feature detection is supported. */</span>
<span id="L33"><span class="lineNum">      33</span>                 :             : </span>
<span id="L34"><span class="lineNum">      34</span>                 :             : /* Execute the CPUID instruction. */</span>
<span id="L35"><span class="lineNum">      35</span>                 :             : static inline void</span>
<span id="L36"><span class="lineNum">      36</span>                 :<span class="tlaUNC tlaBgUNC">           0 : cpuid(u32 leaf, u32 subleaf, u32 *a, u32 *b, u32 *c, u32 *d)</span></span>
<span id="L37"><span class="lineNum">      37</span>                 :             : {</span>
<span id="L38"><span class="lineNum">      38</span>                 :             : #ifdef _MSC_VER</span>
<span id="L39"><span class="lineNum">      39</span>                 :             :         int result[4];</span>
<span id="L40"><span class="lineNum">      40</span>                 :             : </span>
<span id="L41"><span class="lineNum">      41</span>                 :             :         __cpuidex(result, leaf, subleaf);</span>
<span id="L42"><span class="lineNum">      42</span>                 :             :         *a = result[0];</span>
<span id="L43"><span class="lineNum">      43</span>                 :             :         *b = result[1];</span>
<span id="L44"><span class="lineNum">      44</span>                 :             :         *c = result[2];</span>
<span id="L45"><span class="lineNum">      45</span>                 :             :         *d = result[3];</span>
<span id="L46"><span class="lineNum">      46</span>                 :             : #else</span>
<span id="L47"><span class="lineNum">      47</span>                 :<span class="tlaUNC">           0 :         __asm__ volatile(&quot;cpuid&quot; : &quot;=a&quot; (*a), &quot;=b&quot; (*b), &quot;=c&quot; (*c), &quot;=d&quot; (*d)</span></span>
<span id="L48"><span class="lineNum">      48</span>                 :<span class="tlaUNC">           0 :                          : &quot;a&quot; (leaf), &quot;c&quot; (subleaf));</span></span>
<span id="L49"><span class="lineNum">      49</span>                 :             : #endif</span>
<span id="L50"><span class="lineNum">      50</span>                 :<span class="tlaUNC">           0 : }</span></span>
<span id="L51"><span class="lineNum">      51</span>                 :             : </span>
<span id="L52"><span class="lineNum">      52</span>                 :             : /* Read an extended control register. */</span>
<span id="L53"><span class="lineNum">      53</span>                 :             : static inline u64</span>
<span id="L54"><span class="lineNum">      54</span>                 :<span class="tlaUNC">           0 : read_xcr(u32 index)</span></span>
<span id="L55"><span class="lineNum">      55</span>                 :             : {</span>
<span id="L56"><span class="lineNum">      56</span>                 :             : #ifdef _MSC_VER</span>
<span id="L57"><span class="lineNum">      57</span>                 :             :         return _xgetbv(index);</span>
<span id="L58"><span class="lineNum">      58</span>                 :             : #else</span>
<span id="L59"><span class="lineNum">      59</span>                 :<span class="tlaUNC">           0 :         u32 d, a;</span></span>
<span id="L60"><span class="lineNum">      60</span>                 :             : </span>
<span id="L61"><span class="lineNum">      61</span>                 :             :         /*</span>
<span id="L62"><span class="lineNum">      62</span>                 :             :          * Execute the &quot;xgetbv&quot; instruction.  Old versions of binutils do not</span>
<span id="L63"><span class="lineNum">      63</span>                 :             :          * recognize this instruction, so list the raw bytes instead.</span>
<span id="L64"><span class="lineNum">      64</span>                 :             :          *</span>
<span id="L65"><span class="lineNum">      65</span>                 :             :          * This must be 'volatile' to prevent this code from being moved out</span>
<span id="L66"><span class="lineNum">      66</span>                 :             :          * from under the check for OSXSAVE.</span>
<span id="L67"><span class="lineNum">      67</span>                 :             :          */</span>
<span id="L68"><span class="lineNum">      68</span>                 :<span class="tlaUNC">           0 :         __asm__ volatile(&quot;.byte 0x0f, 0x01, 0xd0&quot; :</span></span>
<span id="L69"><span class="lineNum">      69</span>                 :<span class="tlaUNC">           0 :                          &quot;=d&quot; (d), &quot;=a&quot; (a) : &quot;c&quot; (index));</span></span>
<span id="L70"><span class="lineNum">      70</span>                 :             : </span>
<span id="L71"><span class="lineNum">      71</span>                 :<span class="tlaUNC">           0 :         return ((u64)d &lt;&lt; 32) | a;</span></span>
<span id="L72"><span class="lineNum">      72</span>                 :             : #endif</span>
<span id="L73"><span class="lineNum">      73</span>                 :<span class="tlaUNC">           0 : }</span></span>
<span id="L74"><span class="lineNum">      74</span>                 :             : </span>
<span id="L75"><span class="lineNum">      75</span>                 :             : static const struct cpu_feature x86_cpu_feature_table[] = {</span>
<span id="L76"><span class="lineNum">      76</span>                 :             :         {X86_CPU_FEATURE_SSE2,          &quot;sse2&quot;},</span>
<span id="L77"><span class="lineNum">      77</span>                 :             :         {X86_CPU_FEATURE_PCLMULQDQ,     &quot;pclmulqdq&quot;},</span>
<span id="L78"><span class="lineNum">      78</span>                 :             :         {X86_CPU_FEATURE_AVX,           &quot;avx&quot;},</span>
<span id="L79"><span class="lineNum">      79</span>                 :             :         {X86_CPU_FEATURE_AVX2,          &quot;avx2&quot;},</span>
<span id="L80"><span class="lineNum">      80</span>                 :             :         {X86_CPU_FEATURE_BMI2,          &quot;bmi2&quot;},</span>
<span id="L81"><span class="lineNum">      81</span>                 :             :         {X86_CPU_FEATURE_ZMM,           &quot;zmm&quot;},</span>
<span id="L82"><span class="lineNum">      82</span>                 :             :         {X86_CPU_FEATURE_AVX512BW,      &quot;avx512bw&quot;},</span>
<span id="L83"><span class="lineNum">      83</span>                 :             :         {X86_CPU_FEATURE_AVX512VL,      &quot;avx512vl&quot;},</span>
<span id="L84"><span class="lineNum">      84</span>                 :             :         {X86_CPU_FEATURE_VPCLMULQDQ,    &quot;vpclmulqdq&quot;},</span>
<span id="L85"><span class="lineNum">      85</span>                 :             :         {X86_CPU_FEATURE_AVX512VNNI,    &quot;avx512_vnni&quot;},</span>
<span id="L86"><span class="lineNum">      86</span>                 :             :         {X86_CPU_FEATURE_AVXVNNI,       &quot;avx_vnni&quot;},</span>
<span id="L87"><span class="lineNum">      87</span>                 :             : };</span>
<span id="L88"><span class="lineNum">      88</span>                 :             : </span>
<span id="L89"><span class="lineNum">      89</span>                 :             : volatile u32 libdeflate_x86_cpu_features = 0;</span>
<span id="L90"><span class="lineNum">      90</span>                 :             : </span>
<span id="L91"><span class="lineNum">      91</span>                 :             : static inline bool</span>
<span id="L92"><span class="lineNum">      92</span>                 :<span class="tlaUNC">           0 : os_supports_avx512(u64 xcr0)</span></span>
<span id="L93"><span class="lineNum">      93</span>                 :             : {</span>
<span id="L94"><span class="lineNum">      94</span>                 :             : #ifdef __APPLE__</span>
<span id="L95"><span class="lineNum">      95</span>                 :             :         /*</span>
<span id="L96"><span class="lineNum">      96</span>                 :             :          * The Darwin kernel had a bug where it could corrupt the opmask</span>
<span id="L97"><span class="lineNum">      97</span>                 :             :          * registers.  See</span>
<span id="L98"><span class="lineNum">      98</span>                 :             :          * https://community.intel.com/t5/Software-Tuning-Performance/MacOS-Darwin-kernel-bug-clobbers-AVX-512-opmask-register-state/m-p/1327259</span>
<span id="L99"><span class="lineNum">      99</span>                 :             :          * Darwin also does not initially set the XCR0 bits for AVX512, but they</span>
<span id="L100"><span class="lineNum">     100</span>                 :             :          * are set if the thread tries to use AVX512 anyway.  Thus, to safely</span>
<span id="L101"><span class="lineNum">     101</span>                 :             :          * and consistently use AVX512 on macOS we'd need to check the kernel</span>
<span id="L102"><span class="lineNum">     102</span>                 :             :          * version as well as detect AVX512 support using a macOS-specific</span>
<span id="L103"><span class="lineNum">     103</span>                 :             :          * method.  We don't bother with this, especially given Apple's</span>
<span id="L104"><span class="lineNum">     104</span>                 :             :          * transition to arm64.</span>
<span id="L105"><span class="lineNum">     105</span>                 :             :          */</span>
<span id="L106"><span class="lineNum">     106</span>                 :             :         return false;</span>
<span id="L107"><span class="lineNum">     107</span>                 :             : #else</span>
<span id="L108"><span class="lineNum">     108</span>                 :<span class="tlaUNC">           0 :         return (xcr0 &amp; 0xe6) == 0xe6;</span></span>
<span id="L109"><span class="lineNum">     109</span>                 :             : #endif</span>
<span id="L110"><span class="lineNum">     110</span>                 :             : }</span>
<span id="L111"><span class="lineNum">     111</span>                 :             : </span>
<span id="L112"><span class="lineNum">     112</span>                 :             : /*</span>
<span id="L113"><span class="lineNum">     113</span>                 :             :  * Don't use 512-bit vectors (ZMM registers) on Intel CPUs before Rocket Lake</span>
<span id="L114"><span class="lineNum">     114</span>                 :             :  * and Sapphire Rapids, due to the overly-eager downclocking which can reduce</span>
<span id="L115"><span class="lineNum">     115</span>                 :             :  * the performance of workloads that use ZMM registers only occasionally.</span>
<span id="L116"><span class="lineNum">     116</span>                 :             :  */</span>
<span id="L117"><span class="lineNum">     117</span>                 :             : static inline bool</span>
<span id="L118"><span class="lineNum">     118</span>                 :<span class="tlaUNC">           0 : allow_512bit_vectors(const u32 manufacturer[3], u32 family, u32 model)</span></span>
<span id="L119"><span class="lineNum">     119</span>                 :             : {</span>
<span id="L120"><span class="lineNum">     120</span>                 :             : #ifdef TEST_SUPPORT__DO_NOT_USE</span>
<span id="L121"><span class="lineNum">     121</span>                 :             :         return true;</span>
<span id="L122"><span class="lineNum">     122</span>                 :             : #endif</span>
<span id="L123"><span class="lineNum">     123</span>                 :<span class="tlaUNC">           0 :         if (memcmp(manufacturer, &quot;GenuineIntel&quot;, 12) != 0)</span></span>
<span id="L124"><span class="lineNum">     124</span>                 :<span class="tlaUNC">           0 :                 return true;</span></span>
<span id="L125"><span class="lineNum">     125</span>                 :<span class="tlaUNC">           0 :         if (family != 6)</span></span>
<span id="L126"><span class="lineNum">     126</span>                 :<span class="tlaUNC">           0 :                 return true;</span></span>
<span id="L127"><span class="lineNum">     127</span>                 :<span class="tlaUNC">           0 :         switch (model) {</span></span>
<span id="L128"><span class="lineNum">     128</span>                 :             :         case 85: /* Skylake (Server), Cascade Lake, Cooper Lake */</span>
<span id="L129"><span class="lineNum">     129</span>                 :             :         case 106: /* Ice Lake (Server) */</span>
<span id="L130"><span class="lineNum">     130</span>                 :             :         case 108: /* Ice Lake (Server) */</span>
<span id="L131"><span class="lineNum">     131</span>                 :             :         case 126: /* Ice Lake (Client) */</span>
<span id="L132"><span class="lineNum">     132</span>                 :             :         case 140: /* Tiger Lake */</span>
<span id="L133"><span class="lineNum">     133</span>                 :             :         case 141: /* Tiger Lake */</span>
<span id="L134"><span class="lineNum">     134</span>                 :<span class="tlaUNC">           0 :                 return false;</span></span>
<span id="L135"><span class="lineNum">     135</span>                 :             :         }</span>
<span id="L136"><span class="lineNum">     136</span>                 :<span class="tlaUNC">           0 :         return true;</span></span>
<span id="L137"><span class="lineNum">     137</span>                 :<span class="tlaUNC">           0 : }</span></span>
<span id="L138"><span class="lineNum">     138</span>                 :             : </span>
<span id="L139"><span class="lineNum">     139</span>                 :             : /* Initialize libdeflate_x86_cpu_features. */</span>
<span id="L140"><span class="lineNum">     140</span>                 :<span class="tlaUNC">           0 : void libdeflate_init_x86_cpu_features(void)</span></span>
<span id="L141"><span class="lineNum">     141</span>                 :             : {</span>
<span id="L142"><span class="lineNum">     142</span>                 :<span class="tlaUNC">           0 :         u32 max_leaf;</span></span>
<span id="L143"><span class="lineNum">     143</span>                 :<span class="tlaUNC">           0 :         u32 manufacturer[3];</span></span>
<span id="L144"><span class="lineNum">     144</span>                 :<span class="tlaUNC">           0 :         u32 family, model;</span></span>
<span id="L145"><span class="lineNum">     145</span>                 :<span class="tlaUNC">           0 :         u32 a, b, c, d;</span></span>
<span id="L146"><span class="lineNum">     146</span>                 :<span class="tlaUNC">           0 :         u64 xcr0 = 0;</span></span>
<span id="L147"><span class="lineNum">     147</span>                 :<span class="tlaUNC">           0 :         u32 features = 0;</span></span>
<span id="L148"><span class="lineNum">     148</span>                 :             : </span>
<span id="L149"><span class="lineNum">     149</span>                 :             :         /* EAX=0: Highest Function Parameter and Manufacturer ID */</span>
<span id="L150"><span class="lineNum">     150</span>                 :<span class="tlaUNC">           0 :         cpuid(0, 0, &amp;max_leaf, &amp;manufacturer[0], &amp;manufacturer[2],</span></span>
<span id="L151"><span class="lineNum">     151</span>                 :<span class="tlaUNC">           0 :               &amp;manufacturer[1]);</span></span>
<span id="L152"><span class="lineNum">     152</span>                 :<span class="tlaUNC">           0 :         if (max_leaf &lt; 1)</span></span>
<span id="L153"><span class="lineNum">     153</span>                 :<span class="tlaUNC">           0 :                 goto out;</span></span>
<span id="L154"><span class="lineNum">     154</span>                 :             : </span>
<span id="L155"><span class="lineNum">     155</span>                 :             :         /* EAX=1: Processor Info and Feature Bits */</span>
<span id="L156"><span class="lineNum">     156</span>                 :<span class="tlaUNC">           0 :         cpuid(1, 0, &amp;a, &amp;b, &amp;c, &amp;d);</span></span>
<span id="L157"><span class="lineNum">     157</span>                 :<span class="tlaUNC">           0 :         family = (a &gt;&gt; 8) &amp; 0xf;</span></span>
<span id="L158"><span class="lineNum">     158</span>                 :<span class="tlaUNC">           0 :         model = (a &gt;&gt; 4) &amp; 0xf;</span></span>
<span id="L159"><span class="lineNum">     159</span>                 :<span class="tlaUNC">           0 :         if (family == 6 || family == 0xf)</span></span>
<span id="L160"><span class="lineNum">     160</span>                 :<span class="tlaUNC">           0 :                 model += (a &gt;&gt; 12) &amp; 0xf0;</span></span>
<span id="L161"><span class="lineNum">     161</span>                 :<span class="tlaUNC">           0 :         if (family == 0xf)</span></span>
<span id="L162"><span class="lineNum">     162</span>                 :<span class="tlaUNC">           0 :                 family += (a &gt;&gt; 20) &amp; 0xff;</span></span>
<span id="L163"><span class="lineNum">     163</span>                 :<span class="tlaUNC">           0 :         if (d &amp; (1 &lt;&lt; 26))</span></span>
<span id="L164"><span class="lineNum">     164</span>                 :<span class="tlaUNC">           0 :                 features |= X86_CPU_FEATURE_SSE2;</span></span>
<span id="L165"><span class="lineNum">     165</span>                 :             :         /*</span>
<span id="L166"><span class="lineNum">     166</span>                 :             :          * No known CPUs have pclmulqdq without sse4.1, so in practice code</span>
<span id="L167"><span class="lineNum">     167</span>                 :             :          * targeting pclmulqdq can use sse4.1 instructions.  But to be safe,</span>
<span id="L168"><span class="lineNum">     168</span>                 :             :          * explicitly check for both the pclmulqdq and sse4.1 bits.</span>
<span id="L169"><span class="lineNum">     169</span>                 :             :          */</span>
<span id="L170"><span class="lineNum">     170</span>                 :<span class="tlaUNC">           0 :         if ((c &amp; (1 &lt;&lt; 1)) &amp;&amp; (c &amp; (1 &lt;&lt; 19)))</span></span>
<span id="L171"><span class="lineNum">     171</span>                 :<span class="tlaUNC">           0 :                 features |= X86_CPU_FEATURE_PCLMULQDQ;</span></span>
<span id="L172"><span class="lineNum">     172</span>                 :<span class="tlaUNC">           0 :         if (c &amp; (1 &lt;&lt; 27))</span></span>
<span id="L173"><span class="lineNum">     173</span>                 :<span class="tlaUNC">           0 :                 xcr0 = read_xcr(0);</span></span>
<span id="L174"><span class="lineNum">     174</span>                 :<span class="tlaUNC">           0 :         if ((c &amp; (1 &lt;&lt; 28)) &amp;&amp; ((xcr0 &amp; 0x6) == 0x6))</span></span>
<span id="L175"><span class="lineNum">     175</span>                 :<span class="tlaUNC">           0 :                 features |= X86_CPU_FEATURE_AVX;</span></span>
<span id="L176"><span class="lineNum">     176</span>                 :             : </span>
<span id="L177"><span class="lineNum">     177</span>                 :<span class="tlaUNC">           0 :         if (max_leaf &lt; 7)</span></span>
<span id="L178"><span class="lineNum">     178</span>                 :<span class="tlaUNC">           0 :                 goto out;</span></span>
<span id="L179"><span class="lineNum">     179</span>                 :             : </span>
<span id="L180"><span class="lineNum">     180</span>                 :             :         /* EAX=7, ECX=0: Extended Features */</span>
<span id="L181"><span class="lineNum">     181</span>                 :<span class="tlaUNC">           0 :         cpuid(7, 0, &amp;a, &amp;b, &amp;c, &amp;d);</span></span>
<span id="L182"><span class="lineNum">     182</span>                 :<span class="tlaUNC">           0 :         if (b &amp; (1 &lt;&lt; 8))</span></span>
<span id="L183"><span class="lineNum">     183</span>                 :<span class="tlaUNC">           0 :                 features |= X86_CPU_FEATURE_BMI2;</span></span>
<span id="L184"><span class="lineNum">     184</span>                 :<span class="tlaUNC">           0 :         if ((xcr0 &amp; 0x6) == 0x6) {</span></span>
<span id="L185"><span class="lineNum">     185</span>                 :<span class="tlaUNC">           0 :                 if (b &amp; (1 &lt;&lt; 5))</span></span>
<span id="L186"><span class="lineNum">     186</span>                 :<span class="tlaUNC">           0 :                         features |= X86_CPU_FEATURE_AVX2;</span></span>
<span id="L187"><span class="lineNum">     187</span>                 :<span class="tlaUNC">           0 :                 if (c &amp; (1 &lt;&lt; 10))</span></span>
<span id="L188"><span class="lineNum">     188</span>                 :<span class="tlaUNC">           0 :                         features |= X86_CPU_FEATURE_VPCLMULQDQ;</span></span>
<span id="L189"><span class="lineNum">     189</span>                 :<span class="tlaUNC">           0 :         }</span></span>
<span id="L190"><span class="lineNum">     190</span>                 :<span class="tlaUNC">           0 :         if (os_supports_avx512(xcr0)) {</span></span>
<span id="L191"><span class="lineNum">     191</span>                 :<span class="tlaUNC">           0 :                 if (allow_512bit_vectors(manufacturer, family, model))</span></span>
<span id="L192"><span class="lineNum">     192</span>                 :<span class="tlaUNC">           0 :                         features |= X86_CPU_FEATURE_ZMM;</span></span>
<span id="L193"><span class="lineNum">     193</span>                 :<span class="tlaUNC">           0 :                 if (b &amp; (1 &lt;&lt; 30))</span></span>
<span id="L194"><span class="lineNum">     194</span>                 :<span class="tlaUNC">           0 :                         features |= X86_CPU_FEATURE_AVX512BW;</span></span>
<span id="L195"><span class="lineNum">     195</span>                 :<span class="tlaUNC">           0 :                 if (b &amp; (1U &lt;&lt; 31))</span></span>
<span id="L196"><span class="lineNum">     196</span>                 :<span class="tlaUNC">           0 :                         features |= X86_CPU_FEATURE_AVX512VL;</span></span>
<span id="L197"><span class="lineNum">     197</span>                 :<span class="tlaUNC">           0 :                 if (c &amp; (1 &lt;&lt; 11))</span></span>
<span id="L198"><span class="lineNum">     198</span>                 :<span class="tlaUNC">           0 :                         features |= X86_CPU_FEATURE_AVX512VNNI;</span></span>
<span id="L199"><span class="lineNum">     199</span>                 :<span class="tlaUNC">           0 :         }</span></span>
<span id="L200"><span class="lineNum">     200</span>                 :             : </span>
<span id="L201"><span class="lineNum">     201</span>                 :             :         /* EAX=7, ECX=1: Extended Features */</span>
<span id="L202"><span class="lineNum">     202</span>                 :<span class="tlaUNC">           0 :         cpuid(7, 1, &amp;a, &amp;b, &amp;c, &amp;d);</span></span>
<span id="L203"><span class="lineNum">     203</span>                 :<span class="tlaUNC">           0 :         if ((a &amp; (1 &lt;&lt; 4)) &amp;&amp; ((xcr0 &amp; 0x6) == 0x6))</span></span>
<span id="L204"><span class="lineNum">     204</span>                 :<span class="tlaUNC">           0 :                 features |= X86_CPU_FEATURE_AVXVNNI;</span></span>
<span id="L205"><span class="lineNum">     205</span>                 :             : </span>
<span id="L206"><span class="lineNum">     206</span>                 :             : out:</span>
<span id="L207"><span class="lineNum">     207</span>                 :<span class="tlaUNC">           0 :         disable_cpu_features_for_testing(&amp;features, x86_cpu_feature_table,</span></span>
<span id="L208"><span class="lineNum">     208</span>                 :             :                                          ARRAY_LEN(x86_cpu_feature_table));</span>
<span id="L209"><span class="lineNum">     209</span>                 :             : </span>
<span id="L210"><span class="lineNum">     210</span>                 :<span class="tlaUNC">           0 :         libdeflate_x86_cpu_features = features | X86_CPU_FEATURES_KNOWN;</span></span>
<span id="L211"><span class="lineNum">     211</span>                 :<span class="tlaUNC">           0 : }</span></span>
<span id="L212"><span class="lineNum">     212</span>                 :             : </span>
<span id="L213"><span class="lineNum">     213</span>                 :             : #endif /* X86_CPU_FEATURES_KNOWN */</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
