<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_top_processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_top_processor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_top_processor_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_processor_FPGA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_processor_FPGA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_processor_FPGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_processor_FPGA.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_processor_FPGA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_processor_FPGA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_processor_FPGA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_processor_FPGA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_processor_FPGA.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_processor_FPGA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_processor_FPGA.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_processor_FPGA.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_processor_FPGA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_processor_FPGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_processor_FPGA.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_processor_FPGA.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_processor_FPGA.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_processor_FPGA.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_processor_FPGA.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_processor_FPGA.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_processor_FPGA_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_processor_FPGA_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_processor_FPGA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_processor_FPGA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_processor_FPGA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_processor_FPGA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_FPGA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_FPGA_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_processor_FPGA_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_processor_FPGA_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_FPGA_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_processor_FPGA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_processor_FPGA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_processor_FPGA_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_processor_FPGA_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_FPGA_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_processor_fpga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_processor_fpga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_processor_fpga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_processor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1741608938" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1741608938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741608938" xil_pn:in_ck="-1691305293146358373" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1741608938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="Instructions_ROM.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="common.vhd"/>
      <outfile xil_pn:name="tb_top_processor.vhd"/>
      <outfile xil_pn:name="top_processor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741608938" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7658604459907120483" xil_pn:start_ts="1741608938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741608938" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1621974078198638047" xil_pn:start_ts="1741608938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741608938" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2033045652768034781" xil_pn:start_ts="1741608938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741608938" xil_pn:in_ck="-1691305293146358373" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1741608938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="Instructions_ROM.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="common.vhd"/>
      <outfile xil_pn:name="tb_top_processor.vhd"/>
      <outfile xil_pn:name="top_processor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1741608940" xil_pn:in_ck="-1691305293146358373" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-223591340639199300" xil_pn:start_ts="1741608938">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1741290636" xil_pn:in_ck="-3964006785993776074" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5705536232496851287" xil_pn:start_ts="1741290636">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_top_processor_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1741631820" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1741631820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741631820" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6783722391012291668" xil_pn:start_ts="1741631820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741631820" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2033045652768034781" xil_pn:start_ts="1741631820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741631820" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1741631820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741631820" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1952743702718613742" xil_pn:start_ts="1741631820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741631820" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1741631820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741631820" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8311766324703423207" xil_pn:start_ts="1741631820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741631831" xil_pn:in_ck="-5345993862913826429" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5826135720355227758" xil_pn:start_ts="1741631820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_processor_FPGA.lso"/>
      <outfile xil_pn:name="top_processor_FPGA.ngc"/>
      <outfile xil_pn:name="top_processor_FPGA.ngr"/>
      <outfile xil_pn:name="top_processor_FPGA.prj"/>
      <outfile xil_pn:name="top_processor_FPGA.stx"/>
      <outfile xil_pn:name="top_processor_FPGA.syr"/>
      <outfile xil_pn:name="top_processor_FPGA.xst"/>
      <outfile xil_pn:name="top_processor_FPGA_vhdl.prj"/>
      <outfile xil_pn:name="top_processor_FPGA_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1741631831" xil_pn:in_ck="2571455212438429531" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2744594448358377721" xil_pn:start_ts="1741631831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741631841" xil_pn:in_ck="-1443524092386268849" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6591143371590963050" xil_pn:start_ts="1741631831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_processor_FPGA.bld"/>
      <outfile xil_pn:name="top_processor_FPGA.ngd"/>
      <outfile xil_pn:name="top_processor_FPGA_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1741631853" xil_pn:in_ck="-4316653236224702991" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1741631841">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_processor_FPGA.pcf"/>
      <outfile xil_pn:name="top_processor_FPGA_map.map"/>
      <outfile xil_pn:name="top_processor_FPGA_map.mrp"/>
      <outfile xil_pn:name="top_processor_FPGA_map.ncd"/>
      <outfile xil_pn:name="top_processor_FPGA_map.ngm"/>
      <outfile xil_pn:name="top_processor_FPGA_map.xrpt"/>
      <outfile xil_pn:name="top_processor_FPGA_summary.xml"/>
      <outfile xil_pn:name="top_processor_FPGA_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1741631872" xil_pn:in_ck="6758348869297246026" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="9072048820591228900" xil_pn:start_ts="1741631853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_processor_FPGA.ncd"/>
      <outfile xil_pn:name="top_processor_FPGA.pad"/>
      <outfile xil_pn:name="top_processor_FPGA.par"/>
      <outfile xil_pn:name="top_processor_FPGA.ptwx"/>
      <outfile xil_pn:name="top_processor_FPGA.unroutes"/>
      <outfile xil_pn:name="top_processor_FPGA.xpi"/>
      <outfile xil_pn:name="top_processor_FPGA_pad.csv"/>
      <outfile xil_pn:name="top_processor_FPGA_pad.txt"/>
      <outfile xil_pn:name="top_processor_FPGA_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1741631880" xil_pn:in_ck="2571455212438421906" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1741631872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_processor_FPGA.ut"/>
      <outfile xil_pn:name="top_processor_fpga.bgn"/>
      <outfile xil_pn:name="top_processor_fpga.bit"/>
      <outfile xil_pn:name="top_processor_fpga.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1741631908" xil_pn:in_ck="2571456618845841372" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1741631880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1741617239" xil_pn:in_ck="2571456618845841372" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="6591143371590963050" xil_pn:start_ts="1741617238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1741631872" xil_pn:in_ck="9042875835864017517" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1741631863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_processor_FPGA.twr"/>
      <outfile xil_pn:name="top_processor_FPGA.twx"/>
    </transform>
  </transforms>

</generated_project>
