

================================================================
== Synthesis Summary Report of 'axi_modulus'
================================================================
+ General Information: 
    * Date:           Tue Jun 11 13:10:20 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        axi_modulus
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |       Modules      | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |       & Loops      | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ axi_modulus       |     -|  -0.04|     1051|  1.051e+04|         -|     1052|     -|        no|     -|  8 (3%)|  757 (~0%)|  1167 (2%)|    -|
    | o VITIS_LOOP_13_1  |     -|  -7.30|     1049|  1.049e+04|        27|        1|  1024|       yes|     -|       -|          -|          -|    -|
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+

