# VenomCPU
## RISC-V RV32I Pipelined CPU Core in SystemVerilog
### This is ~1-2 weeks from being verified. full docs will drop then!
### Free to use, just email me at jch0100@uah.edu
### DO NOT USE prototype versions. they are not verified
### Specifications:
- In-Order 5-Stage Pipeline
- Handshake Based IF + MEM For Arbitrary External RAM
- M-Mode Privilaged ISA
- Zicsr (CSR Decode Package)
- RV32I Base Integer Instruction Set
