{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 18 01:21:42 2008 " "Info: Processing started: Wed Jun 18 01:21:42 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Encoder -c Encoder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Encoder -c Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Info: Found entity 1: Encoder" {  } { { "Encoder.bdf" "" { Schematic "C:/Users/Matteo/Desktop/Encoder/Encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EncoderAhdl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EncoderAhdl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderAhdl " "Info: Found entity 1: EncoderAhdl" {  } { { "EncoderAhdl.tdf" "" { Text "C:/Users/Matteo/Desktop/Encoder/EncoderAhdl.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EncoderVhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file EncoderVhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderVHDL-EncoderVHDL " "Info: Found design unit 1: EncoderVHDL-EncoderVHDL" {  } { { "EncoderVhdl.vhd" "" { Text "C:/Users/Matteo/Desktop/Encoder/EncoderVhdl.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 EncoderVHDL " "Info: Found entity 1: EncoderVHDL" {  } { { "EncoderVhdl.vhd" "" { Text "C:/Users/Matteo/Desktop/Encoder/EncoderVhdl.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Encoder " "Info: Elaborating entity \"Encoder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderAhdl EncoderAhdl:inst " "Info: Elaborating entity \"EncoderAhdl\" for hierarchy \"EncoderAhdl:inst\"" {  } { { "Encoder.bdf" "inst" { Schematic "C:/Users/Matteo/Desktop/Encoder/Encoder.bdf" { { 144 360 584 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderVHDL EncoderVHDL:inst1 " "Info: Elaborating entity \"EncoderVHDL\" for hierarchy \"EncoderVHDL:inst1\"" {  } { { "Encoder.bdf" "inst1" { Schematic "C:/Users/Matteo/Desktop/Encoder/Encoder.bdf" { { 312 360 584 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Temp EncoderVhdl.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at EncoderVhdl.vhd(14): object \"Temp\" assigned a value but never read" {  } { { "EncoderVhdl.vhd" "" { Text "C:/Users/Matteo/Desktop/Encoder/EncoderVhdl.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ToBeEncoded\[0\] " "Warning (15610): No output dependent on input pin \"ToBeEncoded\[0\]\"" {  } { { "Encoder.bdf" "" { Schematic "C:/Users/Matteo/Desktop/Encoder/Encoder.bdf" { { 168 88 272 184 "ToBeEncoded\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Info: Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_MCELLS" "12 " "Info: Implemented 12 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Allocated 183 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 18 01:21:48 2008 " "Info: Processing ended: Wed Jun 18 01:21:48 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
