// Seed: 1221601650
module module_0 (
    input tri0 id_0,
    output supply1 id_1
);
  assign module_1.type_7 = 0;
  assign id_1 = id_0;
  wire id_3;
  id_4(
      .id_0(1'd0), .id_1(1'b0), .id_2(id_3 == id_3), .id_3(id_1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    output logic id_3,
    output supply0 id_4,
    output wor id_5
);
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign id_3 = 1'b0;
  always @* begin : LABEL_0
    id_3 <= 1'b0;
  end
endmodule
