Analysis & Synthesis report for PillLoad_System
Mon Apr 03 16:46:36 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Source assignments for single_cnt:u2|lpm_counter:tmpb_rtl_0
 10. Source assignments for single_cnt:u2|lpm_counter:tmpa_rtl_1
 11. Source assignments for count:u5|lpm_counter:tmpa_rtl_2
 12. Source assignments for total:u3|lpm_counter:tmp1_rtl_3
 13. Source assignments for total:u3|lpm_add_sub:Add1|addcore:adder
 14. Source assignments for total:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]
 15. Source assignments for divide:u1|lpm_add_sub:Add0|addcore:adder[2]
 16. Source assignments for divide:u1|lpm_add_sub:Add0|addcore:adder[1]
 17. Source assignments for divide:u1|lpm_add_sub:Add0|addcore:adder[0]
 18. Parameter Settings for Inferred Entity Instance: single_cnt:u2|lpm_counter:tmpb_rtl_0
 19. Parameter Settings for Inferred Entity Instance: single_cnt:u2|lpm_counter:tmpa_rtl_1
 20. Parameter Settings for Inferred Entity Instance: count:u5|lpm_counter:tmpa_rtl_2
 21. Parameter Settings for Inferred Entity Instance: total:u3|lpm_counter:tmp1_rtl_3
 22. Parameter Settings for Inferred Entity Instance: total:u3|lpm_add_sub:Add1
 23. Parameter Settings for Inferred Entity Instance: divide:u1|lpm_add_sub:Add0
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Apr 03 16:46:36 2023    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; PillLoad_System                          ;
; Top-level Entity Name       ; PillLoad_System                          ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 111                                      ;
; Total pins                  ; 39                                       ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------------------+-----------------+-----------------+
; Option                                                                     ; Setting         ; Default Value   ;
+----------------------------------------------------------------------------+-----------------+-----------------+
; Device                                                                     ; EPM7128SLC84-15 ;                 ;
; Top-level entity name                                                      ; PillLoad_System ; PillLoad_System ;
; Family name                                                                ; MAX7000S        ; Stratix II      ;
; Optimization Technique                                                     ; Balanced        ; Speed           ;
; Use Generated Physical Constraints File                                    ; Off             ;                 ;
; Use smart compilation                                                      ; Off             ; Off             ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On              ;
; Enable compact report table                                                ; Off             ; Off             ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off             ;
; Preserve fewer node names                                                  ; On              ; On              ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off             ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001    ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993       ;
; State Machine Processing                                                   ; Auto            ; Auto            ;
; Safe State Machine                                                         ; Off             ; Off             ;
; Extract Verilog State Machines                                             ; On              ; On              ;
; Extract VHDL State Machines                                                ; On              ; On              ;
; Ignore Verilog initial constructs                                          ; Off             ; Off             ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000            ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250             ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On              ;
; Parallel Synthesis                                                         ; Off             ; Off             ;
; NOT Gate Push-Back                                                         ; On              ; On              ;
; Power-Up Don't Care                                                        ; On              ; On              ;
; Remove Duplicate Registers                                                 ; On              ; On              ;
; Ignore CARRY Buffers                                                       ; Off             ; Off             ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off             ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off             ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off             ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto            ;
; Ignore SOFT Buffers                                                        ; Off             ; Off             ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off             ;
; Allow XOR Gate Usage                                                       ; On              ; On              ;
; Auto Logic Cell Insertion                                                  ; On              ; On              ;
; Parallel Expander Chain Length                                             ; 4               ; 4               ;
; Auto Parallel Expanders                                                    ; On              ; On              ;
; Auto Open-Drain Pins                                                       ; On              ; On              ;
; Auto Resource Sharing                                                      ; Off             ; Off             ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100             ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On              ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off             ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On              ;
; HDL message level                                                          ; Level2          ; Level2          ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off             ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100             ; 100             ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100             ;
; Block Design Naming                                                        ; Auto            ; Auto            ;
; Synthesis Effort                                                           ; Auto            ; Auto            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On              ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium          ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto            ;
+----------------------------------------------------------------------------+-----------------+-----------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-16 processors        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                    ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------+
; pillload_system.vhd              ; yes             ; Auto-Found VHDL File  ; D:/VHDL/PillLoad_System/pillload_system.vhd                  ;
; divide.vhd                       ; yes             ; Auto-Found VHDL File  ; D:/VHDL/PillLoad_System/divide.vhd                           ;
; single_cnt.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/VHDL/PillLoad_System/single_cnt.vhd                       ;
; display_bcd.vhd                  ; yes             ; Auto-Found VHDL File  ; D:/VHDL/PillLoad_System/display_bcd.vhd                      ;
; total.vhd                        ; yes             ; Auto-Found VHDL File  ; D:/VHDL/PillLoad_System/total.vhd                            ;
; display.vhd                      ; yes             ; Auto-Found VHDL File  ; D:/VHDL/PillLoad_System/display.vhd                          ;
; control.vhd                      ; yes             ; Auto-Found VHDL File  ; D:/VHDL/PillLoad_System/control.vhd                          ;
; count.vhd                        ; yes             ; Auto-Found VHDL File  ; D:/VHDL/PillLoad_System/count.vhd                            ;
; lpm_counter.tdf                  ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; addcore.tdf                      ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/addcore.tdf     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf ;
; altshift.tdf                     ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf    ;
; look_add.tdf                     ; yes             ; Megafunction          ; c:/altera/91/quartus/libraries/megafunctions/look_add.tdf    ;
+----------------------------------+-----------------+-----------------------+--------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 111                  ;
; Total registers      ; 48                   ;
; I/O pins             ; 39                   ;
; Shareable expanders  ; 9                    ;
; Parallel expanders   ; 12                   ;
; Maximum fan-out node ; clr                  ;
; Maximum fan-out      ; 33                   ;
; Total fan-out        ; 948                  ;
; Average fan-out      ; 5.96                 ;
+----------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                       ;
+--------------------------------+------------+------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; Macrocells ; Pins ; Full Hierarchy Name                                   ; Library Name ;
+--------------------------------+------------+------+-------------------------------------------------------+--------------+
; |PillLoad_System               ; 111        ; 39   ; |PillLoad_System                                      ; work         ;
;    |control:u4|                ; 2          ; 0    ; |PillLoad_System|control:u4                           ; work         ;
;    |count:u5|                  ; 18         ; 0    ; |PillLoad_System|count:u5                             ; work         ;
;       |lpm_counter:tmpa_rtl_2| ; 4          ; 0    ; |PillLoad_System|count:u5|lpm_counter:tmpa_rtl_2      ; work         ;
;    |divide:u1|                 ; 19         ; 0    ; |PillLoad_System|divide:u1                            ; work         ;
;    |single_cnt:u2|             ; 29         ; 0    ; |PillLoad_System|single_cnt:u2                        ; work         ;
;       |lpm_counter:tmpa_rtl_1| ; 8          ; 0    ; |PillLoad_System|single_cnt:u2|lpm_counter:tmpa_rtl_1 ; work         ;
;       |lpm_counter:tmpb_rtl_0| ; 7          ; 0    ; |PillLoad_System|single_cnt:u2|lpm_counter:tmpb_rtl_0 ; work         ;
;    |total:u3|                  ; 19         ; 0    ; |PillLoad_System|total:u3                             ; work         ;
;       |display:u3|             ; 7          ; 0    ; |PillLoad_System|total:u3|display:u3                  ; work         ;
;       |lpm_counter:tmp1_rtl_3| ; 4          ; 0    ; |PillLoad_System|total:u3|lpm_counter:tmp1_rtl_3      ; work         ;
+--------------------------------+------------+------+-------------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; pin1[0]                                             ; in_mode             ; yes                    ;
; pin1[1]                                             ; in_mode             ; yes                    ;
; pin1[2]                                             ; in_mode             ; yes                    ;
; pin1[3]                                             ; in_mode             ; yes                    ;
; pin1[4]                                             ; in_mode             ; yes                    ;
; pin1[5]                                             ; in_mode             ; yes                    ;
; pin1[6]                                             ; in_mode             ; yes                    ;
; pin1[7]                                             ; in_mode             ; yes                    ;
; pin2[1]                                             ; in_mode             ; yes                    ;
; pin2[2]                                             ; in_mode             ; yes                    ;
; pin2[3]                                             ; in_mode             ; yes                    ;
; pin2[0]                                             ; in_mode             ; yes                    ;
; pin2[4]                                             ; in_mode             ; yes                    ;
; pin2[5]                                             ; in_mode             ; yes                    ;
; pin2[6]                                             ; in_mode             ; yes                    ;
; pin2[7]                                             ; in_mode             ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Source assignments for single_cnt:u2|lpm_counter:tmpb_rtl_0 ;
+---------------------------+-------+------+------------------+
; Assignment                ; Value ; From ; To               ;
+---------------------------+-------+------+------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                ;
+---------------------------+-------+------+------------------+


+-------------------------------------------------------------+
; Source assignments for single_cnt:u2|lpm_counter:tmpa_rtl_1 ;
+---------------------------+-------+------+------------------+
; Assignment                ; Value ; From ; To               ;
+---------------------------+-------+------+------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                ;
+---------------------------+-------+------+------------------+


+--------------------------------------------------------+
; Source assignments for count:u5|lpm_counter:tmpa_rtl_2 ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+--------------------------------------------------------+
; Source assignments for total:u3|lpm_counter:tmp1_rtl_3 ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -           ;
+---------------------------+-------+------+-------------+


+----------------------------------------------------------------+
; Source assignments for total:u3|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+---------------------+
; Assignment                ; Value ; From ; To                  ;
+---------------------------+-------+------+---------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                   ;
+---------------------------+-------+------+---------------------+


+---------------------------------------------------------------------------------+
; Source assignments for total:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0] ;
+---------------------------+-------+------+--------------------------------------+
; Assignment                ; Value ; From ; To                                   ;
+---------------------------+-------+------+--------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                    ;
+---------------------------+-------+------+--------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for divide:u1|lpm_add_sub:Add0|addcore:adder[2] ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+--------------------------------------------------------------------+
; Source assignments for divide:u1|lpm_add_sub:Add0|addcore:adder[1] ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+--------------------------------------------------------------------+
; Source assignments for divide:u1|lpm_add_sub:Add0|addcore:adder[0] ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: single_cnt:u2|lpm_counter:tmpb_rtl_0 ;
+------------------------+-------------------+------------------------------------------+
; Parameter Name         ; Value             ; Type                                     ;
+------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                           ;
; LPM_WIDTH              ; 4                 ; Untyped                                  ;
; LPM_DIRECTION          ; UP                ; Untyped                                  ;
; LPM_MODULUS            ; 0                 ; Untyped                                  ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                  ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                  ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                  ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                       ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                       ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                  ;
; LABWIDE_SCLR           ; ON                ; Untyped                                  ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                  ;
+------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: single_cnt:u2|lpm_counter:tmpa_rtl_1 ;
+------------------------+-------------------+------------------------------------------+
; Parameter Name         ; Value             ; Type                                     ;
+------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                           ;
; LPM_WIDTH              ; 4                 ; Untyped                                  ;
; LPM_DIRECTION          ; UP                ; Untyped                                  ;
; LPM_MODULUS            ; 0                 ; Untyped                                  ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                  ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                  ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                  ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                       ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                       ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                  ;
; LABWIDE_SCLR           ; ON                ; Untyped                                  ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                  ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                  ;
+------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: count:u5|lpm_counter:tmpa_rtl_2 ;
+------------------------+-------------------+-------------------------------------+
; Parameter Name         ; Value             ; Type                                ;
+------------------------+-------------------+-------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                      ;
; LPM_WIDTH              ; 4                 ; Untyped                             ;
; LPM_DIRECTION          ; UP                ; Untyped                             ;
; LPM_MODULUS            ; 0                 ; Untyped                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                             ;
; LPM_SVALUE             ; UNUSED            ; Untyped                             ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                             ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                             ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                  ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                  ;
; CARRY_CNT_EN           ; SMART             ; Untyped                             ;
; LABWIDE_SCLR           ; ON                ; Untyped                             ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                             ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                             ;
+------------------------+-------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: total:u3|lpm_counter:tmp1_rtl_3 ;
+------------------------+-------------------+-------------------------------------+
; Parameter Name         ; Value             ; Type                                ;
+------------------------+-------------------+-------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                      ;
; LPM_WIDTH              ; 4                 ; Untyped                             ;
; LPM_DIRECTION          ; UP                ; Untyped                             ;
; LPM_MODULUS            ; 0                 ; Untyped                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                             ;
; LPM_SVALUE             ; UNUSED            ; Untyped                             ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                             ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                             ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                  ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                  ;
; CARRY_CNT_EN           ; SMART             ; Untyped                             ;
; LABWIDE_SCLR           ; ON                ; Untyped                             ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                             ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                             ;
+------------------------+-------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: total:u3|lpm_add_sub:Add1 ;
+------------------------+-------------+-------------------------------------+
; Parameter Name         ; Value       ; Type                                ;
+------------------------+-------------+-------------------------------------+
; LPM_WIDTH              ; 4           ; Untyped                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                             ;
; LPM_DIRECTION          ; ADD         ; Untyped                             ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                             ;
; LPM_PIPELINE           ; 0           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                             ;
; REGISTERED_AT_END      ; 0           ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                             ;
; USE_CS_BUFFERS         ; 1           ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                             ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                  ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                             ;
; USE_WYS                ; OFF         ; Untyped                             ;
; STYLE                  ; FAST        ; Untyped                             ;
; CBXI_PARAMETER         ; add_sub_3kh ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                      ;
+------------------------+-------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: divide:u1|lpm_add_sub:Add0 ;
+------------------------+-------------+--------------------------------------+
; Parameter Name         ; Value       ; Type                                 ;
+------------------------+-------------+--------------------------------------+
; LPM_WIDTH              ; 17          ; Untyped                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                              ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                              ;
; LPM_PIPELINE           ; 0           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                   ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                              ;
; USE_WYS                ; OFF         ; Untyped                              ;
; STYLE                  ; FAST        ; Untyped                              ;
; CBXI_PARAMETER         ; add_sub_bph ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                       ;
+------------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Apr 03 16:46:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PillLoad_System -c PillLoad_System
Info: Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning: Using design file pillload_system.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: PillLoad_System-func
    Info: Found entity 1: PillLoad_System
Info: Elaborating entity "PillLoad_System" for the top level hierarchy
Warning (10631): VHDL Process Statement warning at pillload_system.vhd(78): inferring latch(es) for signal or variable "pin1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at pillload_system.vhd(78): inferring latch(es) for signal or variable "pin2", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "pin2[0]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin2[1]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin2[2]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin2[3]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin2[4]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin2[5]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin2[6]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin2[7]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin1[0]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin1[1]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin1[2]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin1[3]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin1[4]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin1[5]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin1[6]" at pillload_system.vhd(78)
Info (10041): Inferred latch for "pin1[7]" at pillload_system.vhd(78)
Warning: Entity "divide" obtained from "D:/VHDL/PillLoad_System/divide.vhd" instead of from Quartus II megafunction library
Warning: Using design file divide.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: divide-fuc_d
    Info: Found entity 1: divide
Info: Elaborating entity "divide" for hierarchy "divide:u1"
Warning (10540): VHDL Signal Declaration warning at divide.vhd(15): used explicit default value for signal "div" because signal was never assigned a value
Warning: Using design file single_cnt.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: single_cnt-func_s
    Info: Found entity 1: single_cnt
Info: Elaborating entity "single_cnt" for hierarchy "single_cnt:u2"
Warning: Using design file display_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: display_BCD-func
    Info: Found entity 1: display_BCD
Info: Elaborating entity "display_BCD" for hierarchy "single_cnt:u2|display_BCD:u1"
Warning: Using design file total.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: total-func_f
    Info: Found entity 1: total
Info: Elaborating entity "total" for hierarchy "total:u3"
Info: Elaborating entity "display_BCD" for hierarchy "total:u3|display_BCD:u1"
Warning: Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: display-func
    Info: Found entity 1: display
Info: Elaborating entity "display" for hierarchy "total:u3|display:u3"
Warning: Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: control-func_co
    Info: Found entity 1: control
Info: Elaborating entity "control" for hierarchy "control:u4"
Warning: Using design file count.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: count-func_count
    Info: Found entity 1: count
Info: Elaborating entity "count" for hierarchy "count:u5"
Warning (10492): VHDL Process Statement warning at count.vhd(34): signal "tmp_j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Inferred 4 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "single_cnt:u2|tmpb[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "single_cnt:u2|tmpa[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "count:u5|tmpa[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=4) from the following logic: "total:u3|tmp1[0]~0"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "total:u3|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "divide:u1|Add0"
Info: Elaborated megafunction instantiation "single_cnt:u2|lpm_counter:tmpb_rtl_0"
Info: Instantiated megafunction "single_cnt:u2|lpm_counter:tmpb_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "count:u5|lpm_counter:tmpa_rtl_2"
Info: Instantiated megafunction "count:u5|lpm_counter:tmpa_rtl_2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "total:u3|lpm_add_sub:Add1"
Info: Instantiated megafunction "total:u3|lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Elaborated megafunction instantiation "total:u3|lpm_add_sub:Add1|addcore:adder", which is child of megafunction instantiation "total:u3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "total:u3|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "total:u3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "total:u3|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "total:u3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "total:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]", which is child of megafunction instantiation "total:u3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "total:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "total:u3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "total:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node", which is child of megafunction instantiation "total:u3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "total:u3|lpm_add_sub:Add1|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "total:u3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "total:u3|lpm_add_sub:Add1|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "total:u3|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "divide:u1|lpm_add_sub:Add0"
Info: Instantiated megafunction "divide:u1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "17"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "divide:u1|lpm_add_sub:Add0|addcore:adder[2]", which is child of megafunction instantiation "divide:u1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "divide:u1|lpm_add_sub:Add0|addcore:adder[1]", which is child of megafunction instantiation "divide:u1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "divide:u1|lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "divide:u1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "divide:u1|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "divide:u1|lpm_add_sub:Add0"
Info: Ignored 19 buffer(s)
    Info: Ignored 19 SOFT buffer(s)
Info: Implemented 159 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 26 output pins
    Info: Implemented 111 macrocells
    Info: Implemented 9 shareable expanders
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 247 megabytes
    Info: Processing ended: Mon Apr 03 16:46:36 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


