{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477945444802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477945444817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:24:04 2016 " "Processing started: Mon Oct 31 18:24:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477945444817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477945444817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off writeback_top -c writeback_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off writeback_top -c writeback_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477945444817 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1477945445785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "hex_7seg.v" "" { Text "D:/VaiSeFerrar/atividade3/hex_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477945445941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477945445941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_top.v 2 2 " "Found 2 design units, including 2 entities, in source file writeback_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_top1 " "Found entity 1: writeback_top1" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477945446050 ""} { "Info" "ISGN_ENTITY_NAME" "2 writeback_top " "Found entity 2: writeback_top" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477945446050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477945446050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.v" "" { Text "D:/VaiSeFerrar/atividade3/registers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477945446112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477945446112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/VaiSeFerrar/atividade3/alu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477945446159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477945446159 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero writeback_top.v(30) " "Verilog HDL Implicit Net warning at writeback_top.v(30): created implicit net for \"zero\"" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477945446175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovf writeback_top.v(30) " "Verilog HDL Implicit Net warning at writeback_top.v(30): created implicit net for \"ovf\"" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477945446175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "writeback_top " "Elaborating entity \"writeback_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477945446440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_top1 writeback_top1:writeback0 " "Elaborating entity \"writeback_top1\" for hierarchy \"writeback_top1:writeback0\"" {  } { { "writeback_top.v" "writeback0" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477945446534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 writeback_top.v(35) " "Verilog HDL assignment warning at writeback_top.v(35): truncated value with size 32 to match size of target (4)" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1477945446534 "|writeback_top|writeback_top1:writeback0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers writeback_top1:writeback0\|registers:registers_wb " "Elaborating entity \"registers\" for hierarchy \"writeback_top1:writeback0\|registers:registers_wb\"" {  } { { "writeback_top.v" "registers_wb" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477945446612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg writeback_top1:writeback0\|hex_7seg:hex_7seg1 " "Elaborating entity \"hex_7seg\" for hierarchy \"writeback_top1:writeback0\|hex_7seg:hex_7seg1\"" {  } { { "writeback_top.v" "hex_7seg1" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477945446955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu writeback_top1:writeback0\|alu:alu_wb " "Elaborating entity \"alu\" for hierarchy \"writeback_top1:writeback0\|alu:alu_wb\"" {  } { { "writeback_top.v" "alu_wb" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477945447002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "D:/VaiSeFerrar/atividade3/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1477945447002 "|writeback_top|writeback_top1:writeback0|alu:alu_wb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(21) " "Verilog HDL assignment warning at alu.v(21): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "D:/VaiSeFerrar/atividade3/alu.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1477945447002 "|writeback_top|writeback_top1:writeback0|alu:alu_wb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(26) " "Verilog HDL assignment warning at alu.v(26): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "D:/VaiSeFerrar/atividade3/alu.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1477945447002 "|writeback_top|writeback_top1:writeback0|alu:alu_wb"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1477945449001 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "964 " "964 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1477945449547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1477945450866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477945450866 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477945451428 "|writeback_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477945451428 "|writeback_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477945451428 "|writeback_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477945451428 "|writeback_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "writeback_top.v" "" { Text "D:/VaiSeFerrar/atividade3/writeback_top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477945451428 "|writeback_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1477945451428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1477945451428 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1477945451428 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1477945451428 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1477945451428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477945451850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:24:11 2016 " "Processing ended: Mon Oct 31 18:24:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477945451850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477945451850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477945451850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477945451850 ""}
