{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1951, "design__instance__area": 19621.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00275272, "power__switching__total": 0.00103988, "power__leakage__total": 9.89787e-09, "power__total": 0.0037926, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.269156, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.269195, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.30357, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.78198, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.30357, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.55728, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 229, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 36, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6789215493073929, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.543314852930417, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.678922, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 8.251839, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 80, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 36, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.04450803740430294, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.291935039960814, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.044508, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.269434, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 23, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.269156, "clock__skew__worst_setup": 0.269195, "timing__hold__ws": 0.30357, "timing__setup__ws": 4.78198, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.30357, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 8.55728, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 159.985 170.705", "design__core__bbox": "5.52 10.88 154.1 157.76", "design__io": 65, "design__die__area": 27310.2, "design__core__area": 21823.4, "design__instance__count__stdcell": 1951, "design__instance__area__stdcell": 19621.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.899094, "design__instance__utilization__stdcell": 0.899094, "design__instance__count__class:inverter": 30, "design__instance__count__class:sequential_cell": 335, "design__instance__count__class:multi_input_combinational_cell": 782, "flow__warnings__count": 0, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 108, "design__instance__count__class:tap_cell": 308, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3935009, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 15573.3, "design__instance__displacement__mean": 7.563, "design__instance__displacement__max": 137.151, "route__wirelength__estimated": 53549.5, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 440, "design__instance__count__class:clock_buffer": 32, "design__instance__count__class:clock_inverter": 24, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 287, "antenna__violating__nets": 13, "antenna__violating__pins": 13, "route__antenna_violation__count": 13}