Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jul 11 13:55:08 2024
| Host         : amd-training-6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------+-----------------------+------------------+----------------+--------------+
|         Clock Signal         |      Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------+-----------------------+------------------+----------------+--------------+
|  rom_inst/OUT_reg[25]_0      |                         |                       |                1 |              1 |         1.00 |
|  onep_inst/ns_reg[1]_i_2_n_0 |                         |                       |                1 |              2 |         2.00 |
|  clkdiv/CLK                  |                         |                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               |                         |                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG               | onep_inst/oneperiod_out | onep_inst/addr_reg[3] |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG               | onep_inst/oneperiod_out | rom_inst/addr__0      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG               |                         | clkdiv/clear          |                5 |             18 |         3.60 |
+------------------------------+-------------------------+-----------------------+------------------+----------------+--------------+


