<?xml version="1.0" encoding="utf-8"?><!DOCTYPE eagle SYSTEM "eagle.dtd"><eagle version="9.4.2">    <drawing>        <settings>            <setting alwaysvectorfont="no"/>            <setting verticaltext="up"/>        </settings>        <grid distance="0.7" unitdist="mm" unit="mm" style="lines" multiple="1" display="no" altdistance="0.0875" altunitdist="mm" altunit="mm"/>        <layers>            <layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>            <layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>            <layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>            <layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>            <layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>            <layer number="20" name="Dimension" color="24" fill="1" visible="yes" active="yes"/>            <layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>            <layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>            <layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>            <layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>            <layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>            <layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>            <layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>            <layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>            <layer number="29" name="tStop" color="7" fill="3" visible="no" active="yes"/>            <layer number="30" name="bStop" color="7" fill="6" visible="no" active="yes"/>            <layer number="31" name="tCream" color="7" fill="4" visible="no" active="yes"/>            <layer number="32" name="bCream" color="7" fill="5" visible="no" active="yes"/>            <layer number="33" name="tFinish" color="6" fill="3" visible="no" active="yes"/>            <layer number="34" name="bFinish" color="6" fill="6" visible="no" active="yes"/>            <layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>            <layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>            <layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>            <layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>            <layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>            <layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>            <layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>            <layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>            <layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>            <layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>            <layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>            <layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>            <layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>            <layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>            <layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>            <layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>            <layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>            <layer number="88" name="SimResults" color="9" fill="1" visible="yes" active="yes"/>            <layer number="89" name="SimProbes" color="9" fill="1" visible="yes" active="yes"/>            <layer number="90" name="Modules" color="5" fill="1" visible="yes" active="yes"/>            <layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>            <layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>            <layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>            <layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>            <layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>            <layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>            <layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>            <layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>        </layers>        <library>            <packages>            <package name="INTEL-ATOM-FCBGA-1283"><smd name="AA47_RSVD_AA47" x="-16" y="13" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AB63_RSVD_AB63" x="-0.7" y="12.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AC25_RSVD_AC25" x="-0.7" y="11.600000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AC26_RSVD_AC26" x="-0.7" y="10.900000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AD53_RSVD_AD53" x="-0.7" y="10.200000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AG60_RSVD_AG60" x="-0.7" y="9.500000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AJ34_RSVD_AJ34" x="-0.7" y="8.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AL34_RSVD_AL34" x="-0.7" y="8.100000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AP20_RSVD_AP20" x="-0.7" y="7.400000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AP21_RSVD_AP21" x="-0.7" y="6.700000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AR51_RSVD_AR51" x="-0.7" y="6.000000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AR53_RSVD_AR53" x="-0.7" y="5.300000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AR54_RSVD_AR54" x="-0.7" y="4.600000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AT34_RSVD_AT34" x="-0.7" y="3.900000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AT51_RSVD_AT51" x="-0.7" y="3.2000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="AU34_RSVD_AU34" x="-0.7" y="2.5000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="BRTCX1_PAD_AJ65" x="-0.7" y="1.8000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="BRTCX2_PAD_AJ63" x="-0.7" y="1.1000000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="BVCCRTC_EXTPAD_AD55" x="-0.7" y="0.4000000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="CLK14_IN_AM56" x="-0.7" y="-0.29999999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="COREPWROK_AH60" x="-0.7" y="-0.9999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="CPU_RESET_B_Y63" x="-0.7" y="-1.6999999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="CTBTRIGINOUT_AM47" x="-0.7" y="-2.399999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="CTBTRIGOUT_AL47" x="-0.7" y="-3.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="CX_PRDY_B_AW56" x="-0.7" y="-3.7999999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="CX_PREQ_B_AY53" x="-0.7" y="-4.4999999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_BS[0]_BL12" x="-0.7" y="-5.199999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_BS[1]_BL10" x="-0.7" y="-5.899999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_BS[2]_BC08" x="-0.7" y="-6.599999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CASB_BH26" x="-0.7" y="-7.299999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CK[0]_BA21" x="-0.7" y="-7.999999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CK[1]_BF21" x="-0.7" y="-8.699999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CK[2]_BG19" x="-0.7" y="-9.399999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CK[3]_BB19" x="-0.7" y="-10.099999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CKB[0]_BC21" x="-0.7" y="-10.799999999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CKB[1]_BG21" x="-0.7" y="-11.499999999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CKB[2]_BH19" x="-0.7" y="-12.199999999999994" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CKB[3]_BD19" x="-0.7" y="-12.899999999999993" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CKE[0]_BG04" x="-0.7" y="-13.599999999999993" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CKE[1]_BH05" x="-0.7" y="-14.299999999999992" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CKE[2]_BG05" x="-0.7" y="-14.999999999999991" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CKE[3]_BH03" x="-0.7" y="-15.69999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CMDPU_BA26" x="-0.7" y="-16.39999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CSB[0]_BE25" x="-0.7" y="-17.09999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CSB[1]_BB25" x="-0.7" y="-17.79999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CSB[2]_BD23" x="-0.7" y="-18.49999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_CSB[3]_BG26" x="-0.7" y="-19.19999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[0]_AM15" x="-0.7" y="-19.899999999999988" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[1]_AM14" x="-0.7" y="-20.599999999999987" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[10]_AT10" x="-0.7" y="-21.299999999999986" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[11]_AR11" x="-0.7" y="-21.999999999999986" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[12]_AR16" x="-0.7" y="-22.699999999999985" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[13]_AT14" x="-0.7" y="-23.399999999999984" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[14]_AT08" x="-0.7" y="-24.099999999999984" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[15]_AR10" x="-0.7" y="-24.799999999999983" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[16]_AY09" x="-0.7" y="-25.499999999999982" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[17]_AY11" x="-0.7" y="-26.19999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[18]_AY15" x="-0.7" y="-26.89999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[19]_AW17" x="-0.7" y="-27.59999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[2]_AL08" x="-0.7" y="-28.29999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[20]_AW08" x="-0.7" y="-28.99999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[21]_AY08" x="-0.7" y="-29.699999999999978" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[22]_AY14" x="-0.7" y="-30.399999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[23]_AW15" x="-0.7" y="-31.099999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[24]_AN04" x="-0.7" y="-31.799999999999976" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[25]_AN02" x="-0.7" y="-32.49999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[26]_AU01" x="-0.7" y="-33.19999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[27]_AU03" x="-0.7" y="-33.899999999999984" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[28]_AL02" x="-0.7" y="-34.59999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[29]_AL04" x="-0.7" y="-35.29999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[3]_AM08" x="-0.7" y="-35.99999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[30]_AR02" x="-0.7" y="-36.699999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[31]_AR04" x="-0.7" y="-37.4" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[32]_BA32" x="-0.7" y="-38.1" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[33]_BA30" x="-0.7" y="-38.800000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[34]_BF30" x="-0.7" y="-39.50000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[35]_BD30" x="-0.7" y="-40.20000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[36]_BB32" x="-0.7" y="-40.90000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[37]_AY30" x="-0.7" y="-41.600000000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[38]_BG29" x="-0.7" y="-42.30000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[39]_BG30" x="-0.7" y="-43.00000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[4]_AM17" x="-0.7" y="-43.700000000000024" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[40]_BL16" x="-0.7" y="-44.40000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[41]_BL17" x="-0.7" y="-45.10000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[42]_BL21" x="-0.7" y="-45.80000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[43]_BN21" x="-0.7" y="-46.500000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[44]_BM16" x="-0.7" y="-47.20000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[45]_BP16" x="-0.7" y="-47.90000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[46]_BP19" x="-0.7" y="-48.600000000000044" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[47]_BN19" x="-0.7" y="-49.30000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[48]_BM25" x="-0.7" y="-50.00000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[49]_BP25" x="-0.7" y="-50.70000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[5]_AL15" x="-0.7" y="-51.400000000000055" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[50]_BL28" x="-0.7" y="-52.10000000000006" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[51]_BN28" x="-0.7" y="-52.80000000000006" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[52]_BL23" x="-0.7" y="-53.500000000000064" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[53]_BN23" x="-0.7" y="-54.20000000000007" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[54]_BM27" x="-0.7" y="-54.90000000000007" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[55]_BP28" x="-0.7" y="-55.60000000000007" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[56]_BN32" x="-0.7" y="-56.300000000000075" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[57]_BK32" x="-0.7" y="-57.00000000000008" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[58]_BN35" x="-0.7" y="-57.70000000000008" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[59]_BM36" x="-0.7" y="-58.400000000000084" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[6]_AM11" x="-0.7" y="-59.10000000000009" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[60]_BM31" x="-0.7" y="-59.80000000000009" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[61]_BL32" x="-0.7" y="-60.50000000000009" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[62]_BK35" x="-0.7" y="-61.200000000000095" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[63]_BL35" x="-0.7" y="-61.9000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[7]_AM09" x="-0.7" y="-62.6000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[8]_AR14" x="-0.7" y="-63.300000000000104" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQ[9]_AT13" x="-0.7" y="-64.0000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQECC[0]_AY04" x="-0.7" y="-64.7000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQECC[1]_AY02" x="-0.7" y="-65.4000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQECC[2]_BD02" x="-0.7" y="-66.10000000000011" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQECC[3]_BD04" x="-0.7" y="-66.80000000000011" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQECC[4]_AW03" x="-0.7" y="-67.50000000000011" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQECC[5]_AY01" x="-0.7" y="-68.20000000000012" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQECC[6]_BC01" x="-0.7" y="-68.90000000000012" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQECC[7]_BC03" x="-0.7" y="-69.60000000000012" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQPU_AW21" x="-0.7" y="-70.30000000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQS[0]_AL11" x="-0.7" y="-71.00000000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQS[1]_AT07" x="-0.7" y="-71.70000000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQS[2]_AW12" x="-0.7" y="-72.40000000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQS[3]_AP03" x="-0.7" y="-73.10000000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQS[4]_BD29" x="-0.7" y="-73.80000000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQS[5]_BM18" x="-0.7" y="-74.50000000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQS[6]_BN26" x="-0.7" y="-75.20000000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQS[7]_BP34" x="-0.7" y="-75.90000000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSB[0]_AL12" x="-0.7" y="-76.60000000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSB[1]_AR07" x="-0.7" y="-77.30000000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSB[2]_AW11" x="-0.7" y="-78.00000000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSB[3]_AP01" x="-0.7" y="-78.70000000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSB[4]_BC29" x="-0.7" y="-79.40000000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSB[5]_BN17" x="-0.7" y="-80.10000000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSB[6]_BL26" x="-0.7" y="-80.80000000000017" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSB[7]_BM34" x="-0.7" y="-81.50000000000017" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSBECC[0]_BB04" x="-0.7" y="-82.20000000000017" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DQSECC[0]_BB02" x="-0.7" y="-82.90000000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DRAM_PWROK_BG17" x="-0.7" y="-83.60000000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_DRAMRSTB_BA25" x="-0.7" y="-84.30000000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[0]_BH11" x="-0.7" y="-85.00000000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[1]_BL08" x="-0.7" y="-85.70000000000019" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[10]_BN10" x="-0.7" y="-86.40000000000019" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[11]_BG08" x="-0.7" y="-87.1000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[12]_BD07" x="-0.7" y="-87.8000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[13]_BA23" x="-0.7" y="-88.5000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[14]_BC11" x="-0.7" y="-89.2000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[15]_BF15" x="-0.7" y="-89.9000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[2]_BG13" x="-0.7" y="-90.60000000000021" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[3]_BG11" x="-0.7" y="-91.30000000000021" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[4]_BD13" x="-0.7" y="-92.00000000000021" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[5]_BM07" x="-0.7" y="-92.70000000000022" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[6]_BD10" x="-0.7" y="-93.40000000000022" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[7]_BH08" x="-0.7" y="-94.10000000000022" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[8]_BD08" x="-0.7" y="-94.80000000000022" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MA[9]_BD15" x="-0.7" y="-95.50000000000023" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MON1N_BP06" x="-0.7" y="-96.20000000000023" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MON1P_BP08" x="-0.7" y="-96.90000000000023" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MON2N_BK03" x="-0.7" y="-97.60000000000024" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_MON2P_BK05" x="-0.7" y="-98.30000000000024" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_ODT[0]_BD26" x="-0.7" y="-99.00000000000024" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_ODT[1]_BB26" x="-0.7" y="-99.70000000000024" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_ODT[2]_BH25" x="-0.7" y="-100.40000000000025" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_ODT[3]_BG25" x="-0.7" y="-101.10000000000025" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_ODTPU_AW20" x="-0.7" y="-101.80000000000025" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_RASB_BG23" x="-0.7" y="-102.50000000000026" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_REFN_BM13" x="-0.7" y="-103.20000000000026" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_REFP_BN12" x="-0.7" y="-103.90000000000026" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_VCCA_PWROK_BE17" x="-0.7" y="-104.60000000000026" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_VREF_AY29" x="-0.7" y="-105.30000000000027" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_0_WEB_BC23" x="-0.7" y="-106.00000000000027" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_BS[0]_N18" x="-0.7" y="-106.70000000000027" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_BS[1]_H18" x="-0.7" y="-107.40000000000028" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_BS[2]_H25" x="-0.7" y="-108.10000000000028" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CASB_H04" x="-0.7" y="-108.80000000000028" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CK[0]_C09" x="-0.7" y="-109.50000000000028" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CK[1]_G09" x="-0.7" y="-110.20000000000029" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CK[2]_H10" x="-0.7" y="-110.90000000000029" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CK[3]_J13" x="-0.7" y="-111.60000000000029" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CKB[0]_D08" x="-0.7" y="-112.3000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CKB[1]_H09" x="-0.7" y="-113.0000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CKB[2]_G10" x="-0.7" y="-113.7000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CKB[3]_L13" x="-0.7" y="-114.4000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CKE[0]_N26" x="-0.7" y="-115.1000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CKE[1]_N25" x="-0.7" y="-115.80000000000031" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CKE[2]_L25" x="-0.7" y="-116.50000000000031" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CKE[3]_L26" x="-0.7" y="-117.20000000000032" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CMDPU_T25" x="-0.7" y="-117.90000000000032" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CSB[0]_K03" x="-0.7" y="-118.60000000000032" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CSB[1]_N04" x="-0.7" y="-119.30000000000032" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CSB[2]_L07" x="-0.7" y="-120.00000000000033" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_CSB[3]_K04" x="-0.7" y="-120.70000000000033" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[0]_B39" x="-0.7" y="-121.40000000000033" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[1]_D39" x="-0.7" y="-122.10000000000034" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[10]_A27" x="-0.7" y="-122.80000000000034" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[11]_C27" x="-0.7" y="-123.50000000000034" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[12]_E32" x="-0.7" y="-124.20000000000034" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[13]_D32" x="-0.7" y="-124.90000000000035" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[14]_D28" x="-0.7" y="-125.60000000000035" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[15]_B28" x="-0.7" y="-126.30000000000035" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[16]_D23" x="-0.7" y="-127.00000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[17]_B23" x="-0.7" y="-127.70000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[18]_D19" x="-0.7" y="-128.40000000000035" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[19]_B19" x="-0.7" y="-129.10000000000034" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[2]_B35" x="-0.7" y="-129.80000000000032" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[20]_C24" x="-0.7" y="-130.5000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[21]_D24" x="-0.7" y="-131.2000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[22]_B21" x="-0.7" y="-131.9000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[23]_D21" x="-0.7" y="-132.60000000000028" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[24]_H30" x="-0.7" y="-133.30000000000027" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[25]_H29" x="-0.7" y="-134.00000000000026" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[26]_N32" x="-0.7" y="-134.70000000000024" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[27]_L32" x="-0.7" y="-135.40000000000023" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[28]_H32" x="-0.7" y="-136.10000000000022" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[29]_J30" x="-0.7" y="-136.8000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[3]_D35" x="-0.7" y="-137.5000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[30]_M30" x="-0.7" y="-138.2000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[31]_P30" x="-0.7" y="-138.90000000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[32]_R15" x="-0.7" y="-139.60000000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[33]_R14" x="-0.7" y="-140.30000000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[34]_R09" x="-0.7" y="-141.00000000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[35]_R11" x="-0.7" y="-141.70000000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[36]_T17" x="-0.7" y="-142.40000000000012" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[37]_U15" x="-0.7" y="-143.1000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[38]_R08" x="-0.7" y="-143.8000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[39]_U08" x="-0.7" y="-144.50000000000009" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[4]_A39" x="-0.7" y="-145.20000000000007" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[40]_U04" x="-0.7" y="-145.90000000000006" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[41]_U02" x="-0.7" y="-146.60000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[42]_AB02" x="-0.7" y="-147.30000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[43]_AB04" x="-0.7" y="-148.00000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[44]_T03" x="-0.7" y="-148.70000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[45]_T01" x="-0.7" y="-149.4" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[46]_Y04" x="-0.7" y="-150.1" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[47]_Y02" x="-0.7" y="-150.79999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[48]_W14" x="-0.7" y="-151.49999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[49]_W13" x="-0.7" y="-152.19999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[5]_C40" x="-0.7" y="-152.89999999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[50]_W10" x="-0.7" y="-153.59999999999994" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[51]_Y11" x="-0.7" y="-154.29999999999993" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[52]_Y16" x="-0.7" y="-154.99999999999991" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[53]_Y14" x="-0.7" y="-155.6999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[54]_W08" x="-0.7" y="-156.3999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[55]_Y10" x="-0.7" y="-157.09999999999988" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[56]_AC08" x="-0.7" y="-157.79999999999987" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[57]_AD08" x="-0.7" y="-158.49999999999986" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[58]_AD15" x="-0.7" y="-159.19999999999985" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[59]_AC17" x="-0.7" y="-159.89999999999984" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[6]_A36" x="-0.7" y="-160.59999999999982" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[60]_AC11" x="-0.7" y="-161.2999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[61]_AC09" x="-0.7" y="-161.9999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[62]_AC14" x="-0.7" y="-162.6999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[63]_AC15" x="-0.7" y="-163.39999999999978" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[7]_C36" x="-0.7" y="-164.09999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[8]_B32" x="-0.7" y="-164.79999999999976" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQ[9]_C31" x="-0.7" y="-165.49999999999974" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQECC[0]_D15" x="-0.7" y="-166.19999999999973" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQECC[1]_C15" x="-0.7" y="-166.89999999999972" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQECC[2]_D12" x="-0.7" y="-167.5999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQECC[3]_E12" x="-0.7" y="-168.2999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQECC[4]_D17" x="-0.7" y="-168.9999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQECC[5]_B17" x="-0.7" y="-169.69999999999968" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQECC[6]_C13" x="-0.7" y="-170.39999999999966" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQECC[7]_B12" x="-0.7" y="-171.09999999999965" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQPU_T26" x="-0.7" y="-171.79999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQS[0]_D37" x="-0.7" y="-172.49999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQS[1]_D30" x="-0.7" y="-173.19999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQS[2]_A21" x="-0.7" y="-173.8999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQS[3]_M29" x="-0.7" y="-174.5999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQS[4]_U11" x="-0.7" y="-175.29999999999959" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQS[5]_W01" x="-0.7" y="-175.99999999999957" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQS[6]_Y07" x="-0.7" y="-176.69999999999956" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQS[7]_AD12" x="-0.7" y="-177.39999999999955" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSB[0]_B37" x="-0.7" y="-178.09999999999954" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSB[1]_B30" x="-0.7" y="-178.79999999999953" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSB[2]_C22" x="-0.7" y="-179.49999999999952" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSB[3]_L29" x="-0.7" y="-180.1999999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSB[4]_U12" x="-0.7" y="-180.8999999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSB[5]_W03" x="-0.7" y="-181.59999999999948" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSB[6]_W07" x="-0.7" y="-182.29999999999947" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSB[7]_AD11" x="-0.7" y="-182.99999999999946" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSBECC[0]_D14" x="-0.7" y="-183.69999999999945" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DQSECC[0]_B14" x="-0.7" y="-184.39999999999944" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DRAM_PWROK_L17" x="-0.7" y="-185.09999999999943" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_DRAMRSTB_N11" x="-0.7" y="-185.79999999999941" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[0]_H17" x="-0.7" y="-186.4999999999994" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[1]_G17" x="-0.7" y="-187.1999999999994" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[10]_L18" x="-0.7" y="-187.89999999999938" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[11]_P22" x="-0.7" y="-188.59999999999937" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[12]_G25" x="-0.7" y="-189.29999999999936" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[13]_G03" x="-0.7" y="-189.99999999999935" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[14]_G26" x="-0.7" y="-190.69999999999933" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[15]_H26" x="-0.7" y="-191.39999999999932" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[2]_G18" x="-0.7" y="-192.0999999999993" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[3]_P21" x="-0.7" y="-192.7999999999993" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[4]_M21" x="-0.7" y="-193.4999999999993" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[5]_H22" x="-0.7" y="-194.19999999999928" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[6]_J21" x="-0.7" y="-194.89999999999927" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[7]_J22" x="-0.7" y="-195.59999999999926" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[8]_H21" x="-0.7" y="-196.29999999999924" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MA[9]_M22" x="-0.7" y="-196.99999999999923" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MON1N_C05" x="-0.7" y="-197.69999999999922" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MON1P_E05" x="-0.7" y="-198.3999999999992" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MON2N_A06" x="-0.7" y="-199.0999999999992" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_MON2P_A08" x="-0.7" y="-199.7999999999992" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_ODT[0]_L02" x="-0.7" y="-200.49999999999918" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_ODT[1]_N02" x="-0.7" y="-201.19999999999916" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_ODT[2]_N08" x="-0.7" y="-201.89999999999915" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_ODT[3]_L04" x="-0.7" y="-202.59999999999914" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_ODTPU_T32" x="-0.7" y="-203.29999999999913" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_RASB_L08" x="-0.7" y="-203.99999999999912" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_REFN_L14" x="-0.7" y="-204.6999999999991" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_REFP_J14" x="-0.7" y="-205.3999999999991" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_VCCA_PWROK_N17" x="-0.7" y="-206.09999999999908" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_VREF_R29" x="-0.7" y="-206.79999999999907" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DDR3_1_WEB_N07" x="-0.7" y="-207.49999999999906" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT_CLK0_AV63" x="-0.7" y="-208.19999999999905" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT_CLK1_AV65" x="-0.7" y="-208.89999999999904" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[0]_BC64" x="-0.7" y="-209.59999999999903" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[1]_AY58" x="-0.7" y="-210.29999999999902" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[10]_BB63" x="-0.7" y="-210.999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[11]_AT59" x="-0.7" y="-211.699999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[12]_AW64" x="-0.7" y="-212.39999999999898" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[13]_AW66" x="-0.7" y="-213.09999999999897" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[14]_AY65" x="-0.7" y="-213.79999999999896" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[15]_AR59" x="-0.7" y="-214.49999999999895" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[2]_AW58" x="-0.7" y="-215.19999999999894" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[3]_AR57" x="-0.7" y="-215.89999999999893" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[4]_AT54" x="-0.7" y="-216.59999999999891" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[5]_AY56" x="-0.7" y="-217.2999999999989" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[6]_AY63" x="-0.7" y="-217.9999999999989" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[7]_AW62" x="-0.7" y="-218.69999999999888" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[8]_AY59" x="-0.7" y="-219.39999999999887" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="DFX_PORT[9]_AT60" x="-0.7" y="-220.09999999999886" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="ERROR0_B_AL65" x="-0.7" y="-220.79999999999885" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="ERROR1_B_AL62" x="-0.7" y="-221.49999999999883" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="ERROR2_B_AL63" x="-0.7" y="-222.19999999999882" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="FLEX_CLK_SE0_AH59" x="-0.7" y="-222.8999999999988" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="FLEX_CLK_SE1_AG56" x="-0.7" y="-223.5999999999988" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_EE_CS_N_R59" x="-0.7" y="-224.2999999999988" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_EE_DI_W51" x="-0.7" y="-224.99999999999878" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_EE_DO_W60" x="-0.7" y="-225.69999999999877" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_EE_SK_T50" x="-0.7" y="-226.39999999999876" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_LED0_P46" x="-0.7" y="-227.09999999999874" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_LED1_W50" x="-0.7" y="-227.79999999999873" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_LED2_P48" x="-0.7" y="-228.49999999999872" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_LED3_R58" x="-0.7" y="-229.1999999999987" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_MDIO0_I2C_CLK_W56" x="-0.7" y="-229.8999999999987" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_MDIO0_I2C_DATA_W59" x="-0.7" y="-230.5999999999987" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_MDIO1_I2C_CLK_Y54" x="-0.7" y="-231.29999999999868" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_MDIO1_I2C_DATA_Y53" x="-0.7" y="-231.99999999999866" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_OBSN_H50" x="-0.7" y="-232.69999999999865" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_OBSP_G50" x="-0.7" y="-233.39999999999864" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_REFCLKN_D50" x="-0.7" y="-234.09999999999863" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_REFCLKP_B50" x="-0.7" y="-234.79999999999862" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_RXN[0]_K48" x="-0.7" y="-235.4999999999986" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_RXN[1]_L46" x="-0.7" y="-236.1999999999986" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_RXN[2]_L44" x="-0.7" y="-236.89999999999858" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_RXN[3]_H42" x="-0.7" y="-237.59999999999857" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_RXP[0]_H48" x="-0.7" y="-238.29999999999856" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_RXP[1]_J46" x="-0.7" y="-238.99999999999855" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_RXP[2]_J44" x="-0.7" y="-239.69999999999854" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_RXP[3]_G42" x="-0.7" y="-240.39999999999853" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_SDP0_0_T58" x="-0.7" y="-241.09999999999852" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_SDP0_1_T48" x="-0.7" y="-241.7999999999985" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_SMBALRT_N_T55" x="-0.7" y="-242.4999999999985" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_SMBCLK_P50" x="-0.7" y="-243.19999999999848" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_SMBD_T59" x="-0.7" y="-243.89999999999847" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_TXN[0]_B48" x="-0.7" y="-244.59999999999846" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_TXN[1]_B46" x="-0.7" y="-245.29999999999845" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_TXN[2]_B44" x="-0.7" y="-245.99999999999844" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_TXN[3]_A42" x="-0.7" y="-246.69999999999843" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_TXP[0]_D48" x="-0.7" y="-247.3999999999984" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_TXP[1]_D46" x="-0.7" y="-248.0999999999984" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_TXP[2]_D44" x="-0.7" y="-248.7999999999984" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GBE_TXP[3]_C42" x="-0.7" y="-249.49999999999838" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GPIO_SUS0_V66" x="-0.7" y="-250.19999999999837" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GPIO_SUS1_W54" x="-0.7" y="-250.89999999999836" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="GPIO_SUS2_T53" x="-0.7" y="-251.59999999999835" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="HPLL_REFN_J37" x="-0.7" y="-252.29999999999833" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="HPLL_REFP_L37" x="-0.7" y="-252.99999999999832" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="IERR_B_AM52" x="-0.7" y="-253.6999999999983" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="ILB_SERIRQ_AT50" x="-0.7" y="-254.3999999999983" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="J38_RSVD_J38" x="-0.7" y="-255.0999999999983" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="L38_RSVD_L38" x="-0.7" y="-255.79999999999828" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="LPC_AD0_AG54" x="-0.7" y="-256.4999999999983" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="LPC_AD1_AM53" x="-0.7" y="-257.1999999999983" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="LPC_AD2_AL53" x="-0.7" y="-257.8999999999983" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="LPC_AD3_AG59" x="-0.7" y="-258.59999999999826" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="LPC_CLKOUT0_AG51" x="-0.7" y="-259.29999999999825" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="LPC_CLKOUT1_AM49" x="-0.7" y="-259.99999999999824" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="LPC_CLKRUNB_AH48" x="-0.7" y="-260.6999999999982" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="LPC_FRAMEB_AH56" x="-0.7" y="-261.3999999999982" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="MCERR_B_AL52" x="-0.7" y="-262.0999999999982" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="MEMHOT_B_AL46" x="-0.7" y="-262.7999999999982" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="NCSI_ARB_OUT_Y59" x="-0.7" y="-263.4999999999982" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="NCSI_RXD1_V63" x="-0.7" y="-264.19999999999817" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="NMI_AL56" x="-0.7" y="-264.89999999999816" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="P38_RSVD_P38" x="-0.7" y="-265.59999999999815" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_OBSN_BA38" x="-0.7" y="-266.29999999999814" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_OBSP_BC38" x="-0.7" y="-266.9999999999981" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_REFCLKN_BD49" x="-0.7" y="-267.6999999999981" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_REFCLKP_BB49" x="-0.7" y="-268.3999999999981" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[0]_BE64" x="-0.7" y="-269.0999999999981" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[1]_BH64" x="-0.7" y="-269.7999999999981" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[10]_BG45" x="-0.7" y="-270.49999999999807" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[11]_BH42" x="-0.7" y="-271.19999999999806" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[12]_BG41" x="-0.7" y="-271.89999999999804" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[13]_BG38" x="-0.7" y="-272.59999999999803" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[14]_BF37" x="-0.7" y="-273.299999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[15]_BG34" x="-0.7" y="-273.999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[2]_BK62" x="-0.7" y="-274.699999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[3]_BH58" x="-0.7" y="-275.399999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[4]_BH57" x="-0.7" y="-276.099999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[5]_BF54" x="-0.7" y="-276.79999999999797" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[6]_BG53" x="-0.7" y="-277.49999999999795" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[7]_BG50" x="-0.7" y="-278.19999999999794" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[8]_BH49" x="-0.7" y="-278.89999999999793" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXN[9]_BF46" x="-0.7" y="-279.5999999999979" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[0]_BE63" x="-0.7" y="-280.2999999999979" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[1]_BJ63" x="-0.7" y="-280.9999999999979" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[10]_BF45" x="-0.7" y="-281.6999999999979" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[11]_BG42" x="-0.7" y="-282.3999999999979" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[12]_BE41" x="-0.7" y="-283.09999999999786" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[13]_BF38" x="-0.7" y="-283.79999999999785" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[14]_BD37" x="-0.7" y="-284.49999999999784" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[15]_BE34" x="-0.7" y="-285.19999999999783" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[2]_BJ62" x="-0.7" y="-285.8999999999978" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[3]_BG58" x="-0.7" y="-286.5999999999978" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[4]_BG57" x="-0.7" y="-287.2999999999978" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[5]_BD54" x="-0.7" y="-287.9999999999978" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[6]_BF53" x="-0.7" y="-288.6999999999978" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[7]_BE50" x="-0.7" y="-289.39999999999776" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[8]_BG49" x="-0.7" y="-290.09999999999775" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_RXP[9]_BD46" x="-0.7" y="-290.79999999999774" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[0]_BL61" x="-0.7" y="-291.4999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[1]_BM58" x="-0.7" y="-292.1999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[10]_BL46" x="-0.7" y="-292.8999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[11]_BL44" x="-0.7" y="-293.5999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[12]_BM43" x="-0.7" y="-294.2999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[13]_BN41" x="-0.7" y="-294.99999999999767" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[14]_BK40" x="-0.7" y="-295.69999999999766" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[15]_BL39" x="-0.7" y="-296.39999999999765" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[2]_BN57" x="-0.7" y="-297.09999999999764" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[3]_BN55" x="-0.7" y="-297.7999999999976" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[4]_BK54" x="-0.7" y="-298.4999999999976" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[5]_BL53" x="-0.7" y="-299.1999999999976" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[6]_BM52" x="-0.7" y="-299.8999999999976" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[7]_BL50" x="-0.7" y="-300.5999999999976" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[8]_BM49" x="-0.7" y="-301.29999999999757" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXN[9]_BL48" x="-0.7" y="-301.99999999999756" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[0]_BK60" x="-0.7" y="-302.69999999999754" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[1]_BL59" x="-0.7" y="-303.39999999999753" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[10]_BN46" x="-0.7" y="-304.0999999999975" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[11]_BN44" x="-0.7" y="-304.7999999999975" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[12]_BP43" x="-0.7" y="-305.4999999999975" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[13]_BL41" x="-0.7" y="-306.1999999999975" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[14]_BM40" x="-0.7" y="-306.8999999999975" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[15]_BN39" x="-0.7" y="-307.59999999999746" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[2]_BL57" x="-0.7" y="-308.29999999999745" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[3]_BL55" x="-0.7" y="-308.99999999999744" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[4]_BM54" x="-0.7" y="-309.69999999999743" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[5]_BN53" x="-0.7" y="-310.3999999999974" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[6]_BL52" x="-0.7" y="-311.0999999999974" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[7]_BN50" x="-0.7" y="-311.7999999999974" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[8]_BP49" x="-0.7" y="-312.4999999999974" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PCIE_TXP[9]_BN48" x="-0.7" y="-313.1999999999974" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PMU_PLTRST_B_AE62" x="-0.7" y="-313.89999999999736" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PMU_PWRBTN_B_AC49" x="-0.7" y="-314.59999999999735" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PMU_RESETBUTTON_B_AM58" x="-0.7" y="-315.29999999999734" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PMU_SLP_DDRVTT_B_AC52" x="-0.7" y="-315.9999999999973" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PMU_SLP_LAN_B_Y50" x="-0.7" y="-316.6999999999973" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PMU_SLP_S3_B_AF65" x="-0.7" y="-317.3999999999973" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PMU_SLP_S45_B_V64" x="-0.7" y="-318.0999999999973" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PMU_SUSCLK_AD58" x="-0.7" y="-318.7999999999973" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PMU_WAKE_B_AD66" x="-0.7" y="-319.49999999999727" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="PROCHOT_B_BB59" x="-0.7" y="-320.19999999999726" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="R37_RSVD_R37" x="-0.7" y="-320.89999999999725" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="RCOMP_CORE_LVT_AG46" x="-0.7" y="-321.59999999999724" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="RSMRST_B_AC47" x="-0.7" y="-322.2999999999972" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="RTEST_B_AD50" x="-0.7" y="-322.9999999999972" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_GP0_AT63" x="-0.7" y="-323.6999999999972" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_LEDN_AL49" x="-0.7" y="-324.3999999999972" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_OBSN_L52" x="-0.7" y="-325.0999999999972" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_OBSP_J52" x="-0.7" y="-325.79999999999717" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_REFCLKN_L54" x="-0.7" y="-326.49999999999716" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_REFCLKP_J54" x="-0.7" y="-327.19999999999715" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_RXN[0]_H63" x="-0.7" y="-327.89999999999714" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_RXN[1]_G64" x="-0.7" y="-328.5999999999971" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_RXN[2]_C62" x="-0.7" y="-329.2999999999971" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_RXN[3]_C60" x="-0.7" y="-329.9999999999971" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_RXP[0]_H62" x="-0.7" y="-330.6999999999971" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_RXP[1]_G62" x="-0.7" y="-331.3999999999971" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_RXP[2]_E62" x="-0.7" y="-332.09999999999707" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_RXP[3]_D60" x="-0.7" y="-332.79999999999706" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_TXN[0]_D57" x="-0.7" y="-333.49999999999704" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_TXN[1]_E57" x="-0.7" y="-334.19999999999703" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_TXN[2]_A54" x="-0.7" y="-334.899999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_TXN[3]_B53" x="-0.7" y="-335.599999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_TXP[0]_B57" x="-0.7" y="-336.299999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_TXP[1]_E58" x="-0.7" y="-336.999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_TXP[2]_C54" x="-0.7" y="-337.699999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA_TXP[3]_D53" x="-0.7" y="-338.39999999999696" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_GP0_AH51" x="-0.7" y="-339.09999999999695" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_LEDN_AH54" x="-0.7" y="-339.79999999999694" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_OBSN_R53" x="-0.7" y="-340.49999999999693" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_OBSP_R55" x="-0.7" y="-341.1999999999969" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_REFCLKN_L59" x="-0.7" y="-341.8999999999969" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_REFCLKP_L57" x="-0.7" y="-342.5999999999969" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_RXN[0]_M64" x="-0.7" y="-343.2999999999969" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_RXN[1]_L65" x="-0.7" y="-343.9999999999969" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_RXP[0]_M62" x="-0.7" y="-344.69999999999686" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_RXP[1]_L63" x="-0.7" y="-345.39999999999685" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_TXN[0]_T64" x="-0.7" y="-346.09999999999684" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_TXN[1]_R65" x="-0.7" y="-346.7999999999968" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_TXP[0]_R66" x="-0.7" y="-347.4999999999968" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SATA3_TXP[1]_R63" x="-0.7" y="-348.1999999999968" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SMB_CLK0_AN62" x="-0.7" y="-348.8999999999968" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SMB_CLK1_AR63" x="-0.7" y="-349.5999999999968" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SMB_CLK2_AR65" x="-0.7" y="-350.29999999999677" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SMB_DATA0_AP62" x="-0.7" y="-350.99999999999676" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SMB_DATA1_AN63" x="-0.7" y="-351.69999999999675" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SMB_DATA2_AN65" x="-0.7" y="-352.39999999999674" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SMBALRT_N0_AL58" x="-0.7" y="-353.0999999999967" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SPI_CLK_AF46" x="-0.7" y="-353.7999999999967" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SPI_CS0_B_Y65" x="-0.7" y="-354.4999999999967" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SPI_CS1_B_AC58" x="-0.7" y="-355.1999999999967" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SPI_MISO_AD59" x="-0.7" y="-355.8999999999967" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SPI_MOSI_AB62" x="-0.7" y="-356.59999999999667" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SRTCRST_B_AD49" x="-0.7" y="-357.29999999999666" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SUS_STAT_B_AB65" x="-0.7" y="-357.99999999999665" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SUSPWRDNACK_Y57" x="-0.7" y="-358.69999999999663" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SVID_ALERT_B_BC62" x="-0.7" y="-359.3999999999966" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SVID_CLK_BB60" x="-0.7" y="-360.0999999999966" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="SVID_DATA_AW53" x="-0.7" y="-360.7999999999966" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="TCK_AD65" x="-0.7" y="-361.4999999999966" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="TDI_AC56" x="-0.7" y="-362.1999999999966" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="TDO_AF63" x="-0.7" y="-362.89999999999657" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="THERMTRIP_N_AT56" x="-0.7" y="-363.59999999999656" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="TMS_AC53" x="-0.7" y="-364.29999999999654" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="TRST_B_AA46" x="-0.7" y="-364.99999999999653" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="UART1_RXD_AG50" x="-0.7" y="-365.6999999999965" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="UART1_TXD_AH50" x="-0.7" y="-366.3999999999965" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_DN[0]_BA46" x="-0.7" y="-367.0999999999965" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_DN[1]_BC45" x="-0.7" y="-367.7999999999965" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_DN[2]_BB42" x="-0.7" y="-368.4999999999965" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_DN[3]_BA41" x="-0.7" y="-369.19999999999646" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_DP[0]_AY46" x="-0.7" y="-369.89999999999645" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_DP[1]_BA45" x="-0.7" y="-370.59999999999644" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_DP[2]_BD42" x="-0.7" y="-371.29999999999643" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_DP[3]_BB41" x="-0.7" y="-371.9999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_OBSP_AR48" x="-0.7" y="-372.6999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_OC0_B_AD63" x="-0.7" y="-373.3999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_RCOMPI_AT46" x="-0.7" y="-374.0999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_RCOMPO_AT48" x="-0.7" y="-374.7999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_REFCLKN_BA50" x="-0.7" y="-375.49999999999636" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="USB_REFCLKP_BB50" x="-0.7" y="-376.19999999999635" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_GBE_1P0_T37" x="-0.7" y="-376.89999999999634" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_GBE_1P0_W38" x="-0.7" y="-377.5999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_GBE_1P0_V38" x="-0.7" y="-378.2999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_PCIE_1P0_AT36" x="-0.7" y="-378.9999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_PCIE_1P0_AT38" x="-0.7" y="-379.6999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_PCIE_1P0_AW36" x="-0.7" y="-380.3999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_PCIE_1P0_AW38" x="-0.7" y="-381.09999999999627" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_PCIE_1P0_AW39" x="-0.7" y="-381.79999999999626" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_PCIE_1P0_AU36" x="-0.7" y="-382.49999999999625" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_PCIE_1P0_AU38" x="-0.7" y="-383.19999999999624" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_PCIE_1P0_AU39" x="-0.7" y="-383.8999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_SATA_1P0_K41" x="-0.7" y="-384.5999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_SATA_1P0_L41" x="-0.7" y="-385.2999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_SATA_1P0_N41" x="-0.7" y="-385.9999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_SATA_1P0_P41" x="-0.7" y="-386.6999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_SATA3_1P0_L42" x="-0.7" y="-387.39999999999617" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_SATA3_1P0_N42" x="-0.7" y="-388.09999999999616" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCA_SATA3_1P0_P42" x="-0.7" y="-388.79999999999615" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCACKDDR_0_1P0_AT32" x="-0.7" y="-389.49999999999613" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCACKDDR_0_1P0_AU32" x="-0.7" y="-390.1999999999961" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCACKDDR_1_1P0_W28" x="-0.7" y="-390.8999999999961" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCACKDDR_1_1P0_V28" x="-0.7" y="-391.5999999999961" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_0_1P0_AT21" x="-0.7" y="-392.2999999999961" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_0_1P0_AT23" x="-0.7" y="-392.9999999999961" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_0_1P0_AT25" x="-0.7" y="-393.69999999999607" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_0_1P0_AT26" x="-0.7" y="-394.39999999999606" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_0_1P0_AT28" x="-0.7" y="-395.09999999999604" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_1_1P0_W21" x="-0.7" y="-395.79999999999603" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_1_1P0_W23" x="-0.7" y="-396.499999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_1_1P0_W25" x="-0.7" y="-397.199999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_1_1P0_W26" x="-0.7" y="-397.899999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADDR_1_1P0_AA21" x="-0.7" y="-398.599999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_0_1P0_AU21" x="-0.7" y="-399.299999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_0_1P0_AU23" x="-0.7" y="-399.99999999999596" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_0_1P0_AU25" x="-0.7" y="-400.69999999999595" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_0_1P0_AU26" x="-0.7" y="-401.39999999999594" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_0_1P0_AU28" x="-0.7" y="-402.09999999999593" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_1_1P0_V20" x="-0.7" y="-402.7999999999959" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_1_1P0_V21" x="-0.7" y="-403.4999999999959" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_1_1P0_V23" x="-0.7" y="-404.1999999999959" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_1_1P0_V25" x="-0.7" y="-404.8999999999959" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCADLLDDR_1_1P0_V26" x="-0.7" y="-405.5999999999959" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAPLL_GBE_1P0_W41" x="-0.7" y="-406.29999999999586" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAPLL_GBE_1P0_V41" x="-0.7" y="-406.99999999999585" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAPLL_PCIE_1P0_AY37" x="-0.7" y="-407.69999999999584" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAPLL_PCIE_1P0_BA37" x="-0.7" y="-408.3999999999958" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAPLL_SATA_1P0_R46" x="-0.7" y="-409.0999999999958" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAPLL_SATA_1P0_T45" x="-0.7" y="-409.7999999999958" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAPLL_SATA3_1P0_R44" x="-0.7" y="-410.4999999999958" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAPLL_SATA3_1P0_T44" x="-0.7" y="-411.1999999999958" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAREF_GBE_HVGEN_T39" x="-0.7" y="-411.89999999999577" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAREF_GBE_HVGEN_V39" x="-0.7" y="-412.59999999999576" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAREF_PCIE_HVGEN_AT39" x="-0.7" y="-413.29999999999575" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAREF_SATA_HVGEN_V46" x="-0.7" y="-413.99999999999574" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAREF_SATA_HVGEN_W44" x="-0.7" y="-414.6999999999957" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAREF_SATA_HVGEN_W46" x="-0.7" y="-415.3999999999957" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCAUSB_1P0_AT42" x="-0.7" y="-416.0999999999957" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCLKDDR_0_1P5_AT29" x="-0.7" y="-416.7999999999957" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCLKDDR_0_1P5_AU29" x="-0.7" y="-417.4999999999957" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCLKDDR_1_1P5_W29" x="-0.7" y="-418.19999999999567" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCLKDDR_1_1P5_V29" x="-0.7" y="-418.89999999999566" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCORE6VIDSI0GT_1P03_AL32" x="-0.7" y="-419.59999999999565" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCORE7VIDSI0GT_1P03_AJ29" x="-0.7" y="-420.29999999999563" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AE01" x="-0.7" y="-420.9999999999956" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AE05" x="-0.7" y="-421.6999999999956" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AF04" x="-0.7" y="-422.3999999999956" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AF20" x="-0.7" y="-423.0999999999956" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AF21" x="-0.7" y="-423.7999999999956" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AD21" x="-0.7" y="-424.49999999999557" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AF23" x="-0.7" y="-425.19999999999555" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AD23" x="-0.7" y="-425.89999999999554" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AF25" x="-0.7" y="-426.59999999999553" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AD25" x="-0.7" y="-427.2999999999955" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AF26" x="-0.7" y="-427.9999999999955" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AD26" x="-0.7" y="-428.6999999999955" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AG07" x="-0.7" y="-429.3999999999955" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AG08" x="-0.7" y="-430.0999999999955" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH10" x="-0.7" y="-430.79999999999546" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AK20" x="-0.7" y="-431.49999999999545" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AG11" x="-0.7" y="-432.19999999999544" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH13" x="-0.7" y="-432.89999999999543" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AG13" x="-0.7" y="-433.5999999999954" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH14" x="-0.7" y="-434.2999999999954" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AG14" x="-0.7" y="-434.9999999999954" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH16" x="-0.7" y="-435.6999999999954" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AG17" x="-0.7" y="-436.3999999999954" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH19" x="-0.7" y="-437.09999999999536" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AG19" x="-0.7" y="-437.79999999999535" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AG21" x="-0.7" y="-438.49999999999534" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AJ02" x="-0.7" y="-439.1999999999953" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AJ04" x="-0.7" y="-439.8999999999953" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AL21" x="-0.7" y="-440.5999999999953" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AJ05" x="-0.7" y="-441.2999999999953" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AL23" x="-0.7" y="-441.9999999999953" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AJ21" x="-0.7" y="-442.69999999999527" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AL25" x="-0.7" y="-443.39999999999526" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AJ23" x="-0.7" y="-444.09999999999525" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AL26" x="-0.7" y="-444.79999999999524" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AJ25" x="-0.7" y="-445.4999999999952" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AJ26" x="-0.7" y="-446.1999999999952" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH01" x="-0.7" y="-446.8999999999952" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH03" x="-0.7" y="-447.5999999999952" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH04" x="-0.7" y="-448.2999999999952" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH07" x="-0.7" y="-448.99999999999517" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_AH08" x="-0.7" y="-449.69999999999516" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCCPUVIDSI0_1P03_SENSE_AE03" x="-0.7" y="-450.39999999999515" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_AY19" x="-0.7" y="-451.09999999999513" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_AY21" x="-0.7" y="-451.7999999999951" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_AY23" x="-0.7" y="-452.4999999999951" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BD17" x="-0.7" y="-453.1999999999951" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BD21" x="-0.7" y="-453.8999999999951" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BF13" x="-0.7" y="-454.5999999999951" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BD25" x="-0.7" y="-455.29999999999507" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BF23" x="-0.7" y="-455.99999999999505" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BC07" x="-0.7" y="-456.69999999999504" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BG09" x="-0.7" y="-457.39999999999503" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BC10" x="-0.7" y="-458.099999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BC13" x="-0.7" y="-458.799999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BG15" x="-0.7" y="-459.499999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BC15" x="-0.7" y="-460.199999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BE19" x="-0.7" y="-460.899999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BE26" x="-0.7" y="-461.59999999999496" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BK13" x="-0.7" y="-462.29999999999495" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BH17" x="-0.7" y="-462.99999999999494" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BJ04" x="-0.7" y="-463.69999999999493" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BM09" x="-0.7" y="-464.3999999999949" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BL07" x="-0.7" y="-465.0999999999949" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BK06" x="-0.7" y="-465.7999999999949" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BK09" x="-0.7" y="-466.4999999999949" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_0_1P5_BK12" x="-0.7" y="-467.1999999999949" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_E07" x="-0.7" y="-467.89999999999486" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_E09" x="-0.7" y="-468.59999999999485" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_H13" x="-0.7" y="-469.29999999999484" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_H14" x="-0.7" y="-469.9999999999948" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_K10" x="-0.7" y="-470.6999999999948" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_K17" x="-0.7" y="-471.3999999999948" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_K18" x="-0.7" y="-472.0999999999948" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_K25" x="-0.7" y="-472.7999999999948" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_K26" x="-0.7" y="-473.49999999999477" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_G05" x="-0.7" y="-474.19999999999476" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_G07" x="-0.7" y="-474.89999999999475" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_L05" x="-0.7" y="-475.59999999999474" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_L21" x="-0.7" y="-476.2999999999947" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_J05" x="-0.7" y="-476.9999999999947" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_L22" x="-0.7" y="-477.6999999999947" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_N13" x="-0.7" y="-478.3999999999947" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_N14" x="-0.7" y="-479.0999999999947" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_R21" x="-0.7" y="-479.79999999999467" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_R22" x="-0.7" y="-480.49999999999466" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_M03" x="-0.7" y="-481.19999999999465" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_P17" x="-0.7" y="-481.89999999999463" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_P18" x="-0.7" y="-482.5999999999946" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_P25" x="-0.7" y="-483.2999999999946" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDDR_1_1P5_P26" x="-0.7" y="-483.9999999999946" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSI0_1P03_AF38" x="-0.7" y="-484.6999999999946" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSI0_1P03_AD38" x="-0.7" y="-485.3999999999946" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSI0_1P03_AG38" x="-0.7" y="-486.09999999999457" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSI0_1P03_AJ38" x="-0.7" y="-486.79999999999455" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSUS_1P03_AA38" x="-0.7" y="-487.49999999999454" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSUS_1P03_AA39" x="-0.7" y="-488.19999999999453" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSUS_1P03_AA41" x="-0.7" y="-488.8999999999945" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSUS_1P03_AC38" x="-0.7" y="-489.5999999999945" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSUS_1P03_AC39" x="-0.7" y="-490.2999999999945" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDIGXXXSUS_1P03_AC41" x="-0.7" y="-490.9999999999945" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDUSB_1P0_AW41" x="-0.7" y="-491.6999999999945" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDUSB_1P0_AU41" x="-0.7" y="-492.39999999999446" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCDUSBSUS_1P0_AT41" x="-0.7" y="-493.09999999999445" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCFHVCPUSI0_MOD0_1P03_AD28" x="-0.7" y="-493.79999999999444" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCFHVCPUSI0_MOD1_1P03_AL28" x="-0.7" y="-494.49999999999443" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCFHVCPUSI0_MOD2_1P03_AD29" x="-0.7" y="-495.1999999999944" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCFHVCPUSI0_MOD3_1P03_AL31" x="-0.7" y="-495.8999999999944" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCFHVSOCSI0_1P03_AC42" x="-0.7" y="-496.5999999999944" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCFHVSOCSI0_1P03_AC44" x="-0.7" y="-497.2999999999944" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCPADXXXSI0_1P8_AL41" x="-0.7" y="-497.9999999999944" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCPADXXXSI0_1P8_AJ41" x="-0.7" y="-498.69999999999436" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCPADXXXSI0_3P3_AJ42" x="-0.7" y="-499.39999999999435" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCPADXXXSUS_1P8_AF41" x="-0.7" y="-500.09999999999434" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCPADXXXSUS_1P8_AF42" x="-0.7" y="-500.7999999999943" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCPADXXXSUS_3P3_AD42" x="-0.7" y="-501.4999999999943" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCPADXXXSUS_3P3_AD44" x="-0.7" y="-502.1999999999943" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCPLLDDR_0_1P0_AU31" x="-0.7" y="-502.8999999999943" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCPLLDDR_1_1P0_W31" x="-0.7" y="-503.5999999999943" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRAMCPUSI0GT_MOD3_1P03_AJ31" x="-0.7" y="-504.29999999999427" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRAMCPUSI1_1P03_AF29" x="-0.7" y="-504.99999999999426" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRAMCPUSI1_1P03_AF31" x="-0.7" y="-505.69999999999425" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRAMCPUSI1_1P03_AD31" x="-0.7" y="-506.39999999999424" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRAMCPUSI1_1P03_AD32" x="-0.7" y="-507.0999999999942" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRAMCPUSI1_1P03_AG29" x="-0.7" y="-507.7999999999942" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRAMCPUSI1_1P03_AG31" x="-0.7" y="-508.4999999999942" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRAMCPUSI1_1P03_AG32" x="-0.7" y="-509.1999999999942" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRAMCPUSI1_1P03_SENSE_AF32" x="-0.7" y="-509.8999999999942" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCRTC_3P3_AG42" x="-0.7" y="-510.59999999999417" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCSFRPLLDDR_0_1P5_AT31" x="-0.7" y="-511.29999999999416" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCSFRPLLDDR_1_1P5_V31" x="-0.7" y="-511.99999999999415" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCSFRXXXSI0_1P35_W34" x="-0.7" y="-512.6999999999941" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCSFRXXXSI0_1P35_AA32" x="-0.7" y="-513.3999999999942" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCSFRXXXSI0_1P35_V34" x="-0.7" y="-514.0999999999942" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCSFRXXXSI0_1P35_AA34" x="-0.7" y="-514.7999999999943" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCUSBSUS_1P8_AU46" x="-0.7" y="-515.4999999999943" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCUSBSUS_1P8_AU47" x="-0.7" y="-516.1999999999944" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCUSBSUS_3P3_AW42" x="-0.7" y="-516.8999999999944" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VCCUSBSUS_3P3_AU42" x="-0.7" y="-517.5999999999945" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AF36" x="-0.7" y="-518.2999999999945" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AD36" x="-0.7" y="-518.9999999999945" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AF39" x="-0.7" y="-519.6999999999946" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AD39" x="-0.7" y="-520.3999999999946" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AG36" x="-0.7" y="-521.0999999999947" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AG39" x="-0.7" y="-521.7999999999947" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AL36" x="-0.7" y="-522.4999999999948" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AL39" x="-0.7" y="-523.1999999999948" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AJ36" x="-0.7" y="-523.8999999999949" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AJ39" x="-0.7" y="-524.5999999999949" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM25" x="-0.7" y="-525.299999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM26" x="-0.7" y="-525.999999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM28" x="-0.7" y="-526.699999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM29" x="-0.7" y="-527.3999999999951" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM31" x="-0.7" y="-528.0999999999951" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM32" x="-0.7" y="-528.7999999999952" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM34" x="-0.7" y="-529.4999999999952" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM36" x="-0.7" y="-530.1999999999953" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM38" x="-0.7" y="-530.8999999999953" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM39" x="-0.7" y="-531.5999999999954" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM41" x="-0.7" y="-532.2999999999954" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VNN_AM42" x="-0.7" y="-532.9999999999955" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A05" x="-0.7" y="-533.6999999999955" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_D26" x="-0.7" y="-534.3999999999955" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A09" x="-0.7" y="-535.0999999999956" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A12" x="-0.7" y="-535.7999999999956" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_B55" x="-0.7" y="-536.4999999999957" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_D33" x="-0.7" y="-537.1999999999957" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A15" x="-0.7" y="-537.8999999999958" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A18" x="-0.7" y="-538.5999999999958" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C03" x="-0.7" y="-539.2999999999959" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A24" x="-0.7" y="-539.9999999999959" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C06" x="-0.7" y="-540.699999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_D41" x="-0.7" y="-541.399999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_D42" x="-0.7" y="-542.099999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A30" x="-0.7" y="-542.7999999999961" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A33" x="-0.7" y="-543.4999999999961" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C18" x="-0.7" y="-544.1999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_D51" x="-0.7" y="-544.8999999999962" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A45" x="-0.7" y="-545.5999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A48" x="-0.7" y="-546.2999999999963" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_D55" x="-0.7" y="-546.9999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A51" x="-0.7" y="-547.6999999999964" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C33" x="-0.7" y="-548.3999999999965" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_D59" x="-0.7" y="-549.0999999999965" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A57" x="-0.7" y="-549.7999999999965" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A59" x="-0.7" y="-550.4999999999966" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E01" x="-0.7" y="-551.1999999999966" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A61" x="-0.7" y="-551.8999999999967" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C45" x="-0.7" y="-552.5999999999967" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E03" x="-0.7" y="-553.2999999999968" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A62" x="-0.7" y="-553.9999999999968" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C49" x="-0.7" y="-554.6999999999969" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A64" x="-0.7" y="-555.3999999999969" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C51" x="-0.7" y="-556.099999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_A66" x="-0.7" y="-556.799999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_B10" x="-0.7" y="-557.499999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C58" x="-0.7" y="-558.1999999999971" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E10" x="-0.7" y="-558.8999999999971" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E13" x="-0.7" y="-559.5999999999972" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C64" x="-0.7" y="-560.2999999999972" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E14" x="-0.7" y="-560.9999999999973" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_C66" x="-0.7" y="-561.6999999999973" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E16" x="-0.7" y="-562.3999999999974" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_D06" x="-0.7" y="-563.0999999999974" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E18" x="-0.7" y="-563.7999999999975" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E19" x="-0.7" y="-564.4999999999975" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_B26" x="-0.7" y="-565.1999999999975" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_D10" x="-0.7" y="-565.8999999999976" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E21" x="-0.7" y="-566.5999999999976" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E22" x="-0.7" y="-567.2999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E23" x="-0.7" y="-567.9999999999977" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E25" x="-0.7" y="-568.6999999999978" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E27" x="-0.7" y="-569.3999999999978" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E28" x="-0.7" y="-570.0999999999979" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E30" x="-0.7" y="-570.7999999999979" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_B41" x="-0.7" y="-571.499999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E31" x="-0.7" y="-572.199999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E34" x="-0.7" y="-572.899999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E36" x="-0.7" y="-573.5999999999981" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_G56" x="-0.7" y="-574.2999999999981" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_J29" x="-0.7" y="-574.9999999999982" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E37" x="-0.7" y="-575.6999999999982" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_G59" x="-0.7" y="-576.3999999999983" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E39" x="-0.7" y="-577.0999999999983" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E40" x="-0.7" y="-577.7999999999984" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E41" x="-0.7" y="-578.4999999999984" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H01" x="-0.7" y="-579.1999999999985" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E43" x="-0.7" y="-579.8999999999985" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E45" x="-0.7" y="-580.5999999999985" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E46" x="-0.7" y="-581.2999999999986" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E48" x="-0.7" y="-581.9999999999986" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_J63" x="-0.7" y="-582.6999999999987" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E49" x="-0.7" y="-583.3999999999987" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_J64" x="-0.7" y="-584.0999999999988" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E50" x="-0.7" y="-584.7999999999988" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_J66" x="-0.7" y="-585.4999999999989" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E52" x="-0.7" y="-586.1999999999989" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_K01" x="-0.7" y="-586.899999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E54" x="-0.7" y="-587.599999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E55" x="-0.7" y="-588.299999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E59" x="-0.7" y="-588.9999999999991" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E61" x="-0.7" y="-589.6999999999991" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E64" x="-0.7" y="-590.3999999999992" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H34" x="-0.7" y="-591.0999999999992" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_K32" x="-0.7" y="-591.7999999999993" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_E66" x="-0.7" y="-592.4999999999993" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H37" x="-0.7" y="-593.1999999999994" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_K34" x="-0.7" y="-593.8999999999994" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_F01" x="-0.7" y="-594.5999999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H38" x="-0.7" y="-595.2999999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_F04" x="-0.7" y="-595.9999999999995" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H41" x="-0.7" y="-596.6999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_K42" x="-0.7" y="-597.3999999999996" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_F05" x="-0.7" y="-598.0999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_F63" x="-0.7" y="-598.7999999999997" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H44" x="-0.7" y="-599.4999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_K50" x="-0.7" y="-600.1999999999998" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_F66" x="-0.7" y="-600.8999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H46" x="-0.7" y="-601.5999999999999" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_K62" x="-0.7" y="-602.3" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H52" x="-0.7" y="-603" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H54" x="-0.7" y="-603.7" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H56" x="-0.7" y="-604.4000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H58" x="-0.7" y="-605.1000000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H59" x="-0.7" y="-605.8000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_G32" x="-0.7" y="-606.5000000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_H66" x="-0.7" y="-607.2000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_G34" x="-0.7" y="-607.9000000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_G41" x="-0.7" y="-608.6000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_G48" x="-0.7" y="-609.3000000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_L30" x="-0.7" y="-610.0000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_L34" x="-0.7" y="-610.7000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_N10" x="-0.7" y="-611.4000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_R12" x="-0.7" y="-612.1000000000006" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_R30" x="-0.7" y="-612.8000000000006" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_L48" x="-0.7" y="-613.5000000000007" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_L50" x="-0.7" y="-614.2000000000007" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_R38" x="-0.7" y="-614.9000000000008" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_N34" x="-0.7" y="-615.6000000000008" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_R52" x="-0.7" y="-616.3000000000009" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_N48" x="-0.7" y="-617.0000000000009" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_L60" x="-0.7" y="-617.700000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_N50" x="-0.7" y="-618.400000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_N62" x="-0.7" y="-619.100000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_R56" x="-0.7" y="-619.8000000000011" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_N63" x="-0.7" y="-620.5000000000011" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_N65" x="-0.7" y="-621.2000000000012" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M05" x="-0.7" y="-621.9000000000012" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_R62" x="-0.7" y="-622.6000000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M37" x="-0.7" y="-623.3000000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M38" x="-0.7" y="-624.0000000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_P29" x="-0.7" y="-624.7000000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T05" x="-0.7" y="-625.4000000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M44" x="-0.7" y="-626.1000000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M46" x="-0.7" y="-626.8000000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_P32" x="-0.7" y="-627.5000000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T18" x="-0.7" y="-628.2000000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M52" x="-0.7" y="-628.9000000000017" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_P34" x="-0.7" y="-629.6000000000017" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T20" x="-0.7" y="-630.3000000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M54" x="-0.7" y="-631.0000000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_P37" x="-0.7" y="-631.7000000000019" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T21" x="-0.7" y="-632.4000000000019" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M56" x="-0.7" y="-633.100000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T23" x="-0.7" y="-633.800000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M57" x="-0.7" y="-634.500000000002" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M59" x="-0.7" y="-635.2000000000021" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M60" x="-0.7" y="-635.9000000000021" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_P44" x="-0.7" y="-636.6000000000022" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T28" x="-0.7" y="-637.3000000000022" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T29" x="-0.7" y="-638.0000000000023" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T31" x="-0.7" y="-638.7000000000023" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_M66" x="-0.7" y="-639.4000000000024" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_N01" x="-0.7" y="-640.1000000000024" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_R02" x="-0.7" y="-640.8000000000025" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T34" x="-0.7" y="-641.5000000000025" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_R04" x="-0.7" y="-642.2000000000025" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T36" x="-0.7" y="-642.9000000000026" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_R05" x="-0.7" y="-643.6000000000026" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_N05" x="-0.7" y="-644.3000000000027" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T41" x="-0.7" y="-645.0000000000027" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_V42" x="-0.7" y="-645.7000000000028" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T42" x="-0.7" y="-646.4000000000028" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_V44" x="-0.7" y="-647.1000000000029" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W62" x="-0.7" y="-647.8000000000029" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T47" x="-0.7" y="-648.500000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_Y05" x="-0.7" y="-649.200000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T52" x="-0.7" y="-649.900000000003" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_Y08" x="-0.7" y="-650.6000000000031" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W04" x="-0.7" y="-651.3000000000031" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T56" x="-0.7" y="-652.0000000000032" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_Y13" x="-0.7" y="-652.7000000000032" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W11" x="-0.7" y="-653.4000000000033" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_T62" x="-0.7" y="-654.1000000000033" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_Y17" x="-0.7" y="-654.8000000000034" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_Y19" x="-0.7" y="-655.5000000000034" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W16" x="-0.7" y="-656.2000000000035" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_Y48" x="-0.7" y="-656.9000000000035" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W17" x="-0.7" y="-657.6000000000035" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W19" x="-0.7" y="-658.3000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_Y51" x="-0.7" y="-659.0000000000036" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_U09" x="-0.7" y="-659.7000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_Y56" x="-0.7" y="-660.4000000000037" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_U14" x="-0.7" y="-661.1000000000038" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_U62" x="-0.7" y="-661.8000000000038" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_Y60" x="-0.7" y="-662.5000000000039" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_U63" x="-0.7" y="-663.2000000000039" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_U65" x="-0.7" y="-663.900000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W32" x="-0.7" y="-664.600000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_V05" x="-0.7" y="-665.300000000004" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA03" x="-0.7" y="-666.0000000000041" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W36" x="-0.7" y="-666.7000000000041" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA05" x="-0.7" y="-667.4000000000042" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W39" x="-0.7" y="-668.1000000000042" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA23" x="-0.7" y="-668.8000000000043" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA25" x="-0.7" y="-669.5000000000043" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W42" x="-0.7" y="-670.2000000000044" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA26" x="-0.7" y="-670.9000000000044" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA28" x="-0.7" y="-671.6000000000045" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA29" x="-0.7" y="-672.3000000000045" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W48" x="-0.7" y="-673.0000000000045" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA31" x="-0.7" y="-673.7000000000046" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_V32" x="-0.7" y="-674.4000000000046" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_V36" x="-0.7" y="-675.1000000000047" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W53" x="-0.7" y="-675.8000000000047" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA36" x="-0.7" y="-676.5000000000048" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_W57" x="-0.7" y="-677.2000000000048" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA42" x="-0.7" y="-677.9000000000049" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA44" x="-0.7" y="-678.6000000000049" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC50" x="-0.7" y="-679.300000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD56" x="-0.7" y="-680.000000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA62" x="-0.7" y="-680.700000000005" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC55" x="-0.7" y="-681.4000000000051" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA64" x="-0.7" y="-682.1000000000051" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD62" x="-0.7" y="-682.8000000000052" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AA66" x="-0.7" y="-683.5000000000052" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AB01" x="-0.7" y="-684.2000000000053" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC59" x="-0.7" y="-684.9000000000053" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD02" x="-0.7" y="-685.6000000000054" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD04" x="-0.7" y="-686.3000000000054" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AB05" x="-0.7" y="-687.0000000000055" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD05" x="-0.7" y="-687.7000000000055" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AB20" x="-0.7" y="-688.4000000000055" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD09" x="-0.7" y="-689.1000000000056" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AE47" x="-0.7" y="-689.8000000000056" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD14" x="-0.7" y="-690.5000000000057" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AE64" x="-0.7" y="-691.2000000000057" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD17" x="-0.7" y="-691.9000000000058" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC12" x="-0.7" y="-692.6000000000058" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD18" x="-0.7" y="-693.3000000000059" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD20" x="-0.7" y="-694.0000000000059" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC18" x="-0.7" y="-694.700000000006" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC20" x="-0.7" y="-695.400000000006" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AF28" x="-0.7" y="-696.100000000006" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC21" x="-0.7" y="-696.8000000000061" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC23" x="-0.7" y="-697.5000000000061" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC28" x="-0.7" y="-698.2000000000062" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC29" x="-0.7" y="-698.9000000000062" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD34" x="-0.7" y="-699.6000000000063" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC31" x="-0.7" y="-700.3000000000063" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC32" x="-0.7" y="-701.0000000000064" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC34" x="-0.7" y="-701.7000000000064" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC36" x="-0.7" y="-702.4000000000065" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD41" x="-0.7" y="-703.1000000000065" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AF44" x="-0.7" y="-703.8000000000065" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD46" x="-0.7" y="-704.5000000000066" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AF62" x="-0.7" y="-705.2000000000066" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD47" x="-0.7" y="-705.9000000000067" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AC46" x="-0.7" y="-706.6000000000067" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG05" x="-0.7" y="-707.3000000000068" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AD52" x="-0.7" y="-708.0000000000068" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AK05" x="-0.7" y="-708.7000000000069" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG10" x="-0.7" y="-709.4000000000069" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AH11" x="-0.7" y="-710.100000000007" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AK62" x="-0.7" y="-710.800000000007" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AK64" x="-0.7" y="-711.500000000007" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AK66" x="-0.7" y="-712.2000000000071" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG16" x="-0.7" y="-712.9000000000071" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AH17" x="-0.7" y="-713.6000000000072" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL01" x="-0.7" y="-714.3000000000072" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL05" x="-0.7" y="-715.0000000000073" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG23" x="-0.7" y="-715.7000000000073" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG25" x="-0.7" y="-716.4000000000074" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AH53" x="-0.7" y="-717.1000000000074" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL09" x="-0.7" y="-717.8000000000075" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG26" x="-0.7" y="-718.5000000000075" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG28" x="-0.7" y="-719.2000000000075" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AH57" x="-0.7" y="-719.9000000000076" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL14" x="-0.7" y="-720.6000000000076" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL17" x="-0.7" y="-721.3000000000077" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG34" x="-0.7" y="-722.0000000000077" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AH62" x="-0.7" y="-722.7000000000078" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL18" x="-0.7" y="-723.4000000000078" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL20" x="-0.7" y="-724.1000000000079" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG41" x="-0.7" y="-724.8000000000079" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG44" x="-0.7" y="-725.500000000008" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG48" x="-0.7" y="-726.200000000008" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AJ28" x="-0.7" y="-726.900000000008" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL29" x="-0.7" y="-727.6000000000081" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG53" x="-0.7" y="-728.3000000000081" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AJ32" x="-0.7" y="-729.0000000000082" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL38" x="-0.7" y="-729.7000000000082" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL42" x="-0.7" y="-730.4000000000083" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL44" x="-0.7" y="-731.1000000000083" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL50" x="-0.7" y="-731.8000000000084" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL55" x="-0.7" y="-732.5000000000084" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG57" x="-0.7" y="-733.2000000000085" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG63" x="-0.7" y="-733.9000000000085" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG64" x="-0.7" y="-734.6000000000085" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AG66" x="-0.7" y="-735.3000000000086" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AJ44" x="-0.7" y="-736.0000000000086" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AJ46" x="-0.7" y="-736.7000000000087" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AJ47" x="-0.7" y="-737.4000000000087" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AK03" x="-0.7" y="-738.1000000000088" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AR50" x="-0.7" y="-738.8000000000088" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AN05" x="-0.7" y="-739.5000000000089" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AL59" x="-0.7" y="-740.2000000000089" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AN47" x="-0.7" y="-740.900000000009" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AR56" x="-0.7" y="-741.600000000009" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AN66" x="-0.7" y="-742.300000000009" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AR60" x="-0.7" y="-743.0000000000091" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AR62" x="-0.7" y="-743.7000000000091" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM12" x="-0.7" y="-744.4000000000092" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP05" x="-0.7" y="-745.1000000000092" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT05" x="-0.7" y="-745.8000000000093" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP23" x="-0.7" y="-746.5000000000093" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM18" x="-0.7" y="-747.2000000000094" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP25" x="-0.7" y="-747.9000000000094" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM20" x="-0.7" y="-748.6000000000095" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP26" x="-0.7" y="-749.3000000000095" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM21" x="-0.7" y="-750.0000000000095" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP28" x="-0.7" y="-750.7000000000096" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT11" x="-0.7" y="-751.4000000000096" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM23" x="-0.7" y="-752.1000000000097" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP29" x="-0.7" y="-752.8000000000097" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP31" x="-0.7" y="-753.5000000000098" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP32" x="-0.7" y="-754.2000000000098" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT16" x="-0.7" y="-754.9000000000099" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP34" x="-0.7" y="-755.6000000000099" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT17" x="-0.7" y="-756.30000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP36" x="-0.7" y="-757.00000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT19" x="-0.7" y="-757.70000000001" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP38" x="-0.7" y="-758.4000000000101" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP39" x="-0.7" y="-759.1000000000101" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP41" x="-0.7" y="-759.8000000000102" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP42" x="-0.7" y="-760.5000000000102" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP44" x="-0.7" y="-761.2000000000103" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP46" x="-0.7" y="-761.9000000000103" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AP64" x="-0.7" y="-762.6000000000104" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM44" x="-0.7" y="-763.3000000000104" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM46" x="-0.7" y="-764.0000000000105" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AR08" x="-0.7" y="-764.7000000000105" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM50" x="-0.7" y="-765.4000000000106" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AR13" x="-0.7" y="-766.1000000000106" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT44" x="-0.7" y="-766.8000000000106" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM55" x="-0.7" y="-767.5000000000107" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AR17" x="-0.7" y="-768.2000000000107" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AM59" x="-0.7" y="-768.9000000000108" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AR19" x="-0.7" y="-769.6000000000108" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT53" x="-0.7" y="-770.3000000000109" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT57" x="-0.7" y="-771.0000000000109" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW19" x="-0.7" y="-771.700000000011" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW23" x="-0.7" y="-772.400000000011" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT64" x="-0.7" y="-773.100000000011" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW25" x="-0.7" y="-773.8000000000111" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AT66" x="-0.7" y="-774.5000000000111" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW26" x="-0.7" y="-775.2000000000112" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AY38" x="-0.7" y="-775.9000000000112" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW28" x="-0.7" y="-776.6000000000113" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AY45" x="-0.7" y="-777.3000000000113" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW30" x="-0.7" y="-778.0000000000114" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AU04" x="-0.7" y="-778.7000000000114" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW31" x="-0.7" y="-779.4000000000115" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AY52" x="-0.7" y="-780.1000000000115" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW32" x="-0.7" y="-780.8000000000116" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW34" x="-0.7" y="-781.5000000000116" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AY55" x="-0.7" y="-782.2000000000116" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AY62" x="-0.7" y="-782.9000000000117" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW46" x="-0.7" y="-783.6000000000117" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BA17" x="-0.7" y="-784.3000000000118" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW47" x="-0.7" y="-785.0000000000118" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW49" x="-0.7" y="-785.7000000000119" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW50" x="-0.7" y="-786.4000000000119" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW52" x="-0.7" y="-787.100000000012" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BA29" x="-0.7" y="-787.800000000012" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW55" x="-0.7" y="-788.500000000012" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BA34" x="-0.7" y="-789.2000000000121" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AU62" x="-0.7" y="-789.9000000000121" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW59" x="-0.7" y="-790.6000000000122" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AV02" x="-0.7" y="-791.3000000000122" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AV04" x="-0.7" y="-792.0000000000123" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AV05" x="-0.7" y="-792.7000000000123" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BA42" x="-0.7" y="-793.4000000000124" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BA49" x="-0.7" y="-794.1000000000124" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW05" x="-0.7" y="-794.8000000000125" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AY05" x="-0.7" y="-795.5000000000125" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW09" x="-0.7" y="-796.2000000000126" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB05" x="-0.7" y="-796.9000000000126" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AY12" x="-0.7" y="-797.6000000000126" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB17" x="-0.7" y="-798.3000000000127" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_AW14" x="-0.7" y="-799.0000000000127" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BE66" x="-0.7" y="-799.7000000000128" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BF01" x="-0.7" y="-800.4000000000128" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB34" x="-0.7" y="-801.1000000000129" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BF03" x="-0.7" y="-801.8000000000129" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BF04" x="-0.7" y="-802.500000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB53" x="-0.7" y="-803.200000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB54" x="-0.7" y="-803.900000000013" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BF29" x="-0.7" y="-804.6000000000131" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB56" x="-0.7" y="-805.3000000000131" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB57" x="-0.7" y="-806.0000000000132" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD32" x="-0.7" y="-806.7000000000132" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD34" x="-0.7" y="-807.4000000000133" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB62" x="-0.7" y="-808.1000000000133" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD38" x="-0.7" y="-808.8000000000134" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD41" x="-0.7" y="-809.5000000000134" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB65" x="-0.7" y="-810.2000000000135" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BB66" x="-0.7" y="-810.9000000000135" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD45" x="-0.7" y="-811.6000000000136" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BF62" x="-0.7" y="-812.3000000000136" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BG01" x="-0.7" y="-813.0000000000136" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BC05" x="-0.7" y="-813.7000000000137" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD50" x="-0.7" y="-814.4000000000137" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD53" x="-0.7" y="-815.1000000000138" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD59" x="-0.7" y="-815.8000000000138" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD60" x="-0.7" y="-816.5000000000139" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD62" x="-0.7" y="-817.2000000000139" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD63" x="-0.7" y="-817.900000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BD65" x="-0.7" y="-818.600000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BE05" x="-0.7" y="-819.300000000014" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BC30" x="-0.7" y="-820.0000000000141" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BC37" x="-0.7" y="-820.7000000000141" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BE32" x="-0.7" y="-821.4000000000142" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BC46" x="-0.7" y="-822.1000000000142" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BG32" x="-0.7" y="-822.8000000000143" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BE42" x="-0.7" y="-823.5000000000143" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BG37" x="-0.7" y="-824.2000000000144" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BE49" x="-0.7" y="-824.9000000000144" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BE57" x="-0.7" y="-825.6000000000145" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BG46" x="-0.7" y="-826.3000000000145" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK15" x="-0.7" y="-827.0000000000146" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BL19" x="-0.7" y="-827.7000000000146" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK17" x="-0.7" y="-828.4000000000146" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK18" x="-0.7" y="-829.1000000000147" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BG54" x="-0.7" y="-829.8000000000147" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK19" x="-0.7" y="-830.5000000000148" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BL25" x="-0.7" y="-831.2000000000148" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK21" x="-0.7" y="-831.9000000000149" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK22" x="-0.7" y="-832.6000000000149" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BG63" x="-0.7" y="-833.300000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK24" x="-0.7" y="-834.000000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BL30" x="-0.7" y="-834.700000000015" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BG66" x="-0.7" y="-835.4000000000151" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK26" x="-0.7" y="-836.1000000000151" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK27" x="-0.7" y="-836.8000000000152" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BL34" x="-0.7" y="-837.5000000000152" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK28" x="-0.7" y="-838.2000000000153" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK30" x="-0.7" y="-838.9000000000153" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BL37" x="-0.7" y="-839.6000000000154" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK31" x="-0.7" y="-840.3000000000154" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BL43" x="-0.7" y="-841.0000000000155" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK36" x="-0.7" y="-841.7000000000155" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK37" x="-0.7" y="-842.4000000000156" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BH32" x="-0.7" y="-843.1000000000156" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK39" x="-0.7" y="-843.8000000000156" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BH34" x="-0.7" y="-844.5000000000157" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BH41" x="-0.7" y="-845.2000000000157" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK42" x="-0.7" y="-845.9000000000158" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK44" x="-0.7" y="-846.6000000000158" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK45" x="-0.7" y="-847.3000000000159" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BH50" x="-0.7" y="-848.0000000000159" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK46" x="-0.7" y="-848.700000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK48" x="-0.7" y="-849.400000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK49" x="-0.7" y="-850.100000000016" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BH60" x="-0.7" y="-850.8000000000161" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK51" x="-0.7" y="-851.5000000000161" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BM01" x="-0.7" y="-852.2000000000162" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BH62" x="-0.7" y="-852.9000000000162" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK53" x="-0.7" y="-853.6000000000163" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BM03" x="-0.7" y="-854.3000000000163" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BM05" x="-0.7" y="-855.0000000000164" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BJ01" x="-0.7" y="-855.7000000000164" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK56" x="-0.7" y="-856.4000000000165" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK57" x="-0.7" y="-857.1000000000165" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK58" x="-0.7" y="-857.8000000000166" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BJ66" x="-0.7" y="-858.5000000000166" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK01" x="-0.7" y="-859.2000000000166" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK64" x="-0.7" y="-859.9000000000167" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BM22" x="-0.7" y="-860.6000000000167" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK66" x="-0.7" y="-861.3000000000168" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK08" x="-0.7" y="-862.0000000000168" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BK10" x="-0.7" y="-862.7000000000169" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BL14" x="-0.7" y="-863.4000000000169" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BM45" x="-0.7" y="-864.100000000017" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP31" x="-0.7" y="-864.800000000017" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP37" x="-0.7" y="-865.500000000017" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BM61" x="-0.7" y="-866.2000000000171" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP40" x="-0.7" y="-866.9000000000171" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BM62" x="-0.7" y="-867.6000000000172" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BM64" x="-0.7" y="-868.3000000000172" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP46" x="-0.7" y="-869.0000000000173" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BM66" x="-0.7" y="-869.7000000000173" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP52" x="-0.7" y="-870.4000000000174" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP55" x="-0.7" y="-871.1000000000174" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BN14" x="-0.7" y="-871.8000000000175" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP58" x="-0.7" y="-872.5000000000175" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP59" x="-0.7" y="-873.2000000000176" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP61" x="-0.7" y="-873.9000000000176" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP62" x="-0.7" y="-874.6000000000176" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP64" x="-0.7" y="-875.3000000000177" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP66" x="-0.7" y="-876.0000000000177" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BN30" x="-0.7" y="-876.7000000000178" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BN37" x="-0.7" y="-877.4000000000178" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP01" x="-0.7" y="-878.1000000000179" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP03" x="-0.7" y="-878.8000000000179" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP05" x="-0.7" y="-879.500000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP10" x="-0.7" y="-880.200000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP13" x="-0.7" y="-880.900000000018" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSS_BP22" x="-0.7" y="-881.6000000000181" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSSA_USB[0]_AW44" x="-0.7" y="-882.3000000000181" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSSA_USB[1]_AU44" x="-0.7" y="-883.0000000000182" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSSCPUVIDSI0_1P03_SENSE_AF02" x="-0.7" y="-883.7000000000182" dx="0.45" dy="0.45" layer="1" roundness="100"/>
<smd name="VSSRAMCPUSI1_1P03_SENSE_AF34" x="-0.7" y="-884.4000000000183" dx="0.45" dy="0.45" layer="1" roundness="100"/>
</package>            </packages>            <symbols><symbol name="DDR-Memory-0">
    <pin name="DDR3_0_DQ[0]"  x="0" y="73.66" length="middle" />
    <pin name="DDR3_0_DQ[1]"  x="0" y="78.74" length="middle" />
    <pin name="DDR3_0_DQ[2]"  x="0" y="83.82" length="middle" />
    <pin name="DDR3_0_DQ[3]"  x="0" y="88.89999999999999" length="middle" />
    <pin name="DDR3_0_DQ[4]"  x="0" y="93.97999999999999" length="middle" />
    <pin name="DDR3_0_DQ[5]"  x="0" y="99.05999999999999" length="middle" />
    <pin name="DDR3_0_DQ[6]"  x="0" y="104.13999999999999" length="middle" />
    <pin name="DDR3_0_DQ[7]"  x="0" y="109.21999999999998" length="middle" />
    <pin name="DDR3_0_DQ[8]"  x="0" y="114.29999999999998" length="middle" />
    <pin name="DDR3_0_DQ[9]"  x="0" y="119.37999999999998" length="middle" />
    <pin name="DDR3_0_DQ[10]"  x="0" y="124.45999999999998" length="middle" />
    <pin name="DDR3_0_DQ[11]"  x="0" y="129.54" length="middle" />
    <pin name="DDR3_0_DQ[12]"  x="0" y="134.62" length="middle" />
    <pin name="DDR3_0_DQ[13]"  x="0" y="139.70000000000002" length="middle" />
    <pin name="DDR3_0_DQ[14]"  x="0" y="144.78000000000003" length="middle" />
    <pin name="DDR3_0_DQ[15]"  x="0" y="149.86000000000004" length="middle" />
    <pin name="DDR3_0_DQ[16]"  x="0" y="154.94000000000005" length="middle" />
    <pin name="DDR3_0_DQ[17]"  x="0" y="160.02000000000007" length="middle" />
    <pin name="DDR3_0_DQ[18]"  x="0" y="165.10000000000008" length="middle" />
    <pin name="DDR3_0_DQ[19]"  x="0" y="170.1800000000001" length="middle" />
    <pin name="DDR3_0_DQ[20]"  x="0" y="175.2600000000001" length="middle" />
    <pin name="DDR3_0_DQ[21]"  x="0" y="180.34000000000012" length="middle" />
    <pin name="DDR3_0_DQ[22]"  x="0" y="185.42000000000013" length="middle" />
    <pin name="DDR3_0_DQ[23]"  x="0" y="190.50000000000014" length="middle" />
    <pin name="DDR3_0_DQ[24]"  x="0" y="195.58000000000015" length="middle" />
    <pin name="DDR3_0_DQ[25]"  x="0" y="200.66000000000017" length="middle" />
    <pin name="DDR3_0_DQ[26]"  x="0" y="205.74000000000018" length="middle" />
    <pin name="DDR3_0_DQ[27]"  x="0" y="210.8200000000002" length="middle" />
    <pin name="DDR3_0_DQ[28]"  x="0" y="215.9000000000002" length="middle" />
    <pin name="DDR3_0_DQ[29]"  x="0" y="220.98000000000022" length="middle" />
    <pin name="DDR3_0_DQ[30]"  x="0" y="226.06000000000023" length="middle" />
    <pin name="DDR3_0_DQ[31]"  x="0" y="231.14000000000024" length="middle" />
    <pin name="DDR3_0_DQ[32]"  x="0" y="236.22000000000025" length="middle" />
    <pin name="DDR3_0_DQ[33]"  x="0" y="241.30000000000027" length="middle" />
    <pin name="DDR3_0_DQ[34]"  x="0" y="246.38000000000028" length="middle" />
    <pin name="DDR3_0_DQ[35]"  x="0" y="251.4600000000003" length="middle" />
    <pin name="DDR3_0_DQ[36]"  x="0" y="256.5400000000003" length="middle" />
    <pin name="DDR3_0_DQ[37]"  x="0" y="261.6200000000003" length="middle" />
    <pin name="DDR3_0_DQ[38]"  x="0" y="266.7000000000003" length="middle" />
    <pin name="DDR3_0_DQ[39]"  x="0" y="271.78000000000026" length="middle" />
    <pin name="DDR3_0_DQ[40]"  x="0" y="276.86000000000024" length="middle" />
    <pin name="DDR3_0_DQ[41]"  x="0" y="281.9400000000002" length="middle" />
    <pin name="DDR3_0_DQ[42]"  x="0" y="287.0200000000002" length="middle" />
    <pin name="DDR3_0_DQ[43]"  x="0" y="292.1000000000002" length="middle" />
    <pin name="DDR3_0_DQ[44]"  x="0" y="297.1800000000002" length="middle" />
    <pin name="DDR3_0_DQ[45]"  x="0" y="302.26000000000016" length="middle" />
    <pin name="DDR3_0_DQ[46]"  x="0" y="307.34000000000015" length="middle" />
    <pin name="DDR3_0_DQ[47]"  x="0" y="312.42000000000013" length="middle" />
    <pin name="DDR3_0_DQ[48]"  x="0" y="317.5000000000001" length="middle" />
    <pin name="DDR3_0_DQ[49]"  x="0" y="322.5800000000001" length="middle" />
    <pin name="DDR3_0_DQ[50]"  x="0" y="327.6600000000001" length="middle" />
    <pin name="DDR3_0_DQ[51]"  x="0" y="332.74000000000007" length="middle" />
    <pin name="DDR3_0_DQ[52]"  x="0" y="337.82000000000005" length="middle" />
    <pin name="DDR3_0_DQ[53]"  x="0" y="342.90000000000003" length="middle" />
    <pin name="DDR3_0_DQ[54]"  x="0" y="347.98" length="middle" />
    <pin name="DDR3_0_DQ[55]"  x="0" y="353.06" length="middle" />
    <pin name="DDR3_0_DQ[56]"  x="0" y="358.14" length="middle" />
    <pin name="DDR3_0_DQ[57]"  x="0" y="363.21999999999997" length="middle" />
    <pin name="DDR3_0_DQ[58]"  x="0" y="368.29999999999995" length="middle" />
    <pin name="DDR3_0_DQ[59]"  x="0" y="373.37999999999994" length="middle" />
    <pin name="DDR3_0_DQ[60]"  x="0" y="378.4599999999999" length="middle" />
    <pin name="DDR3_0_DQ[61]"  x="0" y="383.5399999999999" length="middle" />
    <pin name="DDR3_0_DQ[62]"  x="0" y="388.6199999999999" length="middle" />
    <pin name="DDR3_0_DQ[63]"  x="0" y="393.6999999999999" length="middle" />
    <pin name="DDR3_0_MA[0]"  x="0" y="398.77999999999986" length="middle" />
    <pin name="DDR3_0_MA[1]"  x="0" y="403.85999999999984" length="middle" />
    <pin name="DDR3_0_MA[2]"  x="0" y="408.9399999999998" length="middle" />
    <pin name="DDR3_0_MA[3]"  x="0" y="414.0199999999998" length="middle" />
    <pin name="DDR3_0_MA[4]"  x="0" y="419.0999999999998" length="middle" />
    <pin name="DDR3_0_MA[5]"  x="0" y="424.1799999999998" length="middle" />
    <pin name="DDR3_0_MA[6]"  x="0" y="429.25999999999976" length="middle" />
    <pin name="DDR3_0_MA[7]"  x="0" y="434.33999999999975" length="middle" />
    <pin name="DDR3_0_MA[8]"  x="0" y="439.41999999999973" length="middle" />
    <pin name="DDR3_0_MA[9]"  x="0" y="444.4999999999997" length="middle" />
    <pin name="DDR3_0_MA[10]"  x="0" y="449.5799999999997" length="middle" />
    <pin name="DDR3_0_MA[11]"  x="0" y="454.6599999999997" length="middle" />
    <pin name="DDR3_0_MA[12]"  x="0" y="459.73999999999967" length="middle" />
    <pin name="DDR3_0_MA[13]"  x="0" y="464.81999999999965" length="middle" />
    <pin name="DDR3_0_MA[14]"  x="0" y="469.89999999999964" length="middle" />
    <pin name="DDR3_0_MA[15]"  x="0" y="474.9799999999996" length="middle" />
    <pin name="DDR3_0_DQS[0]"  x="0" y="480.0599999999996" length="middle" />
    <pin name="DDR3_0_DQS[1]"  x="0" y="485.1399999999996" length="middle" />
    <pin name="DDR3_0_DQS[2]"  x="0" y="490.2199999999996" length="middle" />
    <pin name="DDR3_0_DQS[3]"  x="0" y="495.29999999999956" length="middle" />
    <pin name="DDR3_0_DQS[4]"  x="0" y="500.37999999999954" length="middle" />
    <pin name="DDR3_0_DQS[5]"  x="0" y="505.4599999999995" length="middle" />
    <pin name="DDR3_0_DQS[6]"  x="0" y="510.5399999999995" length="middle" />
    <pin name="DDR3_0_DQS[7]"  x="0" y="515.6199999999995" length="middle" />
    <pin name="DDR3_0_DQSECC[0]"  x="0" y="520.6999999999996" length="middle" />
    <pin name="DDR3_0_DQSB[0]"  x="0" y="525.7799999999996" length="middle" />
    <pin name="DDR3_0_DQSB[1]"  x="0" y="530.8599999999997" length="middle" />
    <pin name="DDR3_0_DQSB[2]"  x="0" y="535.9399999999997" length="middle" />
    <pin name="DDR3_0_DQSB[3]"  x="0" y="541.0199999999998" length="middle" />
    <pin name="DDR3_0_DQSB[4]"  x="0" y="546.0999999999998" length="middle" />
    <pin name="DDR3_0_DQSB[5]"  x="0" y="551.1799999999998" length="middle" />
    <pin name="DDR3_0_DQSB[6]"  x="0" y="556.2599999999999" length="middle" />
    <pin name="DDR3_0_DQSB[7]"  x="0" y="561.3399999999999" length="middle" />
    <pin name="DDR3_0_DQSBECC[0]"  x="0" y="566.42" length="middle" />
    <pin name="DDR3_0_CK[0]"  x="0" y="571.5" length="middle" />
    <pin name="DDR3_0_CK[1]"  x="0" y="576.58" length="middle" />
    <pin name="DDR3_0_CK[2]"  x="0" y="581.6600000000001" length="middle" />
    <pin name="DDR3_0_CK[3]"  x="0" y="586.7400000000001" length="middle" />
    <pin name="DDR3_0_CKB[0]"  x="0" y="591.8200000000002" length="middle" />
    <pin name="DDR3_0_CKB[1]"  x="0" y="596.9000000000002" length="middle" />
    <pin name="DDR3_0_CKB[2]"  x="0" y="601.9800000000002" length="middle" />
    <pin name="DDR3_0_CKB[3]"  x="0" y="607.0600000000003" length="middle" />
    <pin name="DDR3_0_CKE[0]"  x="0" y="612.1400000000003" length="middle" />
    <pin name="DDR3_0_CKE[1]"  x="0" y="617.2200000000004" length="middle" />
    <pin name="DDR3_0_CKE[2]"  x="0" y="622.3000000000004" length="middle" />
    <pin name="DDR3_0_CKE[3]"  x="0" y="627.3800000000005" length="middle" />
    <pin name="DDR3_0_CSB[0]"  x="0" y="632.4600000000005" length="middle" />
    <pin name="DDR3_0_CSB[1]"  x="0" y="637.5400000000005" length="middle" />
    <pin name="DDR3_0_CSB[2]"  x="0" y="642.6200000000006" length="middle" />
    <pin name="DDR3_0_CSB[3]"  x="0" y="647.7000000000006" length="middle" />
    <pin name="DDR3_0_ODT[0]"  x="0" y="652.7800000000007" length="middle" />
    <pin name="DDR3_0_ODT[1]"  x="0" y="657.8600000000007" length="middle" />
    <pin name="DDR3_0_ODT[2]"  x="0" y="662.9400000000007" length="middle" />
    <pin name="DDR3_0_ODT[3]"  x="0" y="668.0200000000008" length="middle" />
    <pin name="DDR3_0_RASB"  x="0" y="673.1000000000008" length="middle" />
    <pin name="DDR3_0_CASB"  x="0" y="678.1800000000009" length="middle" />
    <pin name="DDR3_0_WEB"  x="0" y="683.2600000000009" length="middle" />
    <pin name="DDR3_0_DRAM_PWROK"  x="0" y="688.3400000000009" length="middle" />
    <pin name="DDR3_0_DRAMRSTB"  x="0" y="693.420000000001" length="middle" />
    <pin name="DDR3_0_VCCA_PWROK"  x="0" y="698.500000000001" length="middle" />
    <pin name="DDR3_0_VREF"  x="0" y="703.5800000000011" length="middle" />
    <pin name="DDR3_0_ODTPU"  x="0" y="708.6600000000011" length="middle" />
    <pin name="DDR3_0_BS[0]"  x="0" y="713.7400000000011" length="middle" />
    <pin name="DDR3_0_BS[1]"  x="0" y="718.8200000000012" length="middle" />
    <pin name="DDR3_0_BS[2]"  x="0" y="723.9000000000012" length="middle" />
    <pin name="DDR3_0_DQPU"  x="0" y="728.9800000000013" length="middle" />
    <pin name="DDR3_0_CMDPU"  x="0" y="734.0600000000013" length="middle" />
    <pin name="DDR3_0_MON1P"  x="0" y="739.1400000000014" length="middle" />
    <pin name="DDR3_0_MON1N"  x="0" y="744.2200000000014" length="middle" />
    <pin name="DDR3_0_MON2P"  x="0" y="749.3000000000014" length="middle" />
    <pin name="DDR3_0_MON2N"  x="0" y="754.3800000000015" length="middle" />
    <pin name="DDR3_0_REFP"  x="0" y="759.4600000000015" length="middle" />
    <pin name="DDR3_0_REFN"  x="0" y="764.5400000000016" length="middle" />
    <pin name="DDR3_0_DQECC[0]"  x="0" y="769.6200000000016" length="middle" />
    <pin name="DDR3_0_DQECC[1]"  x="0" y="774.7000000000016" length="middle" />
    <pin name="DDR3_0_DQECC[2]"  x="0" y="779.7800000000017" length="middle" />
    <pin name="DDR3_0_DQECC[3]"  x="0" y="784.8600000000017" length="middle" />
    <pin name="DDR3_0_DQECC[4]"  x="0" y="789.9400000000018" length="middle" />
    <pin name="DDR3_0_DQECC[5]"  x="0" y="795.0200000000018" length="middle" />
    <pin name="DDR3_0_DQECC[6]"  x="0" y="800.1000000000018" length="middle" />
    <pin name="DDR3_0_DQECC[7]"  x="0" y="805.1800000000019" length="middle" />
</symbol>
<symbol name="DDR-Memory-1">
    <pin name="DDR3_1_DQ[0]"  x="0" y="73.66" length="middle" />
    <pin name="DDR3_1_DQ[1]"  x="0" y="78.74" length="middle" />
    <pin name="DDR3_1_DQ[2]"  x="0" y="83.82" length="middle" />
    <pin name="DDR3_1_DQ[3]"  x="0" y="88.89999999999999" length="middle" />
    <pin name="DDR3_1_DQ[4]"  x="0" y="93.97999999999999" length="middle" />
    <pin name="DDR3_1_DQ[5]"  x="0" y="99.05999999999999" length="middle" />
    <pin name="DDR3_1_DQ[6]"  x="0" y="104.13999999999999" length="middle" />
    <pin name="DDR3_1_DQ[7]"  x="0" y="109.21999999999998" length="middle" />
    <pin name="DDR3_1_DQ[8]"  x="0" y="114.29999999999998" length="middle" />
    <pin name="DDR3_1_DQ[9]"  x="0" y="119.37999999999998" length="middle" />
    <pin name="DDR3_1_DQ[10]"  x="0" y="124.45999999999998" length="middle" />
    <pin name="DDR3_1_DQ[11]"  x="0" y="129.54" length="middle" />
    <pin name="DDR3_1_DQ[12]"  x="0" y="134.62" length="middle" />
    <pin name="DDR3_1_DQ[13]"  x="0" y="139.70000000000002" length="middle" />
    <pin name="DDR3_1_DQ[14]"  x="0" y="144.78000000000003" length="middle" />
    <pin name="DDR3_1_DQ[15]"  x="0" y="149.86000000000004" length="middle" />
    <pin name="DDR3_1_DQ[16]"  x="0" y="154.94000000000005" length="middle" />
    <pin name="DDR3_1_DQ[17]"  x="0" y="160.02000000000007" length="middle" />
    <pin name="DDR3_1_DQ[18]"  x="0" y="165.10000000000008" length="middle" />
    <pin name="DDR3_1_DQ[19]"  x="0" y="170.1800000000001" length="middle" />
    <pin name="DDR3_1_DQ[20]"  x="0" y="175.2600000000001" length="middle" />
    <pin name="DDR3_1_DQ[21]"  x="0" y="180.34000000000012" length="middle" />
    <pin name="DDR3_1_DQ[22]"  x="0" y="185.42000000000013" length="middle" />
    <pin name="DDR3_1_DQ[23]"  x="0" y="190.50000000000014" length="middle" />
    <pin name="DDR3_1_DQ[24]"  x="0" y="195.58000000000015" length="middle" />
    <pin name="DDR3_1_DQ[25]"  x="0" y="200.66000000000017" length="middle" />
    <pin name="DDR3_1_DQ[26]"  x="0" y="205.74000000000018" length="middle" />
    <pin name="DDR3_1_DQ[27]"  x="0" y="210.8200000000002" length="middle" />
    <pin name="DDR3_1_DQ[28]"  x="0" y="215.9000000000002" length="middle" />
    <pin name="DDR3_1_DQ[29]"  x="0" y="220.98000000000022" length="middle" />
    <pin name="DDR3_1_DQ[30]"  x="0" y="226.06000000000023" length="middle" />
    <pin name="DDR3_1_DQ[31]"  x="0" y="231.14000000000024" length="middle" />
    <pin name="DDR3_1_DQ[32]"  x="0" y="236.22000000000025" length="middle" />
    <pin name="DDR3_1_DQ[33]"  x="0" y="241.30000000000027" length="middle" />
    <pin name="DDR3_1_DQ[34]"  x="0" y="246.38000000000028" length="middle" />
    <pin name="DDR3_1_DQ[35]"  x="0" y="251.4600000000003" length="middle" />
    <pin name="DDR3_1_DQ[36]"  x="0" y="256.5400000000003" length="middle" />
    <pin name="DDR3_1_DQ[37]"  x="0" y="261.6200000000003" length="middle" />
    <pin name="DDR3_1_DQ[38]"  x="0" y="266.7000000000003" length="middle" />
    <pin name="DDR3_1_DQ[39]"  x="0" y="271.78000000000026" length="middle" />
    <pin name="DDR3_1_DQ[40]"  x="0" y="276.86000000000024" length="middle" />
    <pin name="DDR3_1_DQ[41]"  x="0" y="281.9400000000002" length="middle" />
    <pin name="DDR3_1_DQ[42]"  x="0" y="287.0200000000002" length="middle" />
    <pin name="DDR3_1_DQ[43]"  x="0" y="292.1000000000002" length="middle" />
    <pin name="DDR3_1_DQ[44]"  x="0" y="297.1800000000002" length="middle" />
    <pin name="DDR3_1_DQ[45]"  x="0" y="302.26000000000016" length="middle" />
    <pin name="DDR3_1_DQ[46]"  x="0" y="307.34000000000015" length="middle" />
    <pin name="DDR3_1_DQ[47]"  x="0" y="312.42000000000013" length="middle" />
    <pin name="DDR3_1_DQ[48]"  x="0" y="317.5000000000001" length="middle" />
    <pin name="DDR3_1_DQ[49]"  x="0" y="322.5800000000001" length="middle" />
    <pin name="DDR3_1_DQ[50]"  x="0" y="327.6600000000001" length="middle" />
    <pin name="DDR3_1_DQ[51]"  x="0" y="332.74000000000007" length="middle" />
    <pin name="DDR3_1_DQ[52]"  x="0" y="337.82000000000005" length="middle" />
    <pin name="DDR3_1_DQ[53]"  x="0" y="342.90000000000003" length="middle" />
    <pin name="DDR3_1_DQ[54]"  x="0" y="347.98" length="middle" />
    <pin name="DDR3_1_DQ[55]"  x="0" y="353.06" length="middle" />
    <pin name="DDR3_1_DQ[56]"  x="0" y="358.14" length="middle" />
    <pin name="DDR3_1_DQ[57]"  x="0" y="363.21999999999997" length="middle" />
    <pin name="DDR3_1_DQ[58]"  x="0" y="368.29999999999995" length="middle" />
    <pin name="DDR3_1_DQ[59]"  x="0" y="373.37999999999994" length="middle" />
    <pin name="DDR3_1_DQ[60]"  x="0" y="378.4599999999999" length="middle" />
    <pin name="DDR3_1_DQ[61]"  x="0" y="383.5399999999999" length="middle" />
    <pin name="DDR3_1_DQ[62]"  x="0" y="388.6199999999999" length="middle" />
    <pin name="DDR3_1_DQ[63]"  x="0" y="393.6999999999999" length="middle" />
    <pin name="DDR3_1_MA[0]"  x="0" y="398.77999999999986" length="middle" />
    <pin name="DDR3_1_MA[1]"  x="0" y="403.85999999999984" length="middle" />
    <pin name="DDR3_1_MA[2]"  x="0" y="408.9399999999998" length="middle" />
    <pin name="DDR3_1_MA[3]"  x="0" y="414.0199999999998" length="middle" />
    <pin name="DDR3_1_MA[4]"  x="0" y="419.0999999999998" length="middle" />
    <pin name="DDR3_1_MA[5]"  x="0" y="424.1799999999998" length="middle" />
    <pin name="DDR3_1_MA[6]"  x="0" y="429.25999999999976" length="middle" />
    <pin name="DDR3_1_MA[7]"  x="0" y="434.33999999999975" length="middle" />
    <pin name="DDR3_1_MA[8]"  x="0" y="439.41999999999973" length="middle" />
    <pin name="DDR3_1_MA[9]"  x="0" y="444.4999999999997" length="middle" />
    <pin name="DDR3_1_MA[10]"  x="0" y="449.5799999999997" length="middle" />
    <pin name="DDR3_1_MA[11]"  x="0" y="454.6599999999997" length="middle" />
    <pin name="DDR3_1_MA[12]"  x="0" y="459.73999999999967" length="middle" />
    <pin name="DDR3_1_MA[13]"  x="0" y="464.81999999999965" length="middle" />
    <pin name="DDR3_1_MA[14]"  x="0" y="469.89999999999964" length="middle" />
    <pin name="DDR3_1_MA[15]"  x="0" y="474.9799999999996" length="middle" />
    <pin name="DDR3_1_DQS[0]"  x="0" y="480.0599999999996" length="middle" />
    <pin name="DDR3_1_DQS[1]"  x="0" y="485.1399999999996" length="middle" />
    <pin name="DDR3_1_DQS[2]"  x="0" y="490.2199999999996" length="middle" />
    <pin name="DDR3_1_DQS[3]"  x="0" y="495.29999999999956" length="middle" />
    <pin name="DDR3_1_DQS[4]"  x="0" y="500.37999999999954" length="middle" />
    <pin name="DDR3_1_DQS[5]"  x="0" y="505.4599999999995" length="middle" />
    <pin name="DDR3_1_DQS[6]"  x="0" y="510.5399999999995" length="middle" />
    <pin name="DDR3_1_DQS[7]"  x="0" y="515.6199999999995" length="middle" />
    <pin name="DDR3_1_DQSECC[0]"  x="0" y="520.6999999999996" length="middle" />
    <pin name="DDR3_1_DQSB[0]"  x="0" y="525.7799999999996" length="middle" />
    <pin name="DDR3_1_DQSB[1]"  x="0" y="530.8599999999997" length="middle" />
    <pin name="DDR3_1_DQSB[2]"  x="0" y="535.9399999999997" length="middle" />
    <pin name="DDR3_1_DQSB[3]"  x="0" y="541.0199999999998" length="middle" />
    <pin name="DDR3_1_DQSB[4]"  x="0" y="546.0999999999998" length="middle" />
    <pin name="DDR3_1_DQSB[5]"  x="0" y="551.1799999999998" length="middle" />
    <pin name="DDR3_1_DQSB[6]"  x="0" y="556.2599999999999" length="middle" />
    <pin name="DDR3_1_DQSB[7]"  x="0" y="561.3399999999999" length="middle" />
    <pin name="DDR3_1_DQSBECC[0]"  x="0" y="566.42" length="middle" />
    <pin name="DDR3_1_CK[0]"  x="0" y="571.5" length="middle" />
    <pin name="DDR3_1_CK[1]"  x="0" y="576.58" length="middle" />
    <pin name="DDR3_1_CK[2]"  x="0" y="581.6600000000001" length="middle" />
    <pin name="DDR3_1_CK[3]"  x="0" y="586.7400000000001" length="middle" />
    <pin name="DDR3_1_CKB[0]"  x="0" y="591.8200000000002" length="middle" />
    <pin name="DDR3_1_CKB[1]"  x="0" y="596.9000000000002" length="middle" />
    <pin name="DDR3_1_CKB[2]"  x="0" y="601.9800000000002" length="middle" />
    <pin name="DDR3_1_CKB[3]"  x="0" y="607.0600000000003" length="middle" />
    <pin name="DDR3_1_CKE[0]"  x="0" y="612.1400000000003" length="middle" />
    <pin name="DDR3_1_CKE[1]"  x="0" y="617.2200000000004" length="middle" />
    <pin name="DDR3_1_CKE[2]"  x="0" y="622.3000000000004" length="middle" />
    <pin name="DDR3_1_CKE[3]"  x="0" y="627.3800000000005" length="middle" />
    <pin name="DDR3_1_CSB[0]"  x="0" y="632.4600000000005" length="middle" />
    <pin name="DDR3_1_CSB[1]"  x="0" y="637.5400000000005" length="middle" />
    <pin name="DDR3_1_CSB[2]"  x="0" y="642.6200000000006" length="middle" />
    <pin name="DDR3_1_CSB[3]"  x="0" y="647.7000000000006" length="middle" />
    <pin name="DDR3_1_ODT[0]"  x="0" y="652.7800000000007" length="middle" />
    <pin name="DDR3_1_ODT[1]"  x="0" y="657.8600000000007" length="middle" />
    <pin name="DDR3_1_ODT[2]"  x="0" y="662.9400000000007" length="middle" />
    <pin name="DDR3_1_ODT[3]"  x="0" y="668.0200000000008" length="middle" />
    <pin name="DDR3_1_RASB"  x="0" y="673.1000000000008" length="middle" />
    <pin name="DDR3_1_CASB"  x="0" y="678.1800000000009" length="middle" />
    <pin name="DDR3_1_WEB"  x="0" y="683.2600000000009" length="middle" />
    <pin name="DDR3_1_DRAM_PWROK"  x="0" y="688.3400000000009" length="middle" />
    <pin name="DDR3_1_DRAMRSTB"  x="0" y="693.420000000001" length="middle" />
    <pin name="DDR3_1_VCCA_PWROK"  x="0" y="698.500000000001" length="middle" />
    <pin name="DDR3_1_VREF"  x="0" y="703.5800000000011" length="middle" />
    <pin name="DDR3_1_ODTPU"  x="0" y="708.6600000000011" length="middle" />
    <pin name="DDR3_1_BS[0]"  x="0" y="713.7400000000011" length="middle" />
    <pin name="DDR3_1_BS[1]"  x="0" y="718.8200000000012" length="middle" />
    <pin name="DDR3_1_BS[2]"  x="0" y="723.9000000000012" length="middle" />
    <pin name="DDR3_1_DQPU"  x="0" y="728.9800000000013" length="middle" />
    <pin name="DDR3_1_CMDPU"  x="0" y="734.0600000000013" length="middle" />
    <pin name="DDR3_1_MON1P"  x="0" y="739.1400000000014" length="middle" />
    <pin name="DDR3_1_MON1N"  x="0" y="744.2200000000014" length="middle" />
    <pin name="DDR3_1_MON2P"  x="0" y="749.3000000000014" length="middle" />
    <pin name="DDR3_1_MON2N"  x="0" y="754.3800000000015" length="middle" />
    <pin name="DDR3_1_REFP"  x="0" y="759.4600000000015" length="middle" />
    <pin name="DDR3_1_REFN"  x="0" y="764.5400000000016" length="middle" />
    <pin name="DDR3_1_DQECC[0]"  x="0" y="769.6200000000016" length="middle" />
    <pin name="DDR3_1_DQECC[1]"  x="0" y="774.7000000000016" length="middle" />
    <pin name="DDR3_1_DQECC[2]"  x="0" y="779.7800000000017" length="middle" />
    <pin name="DDR3_1_DQECC[3]"  x="0" y="784.8600000000017" length="middle" />
    <pin name="DDR3_1_DQECC[4]"  x="0" y="789.9400000000018" length="middle" />
    <pin name="DDR3_1_DQECC[5]"  x="0" y="795.0200000000018" length="middle" />
    <pin name="DDR3_1_DQECC[6]"  x="0" y="800.1000000000018" length="middle" />
    <pin name="DDR3_1_DQECC[7]"  x="0" y="805.1800000000019" length="middle" />
</symbol>
<symbol name="Thermal-Signals">
    <pin name="THERMTRIP_N"  x="0" y="7.62" length="middle" />
    <pin name="PROCHOT_B"  x="0" y="12.7" length="middle" />
    <pin name="MEMHOT_B"  x="0" y="17.78" length="middle" />
</symbol>
<symbol name="SVID-Signals">
    <pin name="SVID_ALERT_B"  x="0" y="7.62" length="middle" />
    <pin name="SVID_DATA"  x="0" y="12.7" length="middle" />
    <pin name="SVID_CLK"  x="0" y="17.78" length="middle" />
</symbol>
<symbol name="Misc-Signals">
    <pin name="NMI"  x="0" y="38.1" length="middle" />
    <pin name="ERROR2_B"  x="0" y="43.18" length="middle" />
    <pin name="ERROR1_B"  x="0" y="48.26" length="middle" />
    <pin name="ERROR0_B"  x="0" y="53.339999999999996" length="middle" />
    <pin name="IERR_B"  x="0" y="58.419999999999995" length="middle" />
    <pin name="MCERR_B"  x="0" y="63.49999999999999" length="middle" />
    <pin name="UART1_RXD"  x="0" y="68.58" length="middle" />
    <pin name="UART1_TXD"  x="0" y="73.66" length="middle" />
    <pin name="SMB_CLK0"  x="0" y="78.74" length="middle" />
    <pin name="SMB_DATA0"  x="0" y="83.82" length="middle" />
    <pin name="SMBALRT_N0"  x="0" y="88.89999999999999" length="middle" />
    <pin name="SMB_DATA1"  x="0" y="93.97999999999999" length="middle" />
    <pin name="SMB_CLK1"  x="0" y="99.05999999999999" length="middle" />
    <pin name="SMB_DATA2"  x="0" y="104.13999999999999" length="middle" />
    <pin name="SMB_CLK2"  x="0" y="109.21999999999998" length="middle" />
</symbol>
<symbol name="SATA2-Signals">
    <pin name="SATA_GP0"  x="0" y="25.4" length="middle" />
    <pin name="SATA_LEDN"  x="0" y="30.479999999999997" length="middle" />
    <pin name="SATA_TXP[0]"  x="0" y="35.559999999999995" length="middle" />
    <pin name="SATA_TXP[1]"  x="0" y="40.63999999999999" length="middle" />
    <pin name="SATA_TXP[2]"  x="0" y="45.71999999999999" length="middle" />
    <pin name="SATA_TXP[3]"  x="0" y="50.79999999999999" length="middle" />
    <pin name="SATA_TXN[0]"  x="0" y="55.87999999999999" length="middle" />
    <pin name="SATA_TXN[1]"  x="0" y="60.95999999999999" length="middle" />
    <pin name="SATA_TXN[2]"  x="0" y="66.03999999999999" length="middle" />
    <pin name="SATA_TXN[3]"  x="0" y="71.11999999999999" length="middle" />
    <pin name="SATA_RXP[0]"  x="0" y="76.19999999999999" length="middle" />
    <pin name="SATA_RXP[1]"  x="0" y="81.27999999999999" length="middle" />
    <pin name="SATA_RXP[2]"  x="0" y="86.35999999999999" length="middle" />
    <pin name="SATA_RXP[3]"  x="0" y="91.43999999999998" length="middle" />
    <pin name="SATA_RXN[0]"  x="0" y="96.51999999999998" length="middle" />
    <pin name="SATA_RXN[1]"  x="0" y="101.59999999999998" length="middle" />
    <pin name="SATA_RXN[2]"  x="0" y="106.67999999999998" length="middle" />
    <pin name="SATA_RXN[3]"  x="0" y="111.75999999999998" length="middle" />
    <pin name="SATA_REFCLKP"  x="0" y="116.83999999999997" length="middle" />
    <pin name="SATA_REFCLKN"  x="0" y="121.91999999999997" length="middle" />
    <pin name="SATA_OBSP"  x="0" y="126.99999999999997" length="middle" />
    <pin name="SATA_OBSN"  x="0" y="132.07999999999998" length="middle" />
</symbol>
<symbol name="SATA3-Signals">
    <pin name="SATA3_GP0"  x="0" y="25.4" length="middle" />
    <pin name="SATA3_LEDN"  x="0" y="30.479999999999997" length="middle" />
    <pin name="SATA3_TXP[0]"  x="0" y="35.559999999999995" length="middle" />
    <pin name="SATA3_TXP[1]"  x="0" y="40.63999999999999" length="middle" />
    <pin name="SATA3_TXN[0]"  x="0" y="45.71999999999999" length="middle" />
    <pin name="SATA3_TXN[1]"  x="0" y="50.79999999999999" length="middle" />
    <pin name="SATA3_RXP[0]"  x="0" y="55.87999999999999" length="middle" />
    <pin name="SATA3_RXP[1]"  x="0" y="60.95999999999999" length="middle" />
    <pin name="SATA3_RXN[0]"  x="0" y="66.03999999999999" length="middle" />
    <pin name="SATA3_RXN[1]"  x="0" y="71.11999999999999" length="middle" />
    <pin name="SATA3_REFCLKP"  x="0" y="76.19999999999999" length="middle" />
    <pin name="SATA3_REFCLKN"  x="0" y="81.27999999999999" length="middle" />
    <pin name="SATA3_OBSP"  x="0" y="86.35999999999999" length="middle" />
    <pin name="SATA3_OBSN"  x="0" y="91.43999999999998" length="middle" />
</symbol>
<symbol name="PCIe-Signals">
    <pin name="FLEX_CLK_SE0"  x="0" y="25.4" length="middle" />
    <pin name="FLEX_CLK_SE1"  x="0" y="30.479999999999997" length="middle" />
    <pin name="PCIE_TXP[0]"  x="0" y="35.559999999999995" length="middle" />
    <pin name="PCIE_TXP[1]"  x="0" y="40.63999999999999" length="middle" />
    <pin name="PCIE_TXP[2]"  x="0" y="45.71999999999999" length="middle" />
    <pin name="PCIE_TXP[3]"  x="0" y="50.79999999999999" length="middle" />
    <pin name="PCIE_TXP[4]"  x="0" y="55.87999999999999" length="middle" />
    <pin name="PCIE_TXP[5]"  x="0" y="60.95999999999999" length="middle" />
    <pin name="PCIE_TXP[6]"  x="0" y="66.03999999999999" length="middle" />
    <pin name="PCIE_TXP[7]"  x="0" y="71.11999999999999" length="middle" />
    <pin name="PCIE_TXP[8]"  x="0" y="76.19999999999999" length="middle" />
    <pin name="PCIE_TXP[9]"  x="0" y="81.27999999999999" length="middle" />
    <pin name="PCIE_TXP[10]"  x="0" y="86.35999999999999" length="middle" />
    <pin name="PCIE_TXP[11]"  x="0" y="91.43999999999998" length="middle" />
    <pin name="PCIE_TXP[12]"  x="0" y="96.51999999999998" length="middle" />
    <pin name="PCIE_TXP[13]"  x="0" y="101.59999999999998" length="middle" />
    <pin name="PCIE_TXP[14]"  x="0" y="106.67999999999998" length="middle" />
    <pin name="PCIE_TXP[15]"  x="0" y="111.75999999999998" length="middle" />
    <pin name="PCIE_TXN[0]"  x="0" y="116.83999999999997" length="middle" />
    <pin name="PCIE_TXN[1]"  x="0" y="121.91999999999997" length="middle" />
    <pin name="PCIE_TXN[2]"  x="0" y="126.99999999999997" length="middle" />
    <pin name="PCIE_TXN[3]"  x="0" y="132.07999999999998" length="middle" />
    <pin name="PCIE_TXN[4]"  x="0" y="137.16" length="middle" />
    <pin name="PCIE_TXN[5]"  x="0" y="142.24" length="middle" />
    <pin name="PCIE_TXN[6]"  x="0" y="147.32000000000002" length="middle" />
    <pin name="PCIE_TXN[7]"  x="0" y="152.40000000000003" length="middle" />
    <pin name="PCIE_TXN[8]"  x="0" y="157.48000000000005" length="middle" />
    <pin name="PCIE_TXN[9]"  x="0" y="162.56000000000006" length="middle" />
    <pin name="PCIE_TXN[10]"  x="0" y="167.64000000000007" length="middle" />
    <pin name="PCIE_TXN[11]"  x="0" y="172.72000000000008" length="middle" />
    <pin name="PCIE_TXN[12]"  x="0" y="177.8000000000001" length="middle" />
    <pin name="PCIE_TXN[13]"  x="0" y="182.8800000000001" length="middle" />
    <pin name="PCIE_TXN[14]"  x="0" y="187.96000000000012" length="middle" />
    <pin name="PCIE_TXN[15]"  x="0" y="193.04000000000013" length="middle" />
    <pin name="PCIE_RXP[0]"  x="0" y="198.12000000000015" length="middle" />
    <pin name="PCIE_RXP[1]"  x="0" y="203.20000000000016" length="middle" />
    <pin name="PCIE_RXP[2]"  x="0" y="208.28000000000017" length="middle" />
    <pin name="PCIE_RXP[3]"  x="0" y="213.36000000000018" length="middle" />
    <pin name="PCIE_RXP[4]"  x="0" y="218.4400000000002" length="middle" />
    <pin name="PCIE_RXP[5]"  x="0" y="223.5200000000002" length="middle" />
    <pin name="PCIE_RXP[6]"  x="0" y="228.60000000000022" length="middle" />
    <pin name="PCIE_RXP[7]"  x="0" y="233.68000000000023" length="middle" />
    <pin name="PCIE_RXP[8]"  x="0" y="238.76000000000025" length="middle" />
    <pin name="PCIE_RXP[9]"  x="0" y="243.84000000000026" length="middle" />
    <pin name="PCIE_RXP[10]"  x="0" y="248.92000000000027" length="middle" />
    <pin name="PCIE_RXP[11]"  x="0" y="254.00000000000028" length="middle" />
    <pin name="PCIE_RXP[12]"  x="0" y="259.08000000000027" length="middle" />
    <pin name="PCIE_RXP[13]"  x="0" y="264.16000000000025" length="middle" />
    <pin name="PCIE_RXP[14]"  x="0" y="269.24000000000024" length="middle" />
    <pin name="PCIE_RXP[15]"  x="0" y="274.3200000000002" length="middle" />
    <pin name="PCIE_RXN[0]"  x="0" y="279.4000000000002" length="middle" />
    <pin name="PCIE_RXN[1]"  x="0" y="284.4800000000002" length="middle" />
    <pin name="PCIE_RXN[2]"  x="0" y="289.5600000000002" length="middle" />
    <pin name="PCIE_RXN[3]"  x="0" y="294.64000000000016" length="middle" />
    <pin name="PCIE_RXN[4]"  x="0" y="299.72000000000014" length="middle" />
    <pin name="PCIE_RXN[5]"  x="0" y="304.8000000000001" length="middle" />
    <pin name="PCIE_RXN[6]"  x="0" y="309.8800000000001" length="middle" />
    <pin name="PCIE_RXN[7]"  x="0" y="314.9600000000001" length="middle" />
    <pin name="PCIE_RXN[8]"  x="0" y="320.0400000000001" length="middle" />
    <pin name="PCIE_RXN[9]"  x="0" y="325.12000000000006" length="middle" />
    <pin name="PCIE_RXN[10]"  x="0" y="330.20000000000005" length="middle" />
    <pin name="PCIE_RXN[11]"  x="0" y="335.28000000000003" length="middle" />
    <pin name="PCIE_RXN[12]"  x="0" y="340.36" length="middle" />
    <pin name="PCIE_RXN[13]"  x="0" y="345.44" length="middle" />
    <pin name="PCIE_RXN[14]"  x="0" y="350.52" length="middle" />
    <pin name="PCIE_RXN[15]"  x="0" y="355.59999999999997" length="middle" />
    <pin name="PCIE_REFCLKN"  x="0" y="360.67999999999995" length="middle" />
    <pin name="PCIE_REFCLKP"  x="0" y="365.75999999999993" length="middle" />
    <pin name="PCIE_OBSP"  x="0" y="370.8399999999999" length="middle" />
    <pin name="PCIE_OBSN"  x="0" y="375.9199999999999" length="middle" />
</symbol>
<symbol name="GbE-SMBus-NC-SI-Signals">
    <pin name="GBE_TXP[0]"  x="0" y="60.96" length="middle" />
    <pin name="GBE_TXP[1]"  x="0" y="66.04" length="middle" />
    <pin name="GBE_TXP[2]"  x="0" y="71.12" length="middle" />
    <pin name="GBE_TXP[3]"  x="0" y="76.2" length="middle" />
    <pin name="GBE_TXN[0]"  x="0" y="81.28" length="middle" />
    <pin name="GBE_TXN[1]"  x="0" y="86.36" length="middle" />
    <pin name="GBE_TXN[2]"  x="0" y="91.44" length="middle" />
    <pin name="GBE_TXN[3]"  x="0" y="96.52" length="middle" />
    <pin name="GBE_RXP[0]"  x="0" y="101.6" length="middle" />
    <pin name="GBE_RXP[1]"  x="0" y="106.67999999999999" length="middle" />
    <pin name="GBE_RXP[2]"  x="0" y="111.75999999999999" length="middle" />
    <pin name="GBE_RXP[3]"  x="0" y="116.83999999999999" length="middle" />
    <pin name="GBE_RXN[0]"  x="0" y="121.91999999999999" length="middle" />
    <pin name="GBE_RXN[1]"  x="0" y="126.99999999999999" length="middle" />
    <pin name="GBE_RXN[2]"  x="0" y="132.07999999999998" length="middle" />
    <pin name="GBE_RXN[3]"  x="0" y="137.16" length="middle" />
    <pin name="GBE_REFCLKP"  x="0" y="142.24" length="middle" />
    <pin name="GBE_REFCLKN"  x="0" y="147.32000000000002" length="middle" />
    <pin name="GBE_OBSP"  x="0" y="152.40000000000003" length="middle" />
    <pin name="GBE_OBSN"  x="0" y="157.48000000000005" length="middle" />
    <pin name="GBE_SMBD"  x="0" y="162.56000000000006" length="middle" />
    <pin name="GBE_SMBCLK"  x="0" y="167.64000000000007" length="middle" />
    <pin name="GBE_SMBALRT_N"  x="0" y="172.72000000000008" length="middle" />
    <pin name="GBE_SDP0_0"  x="0" y="177.8000000000001" length="middle" />
    <pin name="GBE_SDP0_1"  x="0" y="182.8800000000001" length="middle" />
    <pin name="GBE_LED0"  x="0" y="187.96000000000012" length="middle" />
    <pin name="GBE_LED1"  x="0" y="193.04000000000013" length="middle" />
    <pin name="GBE_LED2"  x="0" y="198.12000000000015" length="middle" />
    <pin name="GBE_LED3"  x="0" y="203.20000000000016" length="middle" />
    <pin name="NCSI_RXD1"  x="0" y="208.28000000000017" length="middle" />
    <pin name="GBE_MDIO0_I2C_CLK"  x="0" y="213.36000000000018" length="middle" />
    <pin name="GBE_MDIO0_I2C_DATA"  x="0" y="218.4400000000002" length="middle" />
    <pin name="GBE_MDIO1_I2C_CLK"  x="0" y="223.5200000000002" length="middle" />
    <pin name="GBE_MDIO1_I2C_DATA"  x="0" y="228.60000000000022" length="middle" />
    <pin name="GPIO_SUS1"  x="0" y="233.68000000000023" length="middle" />
    <pin name="NCSI_ARB_OUT"  x="0" y="238.76000000000025" length="middle" />
</symbol>
<symbol name="GbE-EEPROM-Signals">
    <pin name="GBE_EE_DI"  x="0" y="10.16" length="middle" />
    <pin name="GBE_EE_DO"  x="0" y="15.24" length="middle" />
    <pin name="GBE_EE_SK"  x="0" y="20.32" length="middle" />
    <pin name="GBE_EE_CS_N"  x="0" y="25.4" length="middle" />
</symbol>
<symbol name="LPC-Interface-Signals">
    <pin name="LPC_AD0"  x="0" y="22.86" length="middle" />
    <pin name="LPC_AD1"  x="0" y="27.939999999999998" length="middle" />
    <pin name="LPC_AD2"  x="0" y="33.019999999999996" length="middle" />
    <pin name="LPC_AD3"  x="0" y="38.099999999999994" length="middle" />
    <pin name="LPC_FRAMEB"  x="0" y="43.17999999999999" length="middle" />
    <pin name="LPC_CLKOUT0"  x="0" y="48.25999999999999" length="middle" />
    <pin name="LPC_CLKOUT1"  x="0" y="53.33999999999999" length="middle" />
    <pin name="LPC_CLKRUNB"  x="0" y="58.41999999999999" length="middle" />
    <pin name="ILB_SERIRQ"  x="0" y="63.499999999999986" length="middle" />
</symbol>
<symbol name="RTC-Well-Signals">
    <pin name="RTEST_B"  x="0" y="17.78" length="middle" />
    <pin name="RSMRST_B"  x="0" y="22.86" length="middle" />
    <pin name="COREPWROK"  x="0" y="27.939999999999998" length="middle" />
    <pin name="SRTCRST_B"  x="0" y="33.019999999999996" length="middle" />
    <pin name="BRTCX1_PAD"  x="0" y="38.099999999999994" length="middle" />
    <pin name="BRTCX2_PAD"  x="0" y="43.17999999999999" length="middle" />
    <pin name="BVCCRTC_EXTPAD"  x="0" y="48.25999999999999" length="middle" />
</symbol>
<symbol name="GPIO-SUS-Signals">
    <pin name="GPIO_SUS0"  x="0" y="5.08" length="middle" />
    <pin name="GPIO_SUS2"  x="0" y="10.16" length="middle" />
</symbol>
<symbol name="PMU-Signals">
    <pin name="CPU_RESET_B"  x="0" y="30.48" length="middle" />
    <pin name="SUSPWRDNACK"  x="0" y="35.56" length="middle" />
    <pin name="PMU_SUSCLK"  x="0" y="40.64" length="middle" />
    <pin name="PMU_SLP_DDRVTT_B"  x="0" y="45.72" length="middle" />
    <pin name="PMU_SLP_S45_B"  x="0" y="50.8" length="middle" />
    <pin name="PMU_SLP_S3_B"  x="0" y="55.879999999999995" length="middle" />
    <pin name="PMU_SLP_LAN_B"  x="0" y="60.959999999999994" length="middle" />
    <pin name="PMU_WAKE_B"  x="0" y="66.03999999999999" length="middle" />
    <pin name="PMU_PWRBTN_B"  x="0" y="71.11999999999999" length="middle" />
    <pin name="PMU_RESETBUTTON_B"  x="0" y="76.19999999999999" length="middle" />
    <pin name="PMU_PLTRST_B"  x="0" y="81.27999999999999" length="middle" />
    <pin name="SUS_STAT_B"  x="0" y="86.35999999999999" length="middle" />
</symbol>
<symbol name="USB2-Signals">
    <pin name="USB_DP[0]"  x="0" y="22.86" length="middle" />
    <pin name="USB_DP[1]"  x="0" y="27.939999999999998" length="middle" />
    <pin name="USB_DP[2]"  x="0" y="33.019999999999996" length="middle" />
    <pin name="USB_DP[3]"  x="0" y="38.099999999999994" length="middle" />
    <pin name="USB_DN[0]"  x="0" y="43.17999999999999" length="middle" />
    <pin name="USB_DN[1]"  x="0" y="48.25999999999999" length="middle" />
    <pin name="USB_DN[2]"  x="0" y="53.33999999999999" length="middle" />
    <pin name="USB_DN[3]"  x="0" y="58.41999999999999" length="middle" />
    <pin name="USB_REFCLKN"  x="0" y="63.499999999999986" length="middle" />
    <pin name="USB_REFCLKP"  x="0" y="68.57999999999998" length="middle" />
    <pin name="USB_OC0_B"  x="0" y="73.65999999999998" length="middle" />
    <pin name="USB_RCOMPO"  x="0" y="78.73999999999998" length="middle" />
    <pin name="USB_RCOMPI"  x="0" y="83.81999999999998" length="middle" />
    <pin name="USB_OBSP"  x="0" y="88.89999999999998" length="middle" />
    <pin name="VSSA_USB[0]"  x="0" y="93.97999999999998" length="middle" />
    <pin name="VSSA_USB[1]"  x="0" y="99.05999999999997" length="middle" />
</symbol>
<symbol name="SPI-Signals">
    <pin name="SPI_CS0_B"  x="0" y="12.7" length="middle" />
    <pin name="SPI_CS1_B"  x="0" y="17.78" length="middle" />
    <pin name="SPI_MISO"  x="0" y="22.86" length="middle" />
    <pin name="SPI_MOSI"  x="0" y="27.939999999999998" length="middle" />
    <pin name="SPI_CLK"  x="0" y="33.019999999999996" length="middle" />
</symbol>
<symbol name="GPIO-DFX-Signals">
    <pin name="DFX_PORT_CLK0"  x="0" y="15.24" length="middle" />
    <pin name="DFX_PORT_CLK1"  x="0" y="20.32" length="middle" />
    <pin name="DFX_PORT[0]"  x="0" y="25.4" length="middle" />
    <pin name="DFX_PORT[1]"  x="0" y="30.479999999999997" length="middle" />
    <pin name="DFX_PORT[2]"  x="0" y="35.559999999999995" length="middle" />
    <pin name="DFX_PORT[3]"  x="0" y="40.63999999999999" length="middle" />
    <pin name="DFX_PORT[4]"  x="0" y="45.71999999999999" length="middle" />
    <pin name="DFX_PORT[5]"  x="0" y="50.79999999999999" length="middle" />
    <pin name="DFX_PORT[6]"  x="0" y="55.87999999999999" length="middle" />
    <pin name="DFX_PORT[7]"  x="0" y="60.95999999999999" length="middle" />
    <pin name="DFX_PORT[8]"  x="0" y="66.03999999999999" length="middle" />
    <pin name="DFX_PORT[9]"  x="0" y="71.11999999999999" length="middle" />
    <pin name="DFX_PORT[10]"  x="0" y="76.19999999999999" length="middle" />
    <pin name="DFX_PORT[11]"  x="0" y="81.27999999999999" length="middle" />
    <pin name="DFX_PORT[12]"  x="0" y="86.35999999999999" length="middle" />
    <pin name="DFX_PORT[13]"  x="0" y="91.43999999999998" length="middle" />
    <pin name="DFX_PORT[14]"  x="0" y="96.51999999999998" length="middle" />
    <pin name="DFX_PORT[15]"  x="0" y="101.59999999999998" length="middle" />
    <pin name="CTBTRIGINOUT"  x="0" y="106.67999999999998" length="middle" />
    <pin name="CTBTRIGOUT"  x="0" y="111.75999999999998" length="middle" />
    <pin name="RCOMP_CORE_LVT"  x="0" y="116.83999999999997" length="middle" />
</symbol>
<symbol name="Clock-Receiver-Signals">
    <pin name="HPLL_REFP"  x="0" y="7.62" length="middle" />
    <pin name="HPLL_REFN"  x="0" y="12.7" length="middle" />
    <pin name="CLK14_IN"  x="0" y="17.78" length="middle" />
</symbol>
<symbol name="Tap-Port/ITP-Signals">
    <pin name="TCK"  x="0" y="17.78" length="middle" />
    <pin name="TRST_B"  x="0" y="22.86" length="middle" />
    <pin name="TMS"  x="0" y="27.939999999999998" length="middle" />
    <pin name="TDI"  x="0" y="33.019999999999996" length="middle" />
    <pin name="TDO"  x="0" y="38.099999999999994" length="middle" />
    <pin name="CX_PRDY_B"  x="0" y="43.17999999999999" length="middle" />
    <pin name="CX_PREQ_B"  x="0" y="48.25999999999999" length="middle" />
</symbol>
<symbol name="Reserved-Signals">
</symbol>
</symbols>            <devicesets>                <deviceset name="INTEL-ATOM-PROC-C2000-SERIES">                    <gates><gate name="DDR-Memory-0" symbol="DDR-Memory-0" x="0" y="0"/>
<gate name="DDR-Memory-1" symbol="DDR-Memory-1" x="0" y="0"/>
<gate name="Thermal-Signals" symbol="Thermal-Signals" x="0" y="0"/>
<gate name="SVID-Signals" symbol="SVID-Signals" x="0" y="0"/>
<gate name="Misc-Signals" symbol="Misc-Signals" x="0" y="0"/>
<gate name="SATA2-Signals" symbol="SATA2-Signals" x="0" y="0"/>
<gate name="SATA3-Signals" symbol="SATA3-Signals" x="0" y="0"/>
<gate name="PCIe-Signals" symbol="PCIe-Signals" x="0" y="0"/>
<gate name="GbE-SMBus-NC-SI-Signals" symbol="GbE-SMBus-NC-SI-Signals" x="0" y="0"/>
<gate name="GbE-EEPROM-Signals" symbol="GbE-EEPROM-Signals" x="0" y="0"/>
<gate name="LPC-Interface-Signals" symbol="LPC-Interface-Signals" x="0" y="0"/>
<gate name="RTC-Well-Signals" symbol="RTC-Well-Signals" x="0" y="0"/>
<gate name="GPIO-SUS-Signals" symbol="GPIO-SUS-Signals" x="0" y="0"/>
<gate name="PMU-Signals" symbol="PMU-Signals" x="0" y="0"/>
<gate name="USB2-Signals" symbol="USB2-Signals" x="0" y="0"/>
<gate name="SPI-Signals" symbol="SPI-Signals" x="0" y="0"/>
<gate name="GPIO-DFX-Signals" symbol="GPIO-DFX-Signals" x="0" y="0"/>
<gate name="Clock-Receiver-Signals" symbol="Clock-Receiver-Signals" x="0" y="0"/>
<gate name="Tap-Port/ITP-Signals" symbol="Tap-Port/ITP-Signals" x="0" y="0"/>
<gate name="Reserved-Signals" symbol="Reserved-Signals" x="0" y="0"/>
</gates>                    <devices>                        <device name="" package="INTEL-ATOM-FCBGA-1283">                            <connects><connect gate="DDR-Memory-0" pin="DDR3_0_DQ[0]" pad="DDR3_0_DQ[0]_AM15" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[1]" pad="DDR3_0_DQ[1]_AM14" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[2]" pad="DDR3_0_DQ[2]_AL08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[3]" pad="DDR3_0_DQ[3]_AM08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[4]" pad="DDR3_0_DQ[4]_AM17" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[5]" pad="DDR3_0_DQ[5]_AL15" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[6]" pad="DDR3_0_DQ[6]_AM11" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[7]" pad="DDR3_0_DQ[7]_AM09" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[8]" pad="DDR3_0_DQ[8]_AR14" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[9]" pad="DDR3_0_DQ[9]_AT13" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[10]" pad="DDR3_0_DQ[10]_AT10" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[11]" pad="DDR3_0_DQ[11]_AR11" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[12]" pad="DDR3_0_DQ[12]_AR16" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[13]" pad="DDR3_0_DQ[13]_AT14" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[14]" pad="DDR3_0_DQ[14]_AT08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[15]" pad="DDR3_0_DQ[15]_AR10" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[16]" pad="DDR3_0_DQ[16]_AY09" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[17]" pad="DDR3_0_DQ[17]_AY11" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[18]" pad="DDR3_0_DQ[18]_AY15" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[19]" pad="DDR3_0_DQ[19]_AW17" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[20]" pad="DDR3_0_DQ[20]_AW08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[21]" pad="DDR3_0_DQ[21]_AY08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[22]" pad="DDR3_0_DQ[22]_AY14" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[23]" pad="DDR3_0_DQ[23]_AW15" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[24]" pad="DDR3_0_DQ[24]_AN04" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[25]" pad="DDR3_0_DQ[25]_AN02" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[26]" pad="DDR3_0_DQ[26]_AU01" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[27]" pad="DDR3_0_DQ[27]_AU03" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[28]" pad="DDR3_0_DQ[28]_AL02" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[29]" pad="DDR3_0_DQ[29]_AL04" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[30]" pad="DDR3_0_DQ[30]_AR02" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[31]" pad="DDR3_0_DQ[31]_AR04" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[32]" pad="DDR3_0_DQ[32]_BA32" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[33]" pad="DDR3_0_DQ[33]_BA30" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[34]" pad="DDR3_0_DQ[34]_BF30" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[35]" pad="DDR3_0_DQ[35]_BD30" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[36]" pad="DDR3_0_DQ[36]_BB32" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[37]" pad="DDR3_0_DQ[37]_AY30" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[38]" pad="DDR3_0_DQ[38]_BG29" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[39]" pad="DDR3_0_DQ[39]_BG30" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[40]" pad="DDR3_0_DQ[40]_BL16" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[41]" pad="DDR3_0_DQ[41]_BL17" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[42]" pad="DDR3_0_DQ[42]_BL21" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[43]" pad="DDR3_0_DQ[43]_BN21" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[44]" pad="DDR3_0_DQ[44]_BM16" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[45]" pad="DDR3_0_DQ[45]_BP16" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[46]" pad="DDR3_0_DQ[46]_BP19" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[47]" pad="DDR3_0_DQ[47]_BN19" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[48]" pad="DDR3_0_DQ[48]_BM25" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[49]" pad="DDR3_0_DQ[49]_BP25" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[50]" pad="DDR3_0_DQ[50]_BL28" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[51]" pad="DDR3_0_DQ[51]_BN28" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[52]" pad="DDR3_0_DQ[52]_BL23" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[53]" pad="DDR3_0_DQ[53]_BN23" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[54]" pad="DDR3_0_DQ[54]_BM27" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[55]" pad="DDR3_0_DQ[55]_BP28" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[56]" pad="DDR3_0_DQ[56]_BN32" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[57]" pad="DDR3_0_DQ[57]_BK32" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[58]" pad="DDR3_0_DQ[58]_BN35" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[59]" pad="DDR3_0_DQ[59]_BM36" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[60]" pad="DDR3_0_DQ[60]_BM31" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[61]" pad="DDR3_0_DQ[61]_BL32" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[62]" pad="DDR3_0_DQ[62]_BK35" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQ[63]" pad="DDR3_0_DQ[63]_BL35" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[0]" pad="DDR3_0_MA[0]_BH11" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[1]" pad="DDR3_0_MA[1]_BL08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[2]" pad="DDR3_0_MA[2]_BG13" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[3]" pad="DDR3_0_MA[3]_BG11" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[4]" pad="DDR3_0_MA[4]_BD13" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[5]" pad="DDR3_0_MA[5]_BM07" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[6]" pad="DDR3_0_MA[6]_BD10" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[7]" pad="DDR3_0_MA[7]_BH08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[8]" pad="DDR3_0_MA[8]_BD08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[9]" pad="DDR3_0_MA[9]_BD15" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[10]" pad="DDR3_0_MA[10]_BN10" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[11]" pad="DDR3_0_MA[11]_BG08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[12]" pad="DDR3_0_MA[12]_BD07" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[13]" pad="DDR3_0_MA[13]_BA23" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[14]" pad="DDR3_0_MA[14]_BC11" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MA[15]" pad="DDR3_0_MA[15]_BF15" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQS[0]" pad="DDR3_0_DQS[0]_AL11" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQS[1]" pad="DDR3_0_DQS[1]_AT07" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQS[2]" pad="DDR3_0_DQS[2]_AW12" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQS[3]" pad="DDR3_0_DQS[3]_AP03" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQS[4]" pad="DDR3_0_DQS[4]_BD29" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQS[5]" pad="DDR3_0_DQS[5]_BM18" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQS[6]" pad="DDR3_0_DQS[6]_BN26" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQS[7]" pad="DDR3_0_DQS[7]_BP34" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSECC[0]" pad="DDR3_0_DQSECC[0]_BB02" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSB[0]" pad="DDR3_0_DQSB[0]_AL12" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSB[1]" pad="DDR3_0_DQSB[1]_AR07" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSB[2]" pad="DDR3_0_DQSB[2]_AW11" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSB[3]" pad="DDR3_0_DQSB[3]_AP01" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSB[4]" pad="DDR3_0_DQSB[4]_BC29" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSB[5]" pad="DDR3_0_DQSB[5]_BN17" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSB[6]" pad="DDR3_0_DQSB[6]_BL26" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSB[7]" pad="DDR3_0_DQSB[7]_BM34" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQSBECC[0]" pad="DDR3_0_DQSBECC[0]_BB04" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CK[0]" pad="DDR3_0_CK[0]_BA21" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CK[1]" pad="DDR3_0_CK[1]_BF21" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CK[2]" pad="DDR3_0_CK[2]_BG19" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CK[3]" pad="DDR3_0_CK[3]_BB19" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CKB[0]" pad="DDR3_0_CKB[0]_BC21" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CKB[1]" pad="DDR3_0_CKB[1]_BG21" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CKB[2]" pad="DDR3_0_CKB[2]_BH19" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CKB[3]" pad="DDR3_0_CKB[3]_BD19" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CKE[0]" pad="DDR3_0_CKE[0]_BG04" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CKE[1]" pad="DDR3_0_CKE[1]_BH05" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CKE[2]" pad="DDR3_0_CKE[2]_BG05" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CKE[3]" pad="DDR3_0_CKE[3]_BH03" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CSB[0]" pad="DDR3_0_CSB[0]_BE25" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CSB[1]" pad="DDR3_0_CSB[1]_BB25" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CSB[2]" pad="DDR3_0_CSB[2]_BD23" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CSB[3]" pad="DDR3_0_CSB[3]_BG26" />
<connect gate="DDR-Memory-0" pin="DDR3_0_ODT[0]" pad="DDR3_0_ODT[0]_BD26" />
<connect gate="DDR-Memory-0" pin="DDR3_0_ODT[1]" pad="DDR3_0_ODT[1]_BB26" />
<connect gate="DDR-Memory-0" pin="DDR3_0_ODT[2]" pad="DDR3_0_ODT[2]_BH25" />
<connect gate="DDR-Memory-0" pin="DDR3_0_ODT[3]" pad="DDR3_0_ODT[3]_BG25" />
<connect gate="DDR-Memory-0" pin="DDR3_0_RASB" pad="DDR3_0_RASB_BG23" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CASB" pad="DDR3_0_CASB_BH26" />
<connect gate="DDR-Memory-0" pin="DDR3_0_WEB" pad="DDR3_0_WEB_BC23" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DRAM_PWROK" pad="DDR3_0_DRAM_PWROK_BG17" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DRAMRSTB" pad="DDR3_0_DRAMRSTB_BA25" />
<connect gate="DDR-Memory-0" pin="DDR3_0_VCCA_PWROK" pad="DDR3_0_VCCA_PWROK_BE17" />
<connect gate="DDR-Memory-0" pin="DDR3_0_VREF" pad="DDR3_0_VREF_AY29" />
<connect gate="DDR-Memory-0" pin="DDR3_0_ODTPU" pad="DDR3_0_ODTPU_AW20" />
<connect gate="DDR-Memory-0" pin="DDR3_0_BS[0]" pad="DDR3_0_BS[0]_BL12" />
<connect gate="DDR-Memory-0" pin="DDR3_0_BS[1]" pad="DDR3_0_BS[1]_BL10" />
<connect gate="DDR-Memory-0" pin="DDR3_0_BS[2]" pad="DDR3_0_BS[2]_BC08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQPU" pad="DDR3_0_DQPU_AW21" />
<connect gate="DDR-Memory-0" pin="DDR3_0_CMDPU" pad="DDR3_0_CMDPU_BA26" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MON1P" pad="DDR3_0_MON1P_BP08" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MON1N" pad="DDR3_0_MON1N_BP06" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MON2P" pad="DDR3_0_MON2P_BK05" />
<connect gate="DDR-Memory-0" pin="DDR3_0_MON2N" pad="DDR3_0_MON2N_BK03" />
<connect gate="DDR-Memory-0" pin="DDR3_0_REFP" pad="DDR3_0_REFP_BN12" />
<connect gate="DDR-Memory-0" pin="DDR3_0_REFN" pad="DDR3_0_REFN_BM13" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQECC[0]" pad="DDR3_0_DQECC[0]_AY04" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQECC[1]" pad="DDR3_0_DQECC[1]_AY02" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQECC[2]" pad="DDR3_0_DQECC[2]_BD02" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQECC[3]" pad="DDR3_0_DQECC[3]_BD04" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQECC[4]" pad="DDR3_0_DQECC[4]_AW03" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQECC[5]" pad="DDR3_0_DQECC[5]_AY01" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQECC[6]" pad="DDR3_0_DQECC[6]_BC01" />
<connect gate="DDR-Memory-0" pin="DDR3_0_DQECC[7]" pad="DDR3_0_DQECC[7]_BC03" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[0]" pad="DDR3_1_DQ[0]_B39" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[1]" pad="DDR3_1_DQ[1]_D39" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[2]" pad="DDR3_1_DQ[2]_B35" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[3]" pad="DDR3_1_DQ[3]_D35" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[4]" pad="DDR3_1_DQ[4]_A39" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[5]" pad="DDR3_1_DQ[5]_C40" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[6]" pad="DDR3_1_DQ[6]_A36" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[7]" pad="DDR3_1_DQ[7]_C36" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[8]" pad="DDR3_1_DQ[8]_B32" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[9]" pad="DDR3_1_DQ[9]_C31" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[10]" pad="DDR3_1_DQ[10]_A27" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[11]" pad="DDR3_1_DQ[11]_C27" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[12]" pad="DDR3_1_DQ[12]_E32" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[13]" pad="DDR3_1_DQ[13]_D32" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[14]" pad="DDR3_1_DQ[14]_D28" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[15]" pad="DDR3_1_DQ[15]_B28" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[16]" pad="DDR3_1_DQ[16]_D23" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[17]" pad="DDR3_1_DQ[17]_B23" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[18]" pad="DDR3_1_DQ[18]_D19" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[19]" pad="DDR3_1_DQ[19]_B19" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[20]" pad="DDR3_1_DQ[20]_C24" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[21]" pad="DDR3_1_DQ[21]_D24" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[22]" pad="DDR3_1_DQ[22]_B21" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[23]" pad="DDR3_1_DQ[23]_D21" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[24]" pad="DDR3_1_DQ[24]_H30" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[25]" pad="DDR3_1_DQ[25]_H29" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[26]" pad="DDR3_1_DQ[26]_N32" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[27]" pad="DDR3_1_DQ[27]_L32" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[28]" pad="DDR3_1_DQ[28]_H32" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[29]" pad="DDR3_1_DQ[29]_J30" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[30]" pad="DDR3_1_DQ[30]_M30" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[31]" pad="DDR3_1_DQ[31]_P30" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[32]" pad="DDR3_1_DQ[32]_R15" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[33]" pad="DDR3_1_DQ[33]_R14" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[34]" pad="DDR3_1_DQ[34]_R09" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[35]" pad="DDR3_1_DQ[35]_R11" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[36]" pad="DDR3_1_DQ[36]_T17" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[37]" pad="DDR3_1_DQ[37]_U15" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[38]" pad="DDR3_1_DQ[38]_R08" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[39]" pad="DDR3_1_DQ[39]_U08" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[40]" pad="DDR3_1_DQ[40]_U04" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[41]" pad="DDR3_1_DQ[41]_U02" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[42]" pad="DDR3_1_DQ[42]_AB02" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[43]" pad="DDR3_1_DQ[43]_AB04" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[44]" pad="DDR3_1_DQ[44]_T03" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[45]" pad="DDR3_1_DQ[45]_T01" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[46]" pad="DDR3_1_DQ[46]_Y04" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[47]" pad="DDR3_1_DQ[47]_Y02" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[48]" pad="DDR3_1_DQ[48]_W14" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[49]" pad="DDR3_1_DQ[49]_W13" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[50]" pad="DDR3_1_DQ[50]_W10" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[51]" pad="DDR3_1_DQ[51]_Y11" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[52]" pad="DDR3_1_DQ[52]_Y16" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[53]" pad="DDR3_1_DQ[53]_Y14" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[54]" pad="DDR3_1_DQ[54]_W08" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[55]" pad="DDR3_1_DQ[55]_Y10" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[56]" pad="DDR3_1_DQ[56]_AC08" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[57]" pad="DDR3_1_DQ[57]_AD08" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[58]" pad="DDR3_1_DQ[58]_AD15" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[59]" pad="DDR3_1_DQ[59]_AC17" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[60]" pad="DDR3_1_DQ[60]_AC11" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[61]" pad="DDR3_1_DQ[61]_AC09" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[62]" pad="DDR3_1_DQ[62]_AC14" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQ[63]" pad="DDR3_1_DQ[63]_AC15" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[0]" pad="DDR3_1_MA[0]_H17" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[1]" pad="DDR3_1_MA[1]_G17" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[2]" pad="DDR3_1_MA[2]_G18" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[3]" pad="DDR3_1_MA[3]_P21" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[4]" pad="DDR3_1_MA[4]_M21" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[5]" pad="DDR3_1_MA[5]_H22" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[6]" pad="DDR3_1_MA[6]_J21" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[7]" pad="DDR3_1_MA[7]_J22" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[8]" pad="DDR3_1_MA[8]_H21" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[9]" pad="DDR3_1_MA[9]_M22" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[10]" pad="DDR3_1_MA[10]_L18" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[11]" pad="DDR3_1_MA[11]_P22" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[12]" pad="DDR3_1_MA[12]_G25" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[13]" pad="DDR3_1_MA[13]_G03" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[14]" pad="DDR3_1_MA[14]_G26" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MA[15]" pad="DDR3_1_MA[15]_H26" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQS[0]" pad="DDR3_1_DQS[0]_D37" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQS[1]" pad="DDR3_1_DQS[1]_D30" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQS[2]" pad="DDR3_1_DQS[2]_A21" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQS[3]" pad="DDR3_1_DQS[3]_M29" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQS[4]" pad="DDR3_1_DQS[4]_U11" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQS[5]" pad="DDR3_1_DQS[5]_W01" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQS[6]" pad="DDR3_1_DQS[6]_Y07" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQS[7]" pad="DDR3_1_DQS[7]_AD12" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSECC[0]" pad="DDR3_1_DQSECC[0]_B14" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSB[0]" pad="DDR3_1_DQSB[0]_B37" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSB[1]" pad="DDR3_1_DQSB[1]_B30" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSB[2]" pad="DDR3_1_DQSB[2]_C22" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSB[3]" pad="DDR3_1_DQSB[3]_L29" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSB[4]" pad="DDR3_1_DQSB[4]_U12" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSB[5]" pad="DDR3_1_DQSB[5]_W03" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSB[6]" pad="DDR3_1_DQSB[6]_W07" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSB[7]" pad="DDR3_1_DQSB[7]_AD11" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQSBECC[0]" pad="DDR3_1_DQSBECC[0]_D14" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CK[0]" pad="DDR3_1_CK[0]_C09" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CK[1]" pad="DDR3_1_CK[1]_G09" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CK[2]" pad="DDR3_1_CK[2]_H10" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CK[3]" pad="DDR3_1_CK[3]_J13" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CKB[0]" pad="DDR3_1_CKB[0]_D08" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CKB[1]" pad="DDR3_1_CKB[1]_H09" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CKB[2]" pad="DDR3_1_CKB[2]_G10" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CKB[3]" pad="DDR3_1_CKB[3]_L13" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CKE[0]" pad="DDR3_1_CKE[0]_N26" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CKE[1]" pad="DDR3_1_CKE[1]_N25" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CKE[2]" pad="DDR3_1_CKE[2]_L25" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CKE[3]" pad="DDR3_1_CKE[3]_L26" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CSB[0]" pad="DDR3_1_CSB[0]_K03" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CSB[1]" pad="DDR3_1_CSB[1]_N04" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CSB[2]" pad="DDR3_1_CSB[2]_L07" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CSB[3]" pad="DDR3_1_CSB[3]_K04" />
<connect gate="DDR-Memory-1" pin="DDR3_1_ODT[0]" pad="DDR3_1_ODT[0]_L02" />
<connect gate="DDR-Memory-1" pin="DDR3_1_ODT[1]" pad="DDR3_1_ODT[1]_N02" />
<connect gate="DDR-Memory-1" pin="DDR3_1_ODT[2]" pad="DDR3_1_ODT[2]_N08" />
<connect gate="DDR-Memory-1" pin="DDR3_1_ODT[3]" pad="DDR3_1_ODT[3]_L04" />
<connect gate="DDR-Memory-1" pin="DDR3_1_RASB" pad="DDR3_1_RASB_L08" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CASB" pad="DDR3_1_CASB_H04" />
<connect gate="DDR-Memory-1" pin="DDR3_1_WEB" pad="DDR3_1_WEB_N07" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DRAM_PWROK" pad="DDR3_1_DRAM_PWROK_L17" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DRAMRSTB" pad="DDR3_1_DRAMRSTB_N11" />
<connect gate="DDR-Memory-1" pin="DDR3_1_VCCA_PWROK" pad="DDR3_1_VCCA_PWROK_N17" />
<connect gate="DDR-Memory-1" pin="DDR3_1_VREF" pad="DDR3_1_VREF_R29" />
<connect gate="DDR-Memory-1" pin="DDR3_1_ODTPU" pad="DDR3_1_ODTPU_T32" />
<connect gate="DDR-Memory-1" pin="DDR3_1_BS[0]" pad="DDR3_1_BS[0]_N18" />
<connect gate="DDR-Memory-1" pin="DDR3_1_BS[1]" pad="DDR3_1_BS[1]_H18" />
<connect gate="DDR-Memory-1" pin="DDR3_1_BS[2]" pad="DDR3_1_BS[2]_H25" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQPU" pad="DDR3_1_DQPU_T26" />
<connect gate="DDR-Memory-1" pin="DDR3_1_CMDPU" pad="DDR3_1_CMDPU_T25" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MON1P" pad="DDR3_1_MON1P_E05" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MON1N" pad="DDR3_1_MON1N_C05" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MON2P" pad="DDR3_1_MON2P_A08" />
<connect gate="DDR-Memory-1" pin="DDR3_1_MON2N" pad="DDR3_1_MON2N_A06" />
<connect gate="DDR-Memory-1" pin="DDR3_1_REFP" pad="DDR3_1_REFP_J14" />
<connect gate="DDR-Memory-1" pin="DDR3_1_REFN" pad="DDR3_1_REFN_L14" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQECC[0]" pad="DDR3_1_DQECC[0]_D15" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQECC[1]" pad="DDR3_1_DQECC[1]_C15" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQECC[2]" pad="DDR3_1_DQECC[2]_D12" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQECC[3]" pad="DDR3_1_DQECC[3]_E12" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQECC[4]" pad="DDR3_1_DQECC[4]_D17" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQECC[5]" pad="DDR3_1_DQECC[5]_B17" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQECC[6]" pad="DDR3_1_DQECC[6]_C13" />
<connect gate="DDR-Memory-1" pin="DDR3_1_DQECC[7]" pad="DDR3_1_DQECC[7]_B12" />
<connect gate="Thermal-Signals" pin="THERMTRIP_N" pad="THERMTRIP_N_AT56" />
<connect gate="Thermal-Signals" pin="PROCHOT_B" pad="PROCHOT_B_BB59" />
<connect gate="Thermal-Signals" pin="MEMHOT_B" pad="MEMHOT_B_AL46" />
<connect gate="SVID-Signals" pin="SVID_ALERT_B" pad="SVID_ALERT_B_BC62" />
<connect gate="SVID-Signals" pin="SVID_DATA" pad="SVID_DATA_AW53" />
<connect gate="SVID-Signals" pin="SVID_CLK" pad="SVID_CLK_BB60" />
<connect gate="Misc-Signals" pin="NMI" pad="NMI_AL56" />
<connect gate="Misc-Signals" pin="ERROR2_B" pad="ERROR2_B_AL63" />
<connect gate="Misc-Signals" pin="ERROR1_B" pad="ERROR1_B_AL62" />
<connect gate="Misc-Signals" pin="ERROR0_B" pad="ERROR0_B_AL65" />
<connect gate="Misc-Signals" pin="IERR_B" pad="IERR_B_AM52" />
<connect gate="Misc-Signals" pin="MCERR_B" pad="MCERR_B_AL52" />
<connect gate="Misc-Signals" pin="UART1_RXD" pad="UART1_RXD_AG50" />
<connect gate="Misc-Signals" pin="UART1_TXD" pad="UART1_TXD_AH50" />
<connect gate="Misc-Signals" pin="SMB_CLK0" pad="SMB_CLK0_AN62" />
<connect gate="Misc-Signals" pin="SMB_DATA0" pad="SMB_DATA0_AP62" />
<connect gate="Misc-Signals" pin="SMBALRT_N0" pad="SMBALRT_N0_AL58" />
<connect gate="Misc-Signals" pin="SMB_DATA1" pad="SMB_DATA1_AN63" />
<connect gate="Misc-Signals" pin="SMB_CLK1" pad="SMB_CLK1_AR63" />
<connect gate="Misc-Signals" pin="SMB_DATA2" pad="SMB_DATA2_AN65" />
<connect gate="Misc-Signals" pin="SMB_CLK2" pad="SMB_CLK2_AR65" />
<connect gate="SATA2-Signals" pin="SATA_GP0" pad="SATA_GP0_AT63" />
<connect gate="SATA2-Signals" pin="SATA_LEDN" pad="SATA_LEDN_AL49" />
<connect gate="SATA2-Signals" pin="SATA_TXP[0]" pad="SATA_TXP[0]_B57" />
<connect gate="SATA2-Signals" pin="SATA_TXP[1]" pad="SATA_TXP[1]_E58" />
<connect gate="SATA2-Signals" pin="SATA_TXP[2]" pad="SATA_TXP[2]_C54" />
<connect gate="SATA2-Signals" pin="SATA_TXP[3]" pad="SATA_TXP[3]_D53" />
<connect gate="SATA2-Signals" pin="SATA_TXN[0]" pad="SATA_TXN[0]_D57" />
<connect gate="SATA2-Signals" pin="SATA_TXN[1]" pad="SATA_TXN[1]_E57" />
<connect gate="SATA2-Signals" pin="SATA_TXN[2]" pad="SATA_TXN[2]_A54" />
<connect gate="SATA2-Signals" pin="SATA_TXN[3]" pad="SATA_TXN[3]_B53" />
<connect gate="SATA2-Signals" pin="SATA_RXP[0]" pad="SATA_RXP[0]_H62" />
<connect gate="SATA2-Signals" pin="SATA_RXP[1]" pad="SATA_RXP[1]_G62" />
<connect gate="SATA2-Signals" pin="SATA_RXP[2]" pad="SATA_RXP[2]_E62" />
<connect gate="SATA2-Signals" pin="SATA_RXP[3]" pad="SATA_RXP[3]_D60" />
<connect gate="SATA2-Signals" pin="SATA_RXN[0]" pad="SATA_RXN[0]_H63" />
<connect gate="SATA2-Signals" pin="SATA_RXN[1]" pad="SATA_RXN[1]_G64" />
<connect gate="SATA2-Signals" pin="SATA_RXN[2]" pad="SATA_RXN[2]_C62" />
<connect gate="SATA2-Signals" pin="SATA_RXN[3]" pad="SATA_RXN[3]_C60" />
<connect gate="SATA2-Signals" pin="SATA_REFCLKP" pad="SATA_REFCLKP_J54" />
<connect gate="SATA2-Signals" pin="SATA_REFCLKN" pad="SATA_REFCLKN_L54" />
<connect gate="SATA2-Signals" pin="SATA_OBSP" pad="SATA_OBSP_J52" />
<connect gate="SATA2-Signals" pin="SATA_OBSN" pad="SATA_OBSN_L52" />
<connect gate="SATA3-Signals" pin="SATA3_GP0" pad="SATA3_GP0_AH51" />
<connect gate="SATA3-Signals" pin="SATA3_LEDN" pad="SATA3_LEDN_AH54" />
<connect gate="SATA3-Signals" pin="SATA3_TXP[0]" pad="SATA3_TXP[0]_R66" />
<connect gate="SATA3-Signals" pin="SATA3_TXP[1]" pad="SATA3_TXP[1]_R63" />
<connect gate="SATA3-Signals" pin="SATA3_TXN[0]" pad="SATA3_TXN[0]_T64" />
<connect gate="SATA3-Signals" pin="SATA3_TXN[1]" pad="SATA3_TXN[1]_R65" />
<connect gate="SATA3-Signals" pin="SATA3_RXP[0]" pad="SATA3_RXP[0]_M62" />
<connect gate="SATA3-Signals" pin="SATA3_RXP[1]" pad="SATA3_RXP[1]_L63" />
<connect gate="SATA3-Signals" pin="SATA3_RXN[0]" pad="SATA3_RXN[0]_M64" />
<connect gate="SATA3-Signals" pin="SATA3_RXN[1]" pad="SATA3_RXN[1]_L65" />
<connect gate="SATA3-Signals" pin="SATA3_REFCLKP" pad="SATA3_REFCLKP_L57" />
<connect gate="SATA3-Signals" pin="SATA3_REFCLKN" pad="SATA3_REFCLKN_L59" />
<connect gate="SATA3-Signals" pin="SATA3_OBSP" pad="SATA3_OBSP_R55" />
<connect gate="SATA3-Signals" pin="SATA3_OBSN" pad="SATA3_OBSN_R53" />
<connect gate="PCIe-Signals" pin="FLEX_CLK_SE0" pad="FLEX_CLK_SE0_AH59" />
<connect gate="PCIe-Signals" pin="FLEX_CLK_SE1" pad="FLEX_CLK_SE1_AG56" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[0]" pad="PCIE_TXP[0]_BK60" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[1]" pad="PCIE_TXP[1]_BL59" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[2]" pad="PCIE_TXP[2]_BL57" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[3]" pad="PCIE_TXP[3]_BL55" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[4]" pad="PCIE_TXP[4]_BM54" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[5]" pad="PCIE_TXP[5]_BN53" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[6]" pad="PCIE_TXP[6]_BL52" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[7]" pad="PCIE_TXP[7]_BN50" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[8]" pad="PCIE_TXP[8]_BP49" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[9]" pad="PCIE_TXP[9]_BN48" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[10]" pad="PCIE_TXP[10]_BN46" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[11]" pad="PCIE_TXP[11]_BN44" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[12]" pad="PCIE_TXP[12]_BP43" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[13]" pad="PCIE_TXP[13]_BL41" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[14]" pad="PCIE_TXP[14]_BM40" />
<connect gate="PCIe-Signals" pin="PCIE_TXP[15]" pad="PCIE_TXP[15]_BN39" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[0]" pad="PCIE_TXN[0]_BL61" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[1]" pad="PCIE_TXN[1]_BM58" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[2]" pad="PCIE_TXN[2]_BN57" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[3]" pad="PCIE_TXN[3]_BN55" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[4]" pad="PCIE_TXN[4]_BK54" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[5]" pad="PCIE_TXN[5]_BL53" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[6]" pad="PCIE_TXN[6]_BM52" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[7]" pad="PCIE_TXN[7]_BL50" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[8]" pad="PCIE_TXN[8]_BM49" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[9]" pad="PCIE_TXN[9]_BL48" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[10]" pad="PCIE_TXN[10]_BL46" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[11]" pad="PCIE_TXN[11]_BL44" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[12]" pad="PCIE_TXN[12]_BM43" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[13]" pad="PCIE_TXN[13]_BN41" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[14]" pad="PCIE_TXN[14]_BK40" />
<connect gate="PCIe-Signals" pin="PCIE_TXN[15]" pad="PCIE_TXN[15]_BL39" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[0]" pad="PCIE_RXP[0]_BE63" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[1]" pad="PCIE_RXP[1]_BJ63" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[2]" pad="PCIE_RXP[2]_BJ62" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[3]" pad="PCIE_RXP[3]_BG58" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[4]" pad="PCIE_RXP[4]_BG57" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[5]" pad="PCIE_RXP[5]_BD54" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[6]" pad="PCIE_RXP[6]_BF53" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[7]" pad="PCIE_RXP[7]_BE50" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[8]" pad="PCIE_RXP[8]_BG49" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[9]" pad="PCIE_RXP[9]_BD46" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[10]" pad="PCIE_RXP[10]_BF45" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[11]" pad="PCIE_RXP[11]_BG42" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[12]" pad="PCIE_RXP[12]_BE41" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[13]" pad="PCIE_RXP[13]_BF38" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[14]" pad="PCIE_RXP[14]_BD37" />
<connect gate="PCIe-Signals" pin="PCIE_RXP[15]" pad="PCIE_RXP[15]_BE34" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[0]" pad="PCIE_RXN[0]_BE64" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[1]" pad="PCIE_RXN[1]_BH64" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[2]" pad="PCIE_RXN[2]_BK62" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[3]" pad="PCIE_RXN[3]_BH58" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[4]" pad="PCIE_RXN[4]_BH57" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[5]" pad="PCIE_RXN[5]_BF54" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[6]" pad="PCIE_RXN[6]_BG53" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[7]" pad="PCIE_RXN[7]_BG50" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[8]" pad="PCIE_RXN[8]_BH49" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[9]" pad="PCIE_RXN[9]_BF46" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[10]" pad="PCIE_RXN[10]_BG45" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[11]" pad="PCIE_RXN[11]_BH42" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[12]" pad="PCIE_RXN[12]_BG41" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[13]" pad="PCIE_RXN[13]_BG38" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[14]" pad="PCIE_RXN[14]_BF37" />
<connect gate="PCIe-Signals" pin="PCIE_RXN[15]" pad="PCIE_RXN[15]_BG34" />
<connect gate="PCIe-Signals" pin="PCIE_REFCLKN" pad="PCIE_REFCLKN_BD49" />
<connect gate="PCIe-Signals" pin="PCIE_REFCLKP" pad="PCIE_REFCLKP_BB49" />
<connect gate="PCIe-Signals" pin="PCIE_OBSP" pad="PCIE_OBSP_BC38" />
<connect gate="PCIe-Signals" pin="PCIE_OBSN" pad="PCIE_OBSN_BA38" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_TXP[0]" pad="GBE_TXP[0]_D48" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_TXP[1]" pad="GBE_TXP[1]_D46" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_TXP[2]" pad="GBE_TXP[2]_D44" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_TXP[3]" pad="GBE_TXP[3]_C42" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_TXN[0]" pad="GBE_TXN[0]_B48" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_TXN[1]" pad="GBE_TXN[1]_B46" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_TXN[2]" pad="GBE_TXN[2]_B44" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_TXN[3]" pad="GBE_TXN[3]_A42" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_RXP[0]" pad="GBE_RXP[0]_H48" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_RXP[1]" pad="GBE_RXP[1]_J46" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_RXP[2]" pad="GBE_RXP[2]_J44" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_RXP[3]" pad="GBE_RXP[3]_G42" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_RXN[0]" pad="GBE_RXN[0]_K48" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_RXN[1]" pad="GBE_RXN[1]_L46" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_RXN[2]" pad="GBE_RXN[2]_L44" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_RXN[3]" pad="GBE_RXN[3]_H42" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_REFCLKP" pad="GBE_REFCLKP_B50" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_REFCLKN" pad="GBE_REFCLKN_D50" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_OBSP" pad="GBE_OBSP_G50" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_OBSN" pad="GBE_OBSN_H50" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_SMBD" pad="GBE_SMBD_T59" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_SMBCLK" pad="GBE_SMBCLK_P50" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_SMBALRT_N" pad="GBE_SMBALRT_N_T55" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_SDP0_0" pad="GBE_SDP0_0_T58" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_SDP0_1" pad="GBE_SDP0_1_T48" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_LED0" pad="GBE_LED0_P46" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_LED1" pad="GBE_LED1_W50" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_LED2" pad="GBE_LED2_P48" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_LED3" pad="GBE_LED3_R58" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="NCSI_RXD1" pad="NCSI_RXD1_V63" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_MDIO0_I2C_CLK" pad="GBE_MDIO0_I2C_CLK_W56" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_MDIO0_I2C_DATA" pad="GBE_MDIO0_I2C_DATA_W59" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_MDIO1_I2C_CLK" pad="GBE_MDIO1_I2C_CLK_Y54" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GBE_MDIO1_I2C_DATA" pad="GBE_MDIO1_I2C_DATA_Y53" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="GPIO_SUS1" pad="GPIO_SUS1_W54" />
<connect gate="GbE-SMBus-NC-SI-Signals" pin="NCSI_ARB_OUT" pad="NCSI_ARB_OUT_Y59" />
<connect gate="GbE-EEPROM-Signals" pin="GBE_EE_DI" pad="GBE_EE_DI_W51" />
<connect gate="GbE-EEPROM-Signals" pin="GBE_EE_DO" pad="GBE_EE_DO_W60" />
<connect gate="GbE-EEPROM-Signals" pin="GBE_EE_SK" pad="GBE_EE_SK_T50" />
<connect gate="GbE-EEPROM-Signals" pin="GBE_EE_CS_N" pad="GBE_EE_CS_N_R59" />
<connect gate="LPC-Interface-Signals" pin="LPC_AD0" pad="LPC_AD0_AG54" />
<connect gate="LPC-Interface-Signals" pin="LPC_AD1" pad="LPC_AD1_AM53" />
<connect gate="LPC-Interface-Signals" pin="LPC_AD2" pad="LPC_AD2_AL53" />
<connect gate="LPC-Interface-Signals" pin="LPC_AD3" pad="LPC_AD3_AG59" />
<connect gate="LPC-Interface-Signals" pin="LPC_FRAMEB" pad="LPC_FRAMEB_AH56" />
<connect gate="LPC-Interface-Signals" pin="LPC_CLKOUT0" pad="LPC_CLKOUT0_AG51" />
<connect gate="LPC-Interface-Signals" pin="LPC_CLKOUT1" pad="LPC_CLKOUT1_AM49" />
<connect gate="LPC-Interface-Signals" pin="LPC_CLKRUNB" pad="LPC_CLKRUNB_AH48" />
<connect gate="LPC-Interface-Signals" pin="ILB_SERIRQ" pad="ILB_SERIRQ_AT50" />
<connect gate="RTC-Well-Signals" pin="RTEST_B" pad="RTEST_B_AD50" />
<connect gate="RTC-Well-Signals" pin="RSMRST_B" pad="RSMRST_B_AC47" />
<connect gate="RTC-Well-Signals" pin="COREPWROK" pad="COREPWROK_AH60" />
<connect gate="RTC-Well-Signals" pin="SRTCRST_B" pad="SRTCRST_B_AD49" />
<connect gate="RTC-Well-Signals" pin="BRTCX1_PAD" pad="BRTCX1_PAD_AJ65" />
<connect gate="RTC-Well-Signals" pin="BRTCX2_PAD" pad="BRTCX2_PAD_AJ63" />
<connect gate="RTC-Well-Signals" pin="BVCCRTC_EXTPAD" pad="BVCCRTC_EXTPAD_AD55" />
<connect gate="GPIO-SUS-Signals" pin="GPIO_SUS0" pad="GPIO_SUS0_V66" />
<connect gate="GPIO-SUS-Signals" pin="GPIO_SUS2" pad="GPIO_SUS2_T53" />
<connect gate="PMU-Signals" pin="CPU_RESET_B" pad="CPU_RESET_B_Y63" />
<connect gate="PMU-Signals" pin="SUSPWRDNACK" pad="SUSPWRDNACK_Y57" />
<connect gate="PMU-Signals" pin="PMU_SUSCLK" pad="PMU_SUSCLK_AD58" />
<connect gate="PMU-Signals" pin="PMU_SLP_DDRVTT_B" pad="PMU_SLP_DDRVTT_B_AC52" />
<connect gate="PMU-Signals" pin="PMU_SLP_S45_B" pad="PMU_SLP_S45_B_V64" />
<connect gate="PMU-Signals" pin="PMU_SLP_S3_B" pad="PMU_SLP_S3_B_AF65" />
<connect gate="PMU-Signals" pin="PMU_SLP_LAN_B" pad="PMU_SLP_LAN_B_Y50" />
<connect gate="PMU-Signals" pin="PMU_WAKE_B" pad="PMU_WAKE_B_AD66" />
<connect gate="PMU-Signals" pin="PMU_PWRBTN_B" pad="PMU_PWRBTN_B_AC49" />
<connect gate="PMU-Signals" pin="PMU_RESETBUTTON_B" pad="PMU_RESETBUTTON_B_AM58" />
<connect gate="PMU-Signals" pin="PMU_PLTRST_B" pad="PMU_PLTRST_B_AE62" />
<connect gate="PMU-Signals" pin="SUS_STAT_B" pad="SUS_STAT_B_AB65" />
<connect gate="USB2-Signals" pin="USB_DP[0]" pad="USB_DP[0]_AY46" />
<connect gate="USB2-Signals" pin="USB_DP[1]" pad="USB_DP[1]_BA45" />
<connect gate="USB2-Signals" pin="USB_DP[2]" pad="USB_DP[2]_BD42" />
<connect gate="USB2-Signals" pin="USB_DP[3]" pad="USB_DP[3]_BB41" />
<connect gate="USB2-Signals" pin="USB_DN[0]" pad="USB_DN[0]_BA46" />
<connect gate="USB2-Signals" pin="USB_DN[1]" pad="USB_DN[1]_BC45" />
<connect gate="USB2-Signals" pin="USB_DN[2]" pad="USB_DN[2]_BB42" />
<connect gate="USB2-Signals" pin="USB_DN[3]" pad="USB_DN[3]_BA41" />
<connect gate="USB2-Signals" pin="USB_REFCLKN" pad="USB_REFCLKN_BA50" />
<connect gate="USB2-Signals" pin="USB_REFCLKP" pad="USB_REFCLKP_BB50" />
<connect gate="USB2-Signals" pin="USB_OC0_B" pad="USB_OC0_B_AD63" />
<connect gate="USB2-Signals" pin="USB_RCOMPO" pad="USB_RCOMPO_AT48" />
<connect gate="USB2-Signals" pin="USB_RCOMPI" pad="USB_RCOMPI_AT46" />
<connect gate="USB2-Signals" pin="USB_OBSP" pad="USB_OBSP_AR48" />
<connect gate="USB2-Signals" pin="VSSA_USB[0]" pad="VSSA_USB[0]_AW44" />
<connect gate="USB2-Signals" pin="VSSA_USB[1]" pad="VSSA_USB[1]_AU44" />
<connect gate="SPI-Signals" pin="SPI_CS0_B" pad="SPI_CS0_B_Y65" />
<connect gate="SPI-Signals" pin="SPI_CS1_B" pad="SPI_CS1_B_AC58" />
<connect gate="SPI-Signals" pin="SPI_MISO" pad="SPI_MISO_AD59" />
<connect gate="SPI-Signals" pin="SPI_MOSI" pad="SPI_MOSI_AB62" />
<connect gate="SPI-Signals" pin="SPI_CLK" pad="SPI_CLK_AF46" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT_CLK0" pad="DFX_PORT_CLK0_AV63" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT_CLK1" pad="DFX_PORT_CLK1_AV65" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[0]" pad="DFX_PORT[0]_BC64" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[1]" pad="DFX_PORT[1]_AY58" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[2]" pad="DFX_PORT[2]_AW58" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[3]" pad="DFX_PORT[3]_AR57" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[4]" pad="DFX_PORT[4]_AT54" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[5]" pad="DFX_PORT[5]_AY56" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[6]" pad="DFX_PORT[6]_AY63" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[7]" pad="DFX_PORT[7]_AW62" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[8]" pad="DFX_PORT[8]_AY59" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[9]" pad="DFX_PORT[9]_AT60" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[10]" pad="DFX_PORT[10]_BB63" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[11]" pad="DFX_PORT[11]_AT59" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[12]" pad="DFX_PORT[12]_AW64" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[13]" pad="DFX_PORT[13]_AW66" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[14]" pad="DFX_PORT[14]_AY65" />
<connect gate="GPIO-DFX-Signals" pin="DFX_PORT[15]" pad="DFX_PORT[15]_AR59" />
<connect gate="GPIO-DFX-Signals" pin="CTBTRIGINOUT" pad="CTBTRIGINOUT_AM47" />
<connect gate="GPIO-DFX-Signals" pin="CTBTRIGOUT" pad="CTBTRIGOUT_AL47" />
<connect gate="GPIO-DFX-Signals" pin="RCOMP_CORE_LVT" pad="RCOMP_CORE_LVT_AG46" />
<connect gate="Clock-Receiver-Signals" pin="HPLL_REFP" pad="HPLL_REFP_L37" />
<connect gate="Clock-Receiver-Signals" pin="HPLL_REFN" pad="HPLL_REFN_J37" />
<connect gate="Clock-Receiver-Signals" pin="CLK14_IN" pad="CLK14_IN_AM56" />
<connect gate="Tap-Port/ITP-Signals" pin="TCK" pad="TCK_AD65" />
<connect gate="Tap-Port/ITP-Signals" pin="TRST_B" pad="TRST_B_AA46" />
<connect gate="Tap-Port/ITP-Signals" pin="TMS" pad="TMS_AC53" />
<connect gate="Tap-Port/ITP-Signals" pin="TDI" pad="TDI_AC56" />
<connect gate="Tap-Port/ITP-Signals" pin="TDO" pad="TDO_AF63" />
<connect gate="Tap-Port/ITP-Signals" pin="CX_PRDY_B" pad="CX_PRDY_B_AW56" />
<connect gate="Tap-Port/ITP-Signals" pin="CX_PREQ_B" pad="CX_PREQ_B_AY53" />
</connects>                            <technologies>                                <technology name=""/>                            </technologies>                        </device>                    </devices>                </deviceset>            </devicesets>        </library>    </drawing></eagle>