# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do simulation_min_fir.do
# ===================================================
# INFO: STARTING FINAL MINIMUM SYSTEM TEST
# ===================================================
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work work 
# Copying /mount/hanz/Data/PKT/quartus/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# INFO: Compiling VHDL source files...
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:03:11 on Jun 20,2025
# vcom -reportprogress 300 -work work -2008 ../uart_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_tx
# -- Compiling architecture rtl of uart_tx
# End time: 22:03:11 on Jun 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:03:11 on Jun 20,2025
# vcom -reportprogress 300 -work work -2008 ../fir_filter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir_filter
# -- Compiling architecture rtl of fir_filter
# End time: 22:03:11 on Jun 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:03:11 on Jun 20,2025
# vcom -reportprogress 300 -work work -2008 ../tx_packet_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tx_packet_gen
# -- Compiling architecture rtl of tx_packet_gen
# End time: 22:03:11 on Jun 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:03:11 on Jun 20,2025
# vcom -reportprogress 300 -work work -2008 ./tb_wrapper/min_system_fir_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity min_system_fir_test
# -- Compiling architecture structural of min_system_fir_test
# End time: 22:03:11 on Jun 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# INFO: Compilation complete.
# INFO: Loading min_system_fir_test entity into simulator...
# vsim -voptargs=""+acc"" work.min_system_fir_test 
# Start time: 22:03:11 on Jun 20,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tx_packet_gen(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "uart_tx(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.min_system_fir_test(structural)#1
# Loading ieee.numeric_std(body)
# Loading work.fir_filter(rtl)#1
# Loading work.tx_packet_gen(rtl)#1
# Loading work.uart_tx(rtl)#1
# INFO: Adding signals to wave window...
# --- Starting Sine Wave Test Procedure ---
# Applying reset...
# Reset released.
# Beginning stimulus loop...
# --- Test Procedure Finished ---
# 0 ns
# 10500420 ns
# End time: 22:03:55 on Jun 20,2025, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
