TRACE::2024-02-24.02:40:21::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:21::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:21::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:21::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:21::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-24.02:40:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-02-24.02:40:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-02-24.02:40:23::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2024-02-24.02:40:23::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-02-24.02:40:23::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-24.02:40:23::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-24.02:40:23::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-24.02:40:23::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:23::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:23::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:23::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:23::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:23::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:23::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-02-24.02:40:23::SCWPlatform::Generating the sources  .
TRACE::2024-02-24.02:40:23::SCWBDomain::Generating boot domain sources.
TRACE::2024-02-24.02:40:23::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-02-24.02:40:23::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:23::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:23::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-24.02:40:23::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:23::SCWMssOS::mss does not exists at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:23::SCWMssOS::Creating sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:23::SCWMssOS::Adding the swdes entry, created swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:23::SCWMssOS::updating the scw layer changes to swdes at   D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:23::SCWMssOS::Writing mss at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:23::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-24.02:40:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-02-24.02:40:23::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-02-24.02:40:23::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-24.02:40:30::SCWPlatform::Generating sources Done.
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-24.02:40:30::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-24.02:40:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-24.02:40:30::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:30::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:30::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:30::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:30::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-24.02:40:30::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:30::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:30::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:30::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:30::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-24.02:40:30::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-24.02:40:30::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:30::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:30::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::mss does not exists at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::Creating sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::Adding the swdes entry, created swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::updating the scw layer changes to swdes at   D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::Writing mss at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:30::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-24.02:40:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-02-24.02:40:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-02-24.02:40:30::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-24.02:40:30::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-24.02:40:33::SCWMssOS::Writing the mss file completed D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-02-24.02:40:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-24.02:40:33::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-24.02:40:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-24.02:40:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-24.02:40:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-24.02:40:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-24.02:40:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-02-24.02:40:33::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-24.02:40:33::SCWSystem::Not a boot domain 
LOG::2024-02-24.02:40:33::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-24.02:40:33::SCWDomain::Generating domain artifcats
TRACE::2024-02-24.02:40:33::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-24.02:40:33::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-24.02:40:33::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-24.02:40:33::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-24.02:40:33::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-24.02:40:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-24.02:40:33::SCWDomain::Skipping the build for domain :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-24.02:40:33::SCWMssOS::skipping the bsp build ... 
TRACE::2024-02-24.02:40:33::SCWMssOS::Copying to export directory.
TRACE::2024-02-24.02:40:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-24.02:40:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-02-24.02:40:33::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-02-24.02:40:33::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-24.02:40:33::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-02-24.02:40:33::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-02-24.02:40:33::SCWPlatform::Started preparing the platform 
TRACE::2024-02-24.02:40:33::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-02-24.02:40:33::SCWSystem::dir created 
TRACE::2024-02-24.02:40:33::SCWSystem::Writing the bif 
TRACE::2024-02-24.02:40:33::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-24.02:40:33::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-24.02:40:33::SCWPlatform::Completed generating the platform
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-24.02:40:33::SCWPlatform::updated the xpfm file.
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-02-24.02:40:33::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-24.02:40:33::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-24.02:40:33::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-24.02:40:33::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-24.02:40:33::SCWDomain::Generating domain artifcats
TRACE::2024-02-24.02:40:33::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-24.02:40:33::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-24.02:40:33::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-24.02:40:33::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-24.02:40:33::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-24.02:40:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-24.02:40:33::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-24.02:40:33::SCWMssOS::skipping the bsp build ... 
TRACE::2024-02-24.02:40:33::SCWMssOS::Copying to export directory.
TRACE::2024-02-24.02:40:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-24.02:40:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-02-24.02:40:33::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-02-24.02:40:33::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-24.02:40:33::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-02-24.02:40:33::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-02-24.02:40:33::SCWPlatform::Started preparing the platform 
TRACE::2024-02-24.02:40:33::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-02-24.02:40:33::SCWSystem::dir created 
TRACE::2024-02-24.02:40:33::SCWSystem::Writing the bif 
TRACE::2024-02-24.02:40:33::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-24.02:40:33::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-24.02:40:33::SCWPlatform::Completed generating the platform
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:40:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:40:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:40:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:40:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:40:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:40:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:40:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:40:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:40:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-24.02:40:33::SCWPlatform::updated the xpfm file.
LOG::2024-02-24.02:41:42::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-24.02:41:42::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-24.02:41:42::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-24.02:41:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-24.02:41:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-24.02:41:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-24.02:41:42::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-02-24.02:41:42::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:41:42::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:41:42::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:41:42::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:41:42::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:41:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:41:42::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:41:42::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:41:42::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:41:42::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-24.02:41:42::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-24.02:41:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-24.02:41:42::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-02-24.02:41:42::SCWBDomain::make: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-24.02:41:42::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-24.02:41:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-24.02:41:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-24.02:41:42::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-24.02:41:42::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-24.02:41:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-24.02:41:42::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-24.02:41:42::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-24.02:41:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-24.02:41:42::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-24.02:41:42::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-24.02:41:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:41:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:41:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-24.02:41:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-24.02:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:41:43::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:41:43::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-24.02:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:43::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-24.02:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:43::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-24.02:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:43::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-24.02:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-24.02:41:43::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-24.02:41:43::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-24.02:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:43::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:43::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-24.02:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:41:43::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:41:43::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-24.02:41:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-24.02:41:43::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-24.02:41:43::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-24.02:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-24.02:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-24.02:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-24.02:41:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-24.02:41:45::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-24.02:41:45::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:41:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:41:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-02-24.02:41:45::SCWBDomain::make -j 18 --no-print-directory par_libs

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-24.02:41:45::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-24.02:41:45::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-24.02:41:45::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-24.02:41:45::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-24.02:41:45::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-24.02:41:45::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:41:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:41:45::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:41:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:41:45::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:45::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:45::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-24.02:41:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-24.02:41:45::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-24.02:41:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:41:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:41:45::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-24.02:41:46::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-24.02:41:46::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-24.02:41:46::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-24.02:41:46::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-24.02:41:46::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-24.02:41:46::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-24.02:41:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-24.02:41:46::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:41:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:41:46::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-24.02:41:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-24.02:41:46::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:41:46::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:41:46::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:41:46::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:41:46::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:41:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:41:46::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:41:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:41:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-24.02:41:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:41:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:41:46::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-24.02:41:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-24.02:41:47::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-24.02:41:47::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-24.02:41:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-24.02:41:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:41:47::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:41:47::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-24.02:41:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:41:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:41:47::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-24.02:41:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:41:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:41:47::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:49::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-02-24.02:41:49::SCWBDomain::make --no-print-directory archive

TRACE::2024-02-24.02:41:49::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-24.02:41:49::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-02-24.02:41:49::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-02-24.02:41:49::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-02-24.02:41:49::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-02-24.02:41:49::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-02-24.02:41:49::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-02-24.02:41:49::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-02-24.02:41:49::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-02-24.02:41:49::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-02-24.02:41:49::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-02-24.02:41:49::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-02-24.02:41:49::SCWBDomain::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-02-24.02:41:49::SCWBDomain::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-02-24.02:41:49::SCWBDomain::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-02-24.02:41:49::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-02-24.02:41:49::SCWBDomain::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-02-24.02:41:49::SCWBDomain::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-02-24.02:41:49::SCWBDomain::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-02-24.02:41:49::SCWBDomain::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-02-24.02:41:49::SCWBDomain::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xs
TRACE::2024-02-24.02:41:49::SCWBDomain::cugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2024-02-24.02:41:49::SCWBDomain::0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o p
TRACE::2024-02-24.02:41:49::SCWBDomain::s7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_self
TRACE::2024-02-24.02:41:49::SCWBDomain::test.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g
TRACE::2024-02-24.02:41:49::SCWBDomain::.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime
TRACE::2024-02-24.02:41:49::SCWBDomain::_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-02-24.02:41:49::SCWBDomain::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-24.02:41:49::SCWBDomain::'Finished building libraries'

TRACE::2024-02-24.02:41:49::SCWBDomain::make: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-24.02:41:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-02-24.02:41:49::SCWBDomain::exa9_0/include -I.

TRACE::2024-02-24.02:41:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-24.02:41:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-24.02:41:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-24.02:41:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-24.02:41:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-02-24.02:41:49::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-24.02:41:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-24.02:41:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-24.02:41:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-02-24.02:41:50::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-24.02:41:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-24.02:41:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-24.02:41:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-24.02:41:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-24.02:41:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-24.02:41:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-24.02:41:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-02-24.02:41:50::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-24.02:41:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-24.02:41:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-24.02:41:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-02-24.02:41:50::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-24.02:41:50::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-02-24.02:41:50::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-02-24.02:41:50::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-02-24.02:41:50::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7
TRACE::2024-02-24.02:41:50::SCWBDomain::_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-02-24.02:41:51::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-24.02:41:51::SCWSystem::Not a boot domain 
LOG::2024-02-24.02:41:51::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-24.02:41:51::SCWDomain::Generating domain artifcats
TRACE::2024-02-24.02:41:51::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-24.02:41:51::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-24.02:41:51::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-24.02:41:51::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-24.02:41:51::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:41:51::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:41:51::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:41:51::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:41:51::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:41:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:41:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:41:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:41:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:41:51::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:41:51::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:41:51::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:41:51::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-24.02:41:51::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:41:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-24.02:41:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-24.02:41:51::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-24.02:41:51::SCWMssOS::doing bsp build ... 
TRACE::2024-02-24.02:41:51::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-24.02:41:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-24.02:41:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-24.02:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-24.02:41:51::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-24.02:41:51::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-24.02:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-24.02:41:51::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-24.02:41:51::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-24.02:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-24.02:41:51::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-24.02:41:51::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-24.02:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:41:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:41:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-24.02:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-24.02:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:41:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:41:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-24.02:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-24.02:41:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-24.02:41:51::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-24.02:41:51::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:52::SCWMssOS::"includes"

TRACE::2024-02-24.02:41:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-24.02:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-24.02:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-24.02:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-24.02:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-24.02:41:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-24.02:41:53::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-24.02:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-24.02:41:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:41:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:41:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-24.02:41:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:41:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:41:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-24.02:41:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:41:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:41:54::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-24.02:41:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-24.02:41:54::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-24.02:41:54::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:54::SCWMssOS::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-24.02:41:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-24.02:41:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:41:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:41:54::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:41:54::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-02-24.02:42:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-24.02:42:03::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-02-24.02:42:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-24.02:42:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-24.02:42:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-24.02:42:03::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-24.02:42:03::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-24.02:42:03::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-24.02:42:03::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-24.02:42:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-24.02:42:03::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-24.02:42:03::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-24.02:42:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:42:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:42:03::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-24.02:42:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:42:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:42:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-24.02:42:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:42:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:42:03::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:42:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:42:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-24.02:42:04::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-24.02:42:04::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:42:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:42:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:42:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:42:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:42:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:42:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::"includes"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-24.02:42:04::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-24.02:42:04::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:42:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:42:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:42:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:42:04::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-24.02:42:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-24.02:42:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-24.02:42:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-24.02:42:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-24.02:42:04::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-24.02:42:04::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-24.02:42:04::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-24.02:42:04::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-24.02:42:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-24.02:42:04::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:42:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:42:04::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-24.02:42:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-24.02:42:04::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:42:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:42:04::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-24.02:42:04::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-24.02:42:04::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-24.02:42:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:42:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:42:04::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-24.02:42:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:42:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:42:05::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-24.02:42:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-24.02:42:05::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-24.02:42:05::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-24.02:42:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:42:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:42:05::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-24.02:42:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-24.02:42:05::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-24.02:42:05::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-24.02:42:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-24.02:42:05::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-24.02:42:05::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-24.02:42:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-24.02:42:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-24.02:42:05::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-24.02:42:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-24.02:42:07::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-24.02:42:07::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-24.02:42:07::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-02-24.02:42:07::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getent
TRACE::2024-02-24.02:42:07::SCWMssOS::ropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortex
TRACE::2024-02-24.02:42:07::SCWMssOS::a9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2024-02-24.02:42:07::SCWMssOS::ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tra
TRACE::2024-02-24.02:42:07::SCWMssOS::nslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.
TRACE::2024-02-24.02:42:07::SCWMssOS::o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest
TRACE::2024-02-24.02:42:07::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevc
TRACE::2024-02-24.02:42:07::SCWMssOS::fg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/l
TRACE::2024-02-24.02:42:07::SCWMssOS::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/
TRACE::2024-02-24.02:42:07::SCWMssOS::xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2024-02-24.02:42:07::SCWMssOS::a9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7
TRACE::2024-02-24.02:42:07::SCWMssOS::_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7
TRACE::2024-02-24.02:42:07::SCWMssOS::_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-
TRACE::2024-02-24.02:42:07::SCWMssOS::crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_
TRACE::2024-02-24.02:42:07::SCWMssOS::exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/
TRACE::2024-02-24.02:42:07::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7
TRACE::2024-02-24.02:42:07::SCWMssOS::_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o 
TRACE::2024-02-24.02:42:07::SCWMssOS::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/
TRACE::2024-02-24.02:42:07::SCWMssOS::xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscu
TRACE::2024-02-24.02:42:07::SCWMssOS::gic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa
TRACE::2024-02-24.02:42:07::SCWMssOS::9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit
TRACE::2024-02-24.02:42:07::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2024-02-24.02:42:07::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.
TRACE::2024-02-24.02:42:07::SCWMssOS::o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o
TRACE::2024-02-24.02:42:07::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_op
TRACE::2024-02-24.02:42:07::SCWMssOS::tions.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-24.02:42:07::SCWMssOS::'Finished building libraries'

TRACE::2024-02-24.02:42:07::SCWMssOS::Copying to export directory.
TRACE::2024-02-24.02:42:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-24.02:42:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-24.02:42:09::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-24.02:42:09::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-02-24.02:42:09::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-02-24.02:42:09::SCWPlatform::Started preparing the platform 
TRACE::2024-02-24.02:42:09::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-02-24.02:42:09::SCWSystem::dir created 
TRACE::2024-02-24.02:42:09::SCWSystem::Writing the bif 
TRACE::2024-02-24.02:42:09::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-24.02:42:09::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-24.02:42:09::SCWPlatform::Completed generating the platform
TRACE::2024-02-24.02:42:09::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:42:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:42:09::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:42:09::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.02:42:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.02:42:09::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:42:09::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:42:09::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:42:09::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:42:09::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:42:09::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:42:09::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:42:09::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:42:09::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:42:09::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:42:09::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:42:09::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:42:09::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:42:09::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:42:09::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:42:09::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:42:09::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:42:09::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:42:09::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"freertos_lwip_tcp_perf_server",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-24.02:42:09::SCWPlatform::updated the xpfm file.
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.02:42:09::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.02:42:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.02:42:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-02-24.02:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.02:42:09::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.02:42:09::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.02:42:09::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-24.22:07:29::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-24.22:07:29::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-24.22:07:29::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-24.22:07:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-24.22:07:29::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.22:07:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.22:07:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-24.22:07:29::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.22:07:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.22:07:29::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.22:07:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-24.22:07:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.22:07:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWReader::No isolation master present  
TRACE::2024-02-24.22:07:29::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-24.22:07:29::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-24.22:07:29::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.22:07:29::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-24.22:07:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-24.22:07:29::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.22:07:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS:: library already available in sw design:  lwip213:1.1
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.22:07:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.22:07:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-24.22:07:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-24.22:07:29::SCWMssOS::Commit changes completed.
TRACE::2024-02-24.22:07:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-24.22:07:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-24.22:07:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-24.22:07:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-24.22:07:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-24.22:07:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-24.22:07:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-24.22:07:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-24.22:07:29::SCWReader::No isolation master present  
TRACE::2024-02-25.15:18:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-02-25.15:18:41::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-02-25.15:18:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-25.15:18:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-25.15:18:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-25.15:18:41::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.15:18:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:18:41::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:41::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:41::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.15:18:41::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:41::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-25.15:18:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:41::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWReader::No isolation master present  
TRACE::2024-02-25.15:18:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-25.15:18:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-25.15:18:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:41::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-25.15:18:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:18:41::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:41::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS:: library already available in sw design:  lwip213:1.1
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:41::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:41::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:41::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-25.15:18:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:41::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWReader::No isolation master present  
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-25.15:18:41::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-25.15:18:41::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:41::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::mss does not exists at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Creating sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Adding the swdes entry, created swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::updating the scw layer changes to swdes at   D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Writing mss at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:41::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:18:41::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-02-25.15:18:41::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-02-25.15:18:41::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:18:41::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-02-25.15:18:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_1
TRACE::2024-02-25.15:18:43::SCWMssOS::Writing the mss file completed D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-02-25.15:18:43::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-25.15:18:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-25.15:18:43::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-25.15:18:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-25.15:18:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-25.15:18:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.15:18:43::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-02-25.15:18:43::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.15:18:43::SCWSystem::Not a boot domain 
LOG::2024-02-25.15:18:43::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.15:18:43::SCWSystem::Not a boot domain 
LOG::2024-02-25.15:18:43::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.15:18:43::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.15:18:43::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.15:18:43::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-25.15:18:43::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.15:18:43::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:18:43::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:18:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.15:18:43::SCWDomain::Skipping the build for domain :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.15:18:43::SCWMssOS::skipping the bsp build ... 
TRACE::2024-02-25.15:18:43::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.15:18:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.15:18:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.15:18:43::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.15:18:43::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:18:43::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.15:18:43::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.15:18:43::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.15:18:43::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:18:43::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:18:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.15:18:43::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:18:43::SCWMssOS::skipping the bsp build ... 
TRACE::2024-02-25.15:18:43::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.15:18:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.15:18:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.15:18:43::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.15:18:43::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-02-25.15:18:43::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-02-25.15:18:43::SCWPlatform::Started preparing the platform 
TRACE::2024-02-25.15:18:43::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-02-25.15:18:43::SCWSystem::dir created 
TRACE::2024-02-25.15:18:43::SCWSystem::Writing the bif 
TRACE::2024-02-25.15:18:43::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-25.15:18:43::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-25.15:18:43::SCWPlatform::Completed generating the platform
TRACE::2024-02-25.15:18:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-25.15:18:43::SCWPlatform::updated the xpfm file.
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:45::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:45::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:45::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:45::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-02-25.15:18:45::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-25.15:18:45::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-25.15:18:45::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-25.15:18:45::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.15:18:45::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.15:18:45::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.15:18:45::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-25.15:18:45::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.15:18:45::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:18:45::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:18:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.15:18:45::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.15:18:45::SCWMssOS::skipping the bsp build ... 
TRACE::2024-02-25.15:18:45::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.15:18:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.15:18:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.15:18:45::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.15:18:45::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:18:45::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.15:18:45::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.15:18:45::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.15:18:45::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:18:45::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:18:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.15:18:45::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:18:45::SCWMssOS::skipping the bsp build ... 
TRACE::2024-02-25.15:18:45::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.15:18:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.15:18:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.15:18:45::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.15:18:45::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-02-25.15:18:45::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-02-25.15:18:45::SCWPlatform::Started preparing the platform 
TRACE::2024-02-25.15:18:45::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-02-25.15:18:45::SCWSystem::dir created 
TRACE::2024-02-25.15:18:45::SCWSystem::Writing the bif 
TRACE::2024-02-25.15:18:45::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-25.15:18:45::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-25.15:18:45::SCWPlatform::Completed generating the platform
TRACE::2024-02-25.15:18:45::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:45::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:45::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:18:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:18:45::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:18:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:18:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:18:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:18:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:18:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:18:45::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:18:45::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-25.15:18:45::SCWPlatform::updated the xpfm file.
LOG::2024-02-25.15:22:43::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-25.15:22:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-25.15:22:43::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-25.15:22:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-25.15:22:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-25.15:22:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.15:22:43::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-02-25.15:22:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:22:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:22:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:22:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:22:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:22:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:22:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:22:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:22:43::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-25.15:22:43::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:22:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.15:22:43::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-02-25.15:22:44::SCWBDomain::make: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.15:22:44::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.15:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:22:44::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:22:44::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:22:44::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:22:44::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:22:44::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:22:44::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:22:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:22:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:22:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:22:45::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:22:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:45::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:22:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:45::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.15:22:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.15:22:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.15:22:45::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:22:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:22:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.15:22:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.15:22:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:22:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:22:46::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:22:46::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:46::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:47::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-02-25.15:22:47::SCWBDomain::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:22:47::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:22:47::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:22:47::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:22:47::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:22:47::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:22:47::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:47::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:47::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:22:47::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:22:47::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:47::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:47::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.15:22:47::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.15:22:47::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:47::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.15:22:47::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.15:22:47::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.15:22:47::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.15:22:47::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.15:22:47::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.15:22:47::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:22:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:47::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.15:22:48::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.15:22:48::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:48::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:48::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:48::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.15:22:48::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.15:22:48::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:48::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:48::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:48::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.15:22:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:48::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:48::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-02-25.15:22:48::SCWBDomain::make --no-print-directory archive

TRACE::2024-02-25.15:22:48::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.15:22:48::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-02-25.15:22:48::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.15:22:48::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-02-25.15:22:48::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-02-25.15:22:48::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-02-25.15:22:48::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-02-25.15:22:48::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-02-25.15:22:48::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-02-25.15:22:48::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-02-25.15:22:48::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-02-25.15:22:48::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-02-25.15:22:48::SCWBDomain::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-02-25.15:22:48::SCWBDomain::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-02-25.15:22:48::SCWBDomain::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-02-25.15:22:48::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-02-25.15:22:48::SCWBDomain::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-02-25.15:22:48::SCWBDomain::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-02-25.15:22:48::SCWBDomain::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-02-25.15:22:48::SCWBDomain::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-02-25.15:22:48::SCWBDomain::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xs
TRACE::2024-02-25.15:22:48::SCWBDomain::cugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2024-02-25.15:22:48::SCWBDomain::0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o p
TRACE::2024-02-25.15:22:48::SCWBDomain::s7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_self
TRACE::2024-02-25.15:22:48::SCWBDomain::test.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g
TRACE::2024-02-25.15:22:48::SCWBDomain::.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime
TRACE::2024-02-25.15:22:48::SCWBDomain::_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-02-25.15:22:48::SCWBDomain::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.15:22:49::SCWBDomain::'Finished building libraries'

TRACE::2024-02-25.15:22:49::SCWBDomain::make: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.15:22:49::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-02-25.15:22:49::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-02-25.15:22:49::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-02-25.15:22:49::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7
TRACE::2024-02-25.15:22:49::SCWBDomain::_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-02-25.15:22:49::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.15:22:49::SCWSystem::Not a boot domain 
LOG::2024-02-25.15:22:49::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.15:22:49::SCWSystem::Not a boot domain 
LOG::2024-02-25.15:22:49::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.15:22:49::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.15:22:49::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.15:22:49::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-25.15:22:49::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.15:22:49::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.15:22:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:22:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:22:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:22:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:22:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:22:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:22:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:22:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:22:49::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:22:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:22:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:22:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.15:22:49::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.15:22:49::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.15:22:49::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.15:22:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.15:22:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:22:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:22:49::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:22:49::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:22:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:22:49::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:22:49::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:22:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:22:49::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:22:49::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:22:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:22:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:22:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.15:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:22:50::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:22:50::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:50::SCWMssOS::"includes"

TRACE::2024-02-25.15:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.15:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:22:52::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:22:52::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:22:53::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:22:53::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:53::SCWMssOS::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.15:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.15:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:53::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-02-25.15:22:54::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-25.15:22:54::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:22:54::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:22:54::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:22:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:22:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:22:54::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:22:54::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:54::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:54::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:54::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:22:54::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:22:54::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:54::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:22:54::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:22:54::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:54::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:54::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"includes"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:54::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.15:22:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.15:22:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.15:22:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.15:22:55::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.15:22:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.15:22:55::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:55::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.15:22:55::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.15:22:55::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:55::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:22:55::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:22:55::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:55::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:55::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:55::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:55::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.15:22:55::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.15:22:55::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:55::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:22:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:22:55::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:55::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-25.15:22:55::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-25.15:22:55::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.15:22:55::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-02-25.15:22:55::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getent
TRACE::2024-02-25.15:22:55::SCWMssOS::ropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortex
TRACE::2024-02-25.15:22:55::SCWMssOS::a9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2024-02-25.15:22:55::SCWMssOS::ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tra
TRACE::2024-02-25.15:22:55::SCWMssOS::nslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.
TRACE::2024-02-25.15:22:55::SCWMssOS::o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest
TRACE::2024-02-25.15:22:55::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevc
TRACE::2024-02-25.15:22:55::SCWMssOS::fg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/l
TRACE::2024-02-25.15:22:55::SCWMssOS::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.15:22:55::SCWMssOS::xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2024-02-25.15:22:55::SCWMssOS::a9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7
TRACE::2024-02-25.15:22:55::SCWMssOS::_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7
TRACE::2024-02-25.15:22:55::SCWMssOS::_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-
TRACE::2024-02-25.15:22:55::SCWMssOS::crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_
TRACE::2024-02-25.15:22:55::SCWMssOS::exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/
TRACE::2024-02-25.15:22:55::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7
TRACE::2024-02-25.15:22:55::SCWMssOS::_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o 
TRACE::2024-02-25.15:22:55::SCWMssOS::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.15:22:55::SCWMssOS::xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscu
TRACE::2024-02-25.15:22:55::SCWMssOS::gic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa
TRACE::2024-02-25.15:22:55::SCWMssOS::9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit
TRACE::2024-02-25.15:22:55::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2024-02-25.15:22:55::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.
TRACE::2024-02-25.15:22:55::SCWMssOS::o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o
TRACE::2024-02-25.15:22:55::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_op
TRACE::2024-02-25.15:22:55::SCWMssOS::tions.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.15:22:56::SCWMssOS::'Finished building libraries'

TRACE::2024-02-25.15:22:56::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.15:22:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.15:22:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.15:22:56::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.15:22:56::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:22:56::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.15:22:56::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.15:22:56::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.15:22:56::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.15:22:56::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:56::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:56::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:56::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:22:56::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:22:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:22:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-02-25.15:22:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-02-25.15:22:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:22:56::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:22:56::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:22:56::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:22:56::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:22:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:22:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:22:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.15:22:56::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:22:56::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.15:22:56::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.15:22:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.15:22:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:22:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:22:56::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:22:56::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:22:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:22:56::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:22:56::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:22:57::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:22:57::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:57::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:57::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:22:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:22:57::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:57::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:57::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:57::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:22:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:22:57::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:57::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:22:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:22:57::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.15:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.15:22:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.15:22:57::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:22:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:22:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:22:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:22:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.15:22:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.15:22:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:22:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:22:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:22:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:22:58::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:22:58::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:22:58::SCWMssOS::"Compiling axilite_reg_deepth256..."

ERROR::2024-02-25.15:22:59::SCWMssOS::Failed to build  the bsp sources for domain - standalone_ps7_cortexa9_0
ERROR::2024-02-25.15:22:59::SCWSystem::Error in Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:23:12::SCWPlatform::Clearing the existing platform
TRACE::2024-02-25.15:23:12::SCWSystem::Clearing the existing sysconfig
TRACE::2024-02-25.15:23:12::SCWBDomain::clearing the fsbl build
TRACE::2024-02-25.15:23:12::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:12::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:12::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:12::SCWSystem::Clearing the domains completed.
TRACE::2024-02-25.15:23:12::SCWPlatform::Clearing the opened hw db.
TRACE::2024-02-25.15:23:12::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:12::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:12::SCWPlatform:: Platform location is D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:12::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:12::SCWPlatform::Removing the HwDB with name D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:12::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:12::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:12::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:12::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:12::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-02-25.15:23:14::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-02-25.15:23:14::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-25.15:23:14::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-25.15:23:14::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-25.15:23:14::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.15:23:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:14::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.15:23:14::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:23:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:23:14::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:23:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-25.15:23:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWReader::No isolation master present  
TRACE::2024-02-25.15:23:14::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-25.15:23:14::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-25.15:23:14::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-25.15:23:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:14::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS:: library already available in sw design:  lwip213:1.1
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:23:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:23:14::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:23:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-25.15:23:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWReader::No isolation master present  
TRACE::2024-02-25.15:23:14::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-25.15:23:14::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-25.15:23:14::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_1
TRACE::2024-02-25.15:23:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:14::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.15:23:14::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:23:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:23:14::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:23:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-25.15:23:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:14::SCWReader::No isolation master present  
TRACE::2024-02-25.15:23:21::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:21::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:21::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:21::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:21::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:21::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:21::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:21::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.15:23:22::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:22::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:22::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.15:23:22::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.15:23:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:22::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:22::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:22::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:22::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.15:23:22::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:22::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:22::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:22::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.15:23:22::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:23:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:23:22::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:23:22::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:22::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:22::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:22::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:22::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:22::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:23::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:23::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:23::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:23::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:23::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:23::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:23::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.15:23:23::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:23::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:23::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:23::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.15:23:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:23::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.15:23:28::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:28::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:28::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.15:23:28::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.15:23:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:28::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:28::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:28::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:28::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.15:23:28::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:28::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:28::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:28::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.15:23:28::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:23:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:23:28::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:23:28::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:28::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:28::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:28::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:23:28::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:28::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.15:23:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-02-25.15:23:29::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.15:23:29::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:29::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.15:23:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.15:23:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.15:23:29::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:23:29::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:23:29::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:29::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:29::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.15:23:29::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:29::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:31::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:31::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:31::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:31::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:31::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:31::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:31::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-02-25.15:23:31::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:31::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:31::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:31::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.15:23:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:31::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.15:23:35::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:35::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:35::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-02-25.15:23:35::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.15:23:35::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:35::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:35::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:35::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.15:23:35::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.15:23:35::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:35::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:35::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.15:23:35::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.15:23:35::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:23:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:23:35::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:23:35::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:35::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:35::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:35::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.15:23:35::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:35::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:23:40::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:40::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:40::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:40::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:40::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:40::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:40::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:40::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-02-25.15:23:40::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:40::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:40::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:40::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.15:23:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:40::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:40::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-25.15:23:40::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2024-02-25.15:23:41::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-02-25.15:23:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:23:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:23:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:23:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:23:41::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:23:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||

TRACE::2024-02-25.15:23:41::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:41::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:41::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:41::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.15:23:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:23:41::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:23:46::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-02-25.15:23:46::SCWBDomain::Makefile is Updated.
TRACE::2024-02-25.15:23:46::SCWBDomain::doing clean.
TRACE::2024-02-25.15:23:46::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl & make clean
TRACE::2024-02-25.15:23:46::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-02-25.15:23:46::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

LOG::2024-02-25.15:24:30::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-25.15:24:30::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-25.15:24:30::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-25.15:24:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-25.15:24:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-25.15:24:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.15:24:30::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-02-25.15:24:30::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:30::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:30::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:30::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:24:30::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:24:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:24:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:24:30::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:24:30::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-02-25.15:24:30::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-02-25.15:24:30::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-02-25.15:24:30::SCWMssOS::Cleared the swdb table entry
TRACE::2024-02-25.15:24:30::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:24:30::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:24:30::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:24:30::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.15:24:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:24:30::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.15:24:30::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-25.15:24:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:24:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.15:24:30::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-02-25.15:24:31::SCWBDomain::make: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.15:24:31::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:24:31::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:24:31::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:24:31::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:24:31::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:24:31::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:24:31::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:24:31::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:24:31::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:24:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:24:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:24:31::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.15:24:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.15:24:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.15:24:32::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:24:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:24:33::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:24:33::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.15:24:33::SCWBDomain::make: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-02-25.15:24:33::SCWBDomain::make[1]: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.15:24:33::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:24:33::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:24:33::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:24:33::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:24:33::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:24:33::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:24:33::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:24:33::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:24:33::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:24:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:24:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.15:24:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.15:24:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.15:24:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:24:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:24:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.15:24:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.15:24:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:24:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:24:34::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:24:34::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.15:24:34::SCWBDomain::make[1]: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

ERROR::2024-02-25.15:24:34::SCWBDomain::Failed to build the  zynq_fsbl application.
LOG::2024-02-25.15:24:34::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.15:24:34::SCWSystem::Not a boot domain 
LOG::2024-02-25.15:24:34::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.15:24:34::SCWSystem::Not a boot domain 
LOG::2024-02-25.15:24:34::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.15:24:34::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.15:24:34::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.15:24:34::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-25.15:24:34::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.15:24:34::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.15:24:34::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:34::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:34::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:34::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:24:34::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:24:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:24:34::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:24:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:24:34::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:24:34::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:24:34::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:24:34::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:24:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:24:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:24:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.15:24:34::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.15:24:34::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.15:24:34::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.15:24:34::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.15:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:24:34::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:24:34::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:24:34::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:24:34::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:24:34::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:24:34::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.15:24:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:24:34::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:24:34::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:34::SCWMssOS::"includes"

TRACE::2024-02-25.15:24:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:24:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.15:24:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:24:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:24:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:24:35::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:24:35::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:24:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:24:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:24:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:24:35::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:24:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:24:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:24:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:24:36::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:24:36::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:36::SCWMssOS::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.15:24:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.15:24:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:24:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:24:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:36::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-02-25.15:24:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-25.15:24:36::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.15:24:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:24:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:24:36::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:24:36::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:24:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:24:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:24:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:24:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:24:36::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:24:36::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:24:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:37::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:24:37::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:24:37::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:24:37::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:24:37::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:24:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:24:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"includes"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.15:24:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.15:24:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.15:24:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.15:24:37::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.15:24:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.15:24:37::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:24:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:24:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.15:24:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.15:24:37::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:24:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:24:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:24:37::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:24:37::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:24:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:24:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:24:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:24:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:37::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:24:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:24:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.15:24:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.15:24:37::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:24:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:24:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:24:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.15:24:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.15:24:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-25.15:24:38::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-25.15:24:38::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.15:24:38::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-02-25.15:24:38::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getent
TRACE::2024-02-25.15:24:38::SCWMssOS::ropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortex
TRACE::2024-02-25.15:24:38::SCWMssOS::a9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2024-02-25.15:24:38::SCWMssOS::ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tra
TRACE::2024-02-25.15:24:38::SCWMssOS::nslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.
TRACE::2024-02-25.15:24:38::SCWMssOS::o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest
TRACE::2024-02-25.15:24:38::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevc
TRACE::2024-02-25.15:24:38::SCWMssOS::fg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/l
TRACE::2024-02-25.15:24:38::SCWMssOS::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.15:24:38::SCWMssOS::xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2024-02-25.15:24:38::SCWMssOS::a9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7
TRACE::2024-02-25.15:24:38::SCWMssOS::_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7
TRACE::2024-02-25.15:24:38::SCWMssOS::_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-
TRACE::2024-02-25.15:24:38::SCWMssOS::crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_
TRACE::2024-02-25.15:24:38::SCWMssOS::exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/
TRACE::2024-02-25.15:24:38::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7
TRACE::2024-02-25.15:24:38::SCWMssOS::_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o 
TRACE::2024-02-25.15:24:38::SCWMssOS::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.15:24:38::SCWMssOS::xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscu
TRACE::2024-02-25.15:24:38::SCWMssOS::gic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa
TRACE::2024-02-25.15:24:38::SCWMssOS::9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit
TRACE::2024-02-25.15:24:38::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2024-02-25.15:24:38::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.
TRACE::2024-02-25.15:24:38::SCWMssOS::o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o
TRACE::2024-02-25.15:24:38::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_op
TRACE::2024-02-25.15:24:38::SCWMssOS::tions.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.15:24:38::SCWMssOS::'Finished building libraries'

TRACE::2024-02-25.15:24:38::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.15:24:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.15:24:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-02-25.15:24:38::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-02-25.15:24:38::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.15:24:38::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:24:38::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.15:24:38::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.15:24:38::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.15:24:38::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.15:24:38::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:38::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:38::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:38::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:24:38::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:24:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:24:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:24:38::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:24:38::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:24:38::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:24:38::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:24:38::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:24:38::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:24:38::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_1
TRACE::2024-02-25.15:24:38::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:24:38::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:24:38::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:24:38::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:24:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.15:24:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.15:24:38::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:24:38::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.15:24:38::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.15:24:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.15:24:39::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.15:24:39::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.15:24:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.15:24:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.15:24:39::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.15:24:39::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.15:24:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.15:24:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.15:24:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.15:24:39::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.15:24:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.15:24:39::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.15:24:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.15:24:39::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.15:24:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.15:24:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.15:24:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.15:24:39::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.15:24:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.15:24:39::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.15:24:39::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.15:24:40::SCWMssOS::"Compiling axilite_reg_deepth256..."

ERROR::2024-02-25.15:24:40::SCWMssOS::Failed to build  the bsp sources for domain - standalone_ps7_cortexa9_0
ERROR::2024-02-25.15:24:40::SCWSystem::Error in Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-25.15:35:02::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:35:02::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS:: library already available in sw design:  lwip213:1.1
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.15:35:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.15:35:02::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:02::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:04::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:04::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:04::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:04::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.15:35:04::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.15:35:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.15:35:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.15:35:04::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.15:35:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.15:35:04::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:04::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.15:35:04::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:04::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:04::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:04::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-25.15:35:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.15:35:04::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.15:35:04::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.15:35:04::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-02-25.15:35:07::SCWMssOS::Removing file D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp\system_0.mss
TRACE::2024-02-25.16:07:08::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl & make clean
TRACE::2024-02-25.16:07:08::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-02-25.16:07:08::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-02-25.16:07:08::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-02-25.16:07:17::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl & make clean
TRACE::2024-02-25.16:07:17::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-02-25.16:07:17::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-02-25.16:07:17::SCWSystem::Error in Processing the domain zynq_fsbl
LOG::2024-02-25.16:07:21::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-25.16:07:21::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-25.16:07:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-25.16:07:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-25.16:07:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-25.16:07:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.16:07:21::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-02-25.16:07:21::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:07:21::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:07:21::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:07:21::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:07:21::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:07:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:07:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:07:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:07:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:07:21::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:07:21::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:07:21::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:07:21::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-25.16:07:21::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:07:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.16:07:21::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-02-25.16:07:21::SCWBDomain::make: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:07:21::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.16:07:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:07:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:07:21::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:07:21::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:07:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:07:21::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:07:21::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:07:22::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:07:22::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:07:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:07:22::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:07:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:07:22::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:22::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:22::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:07:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:07:22::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:07:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:07:22::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:07:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:07:22::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:22::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:07:22::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:07:22::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:22::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:07:22::SCWBDomain::make: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:07:22::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-02-25.16:07:22::SCWBDomain::make[1]: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:07:22::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:07:23::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:07:23::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:07:23::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:07:23::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:07:23::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:07:23::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:07:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:07:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:07:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:07:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:07:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:07:23::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:07:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:07:23::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:07:23::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:07:23::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:07:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:07:23::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:07:23::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:23::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:07:23::SCWBDomain::make[1]: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

ERROR::2024-02-25.16:07:23::SCWBDomain::Failed to build the  zynq_fsbl application.
LOG::2024-02-25.16:07:23::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.16:07:23::SCWSystem::Not a boot domain 
LOG::2024-02-25.16:07:23::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.16:07:23::SCWSystem::Not a boot domain 
LOG::2024-02-25.16:07:23::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.16:07:23::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.16:07:23::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.16:07:23::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.16:07:23::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.16:07:23::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:07:23::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:07:23::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:07:23::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:07:23::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:07:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:07:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:07:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:07:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:07:23::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:07:23::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:07:23::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:07:23::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:07:23::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:07:23::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-25.16:07:23::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.16:07:23::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:07:23::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.16:07:23::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:07:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:07:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.16:07:23::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.16:07:23::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.16:07:23::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.16:07:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.16:07:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:07:24::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:07:24::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:07:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:07:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:07:24::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:07:24::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:07:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:07:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:07:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:07:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.16:07:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:07:24::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:07:24::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:25::SCWMssOS::"includes"

TRACE::2024-02-25.16:07:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:07:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.16:07:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:07:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:26::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:07:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:07:27::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:07:27::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:07:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:27::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:07:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:07:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:07:27::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:07:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:07:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:07:27::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:07:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:07:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:07:27::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:07:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:07:27::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:07:27::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:07:27::SCWMssOS::"Compiling axilite_reg_deepth256..."

ERROR::2024-02-25.16:07:27::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_ps7_cortexa9_0
ERROR::2024-02-25.16:07:27::SCWSystem::Error in Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.16:09:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:41::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:41::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:41::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-25.16:09:43::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:43::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:43::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:43::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:43::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:43::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:43::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:43::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:44::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:44::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:44::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:44::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:44::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:44::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:44::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:44::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.16:09:44::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:47::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:47::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:47::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:47::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:47::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:47::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:47::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.16:09:47::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:47::SCWMssOS::Adding Library:  xilffs:5.1
TRACE::2024-02-25.16:09:47::SCWMssOS::Added Library:  xilffs
TRACE::2024-02-25.16:09:47::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:47::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:47::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:47::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:47::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:47::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:47::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:47::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.16:09:47::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.16:09:49::SCWMssOS::Writing the mss file completed D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:49::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:49::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:49::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:49::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"b8a7ef357d990211d383b237ce157299",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1", "xilffs:5.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-25.16:09:49::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:49::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-25.16:09:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.16:09:49::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS:: library already available in sw design:  lwip213:1.1
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:49::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:49::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-25.16:09:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.16:09:49::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:49::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.16:09:49::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-02-25.16:09:51::SCWMssOS::Removing file D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp\system_0.mss
TRACE::2024-02-25.16:09:53::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:53::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:53::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:53::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:53::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:53::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:53::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:53::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:55::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:55::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-25.16:09:55::SCWMssOS::Writing the mss file completed D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:55::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:55::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:55::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:55::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:55::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:55::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:55::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:55::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:55::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:55::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:55::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:55::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"a82749dd5763a9ab411c6a72b8fd05d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1", "xilffs:5.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-25.16:09:55::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:09:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:09:55::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:09:55::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:09:55::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:09:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:09:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-02-25.16:09:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-02-25.16:09:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:09:55::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:09:55::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:09:55::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:02::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl & make clean
TRACE::2024-02-25.16:10:02::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-02-25.16:10:02::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-02-25.16:10:02::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-02-25.16:10:31::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:31::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:31::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:31::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:31::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-25.16:10:33::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-25.16:10:33::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-25.16:10:33::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.16:10:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.16:10:33::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.16:10:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:10:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:10:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:10:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-25.16:10:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWReader::No isolation master present  
TRACE::2024-02-25.16:10:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-25.16:10:33::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-25.16:10:33::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-02-25.16:10:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.16:10:33::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS:: library already available in sw design:  lwip213:1.1
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:10:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:10:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:10:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-25.16:10:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWReader::No isolation master present  
TRACE::2024-02-25.16:10:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-02-25.16:10:33::SCWDomain:: Using the QEMU Data from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-02-25.16:10:33::SCWDomain:: Using the QEMU args  from install at  : D:/Xil_23/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_1
TRACE::2024-02-25.16:10:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.16:10:33::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.16:10:33::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:10:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:10:33::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:10:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-02-25.16:10:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:33::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:33::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:33::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:10:33::SCWReader::No isolation master present  
LOG::2024-02-25.16:10:58::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-25.16:10:58::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-25.16:10:58::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-25.16:10:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-25.16:10:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-25.16:10:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.16:10:58::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-02-25.16:10:58::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:58::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:58::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:58::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:10:58::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:10:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:10:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:10:58::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:10:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:10:58::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:58::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:10:58::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:10:58::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-25.16:10:58::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:10:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.16:10:58::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-02-25.16:10:58::SCWBDomain::make: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:10:58::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:10:58::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:10:58::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:10:58::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:10:58::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:10:58::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:10:58::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:10:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:10:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:10:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:10:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:10:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:10:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:10:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:10:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:10:58::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:10:58::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:10:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:10:58::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:10:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:10:58::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:10:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:10:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:10:59::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:10:59::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:10:59::SCWBDomain::make: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-02-25.16:10:59::SCWBDomain::make[1]: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:10:59::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:10:59::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:10:59::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:10:59::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:10:59::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:10:59::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:10:59::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:10:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:10:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:10:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:10:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:10:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:10:59::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:10:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:10:59::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:10:59::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:10:59::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:10:59::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:10:59::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:10:59::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:10:59::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:10:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:10:59::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:10:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:10:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:10:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:11:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:11:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:11:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:11:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:11:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:11:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:11:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:11:00::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:11:00::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:11:00::SCWBDomain::make[1]: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

ERROR::2024-02-25.16:11:00::SCWBDomain::Failed to build the  zynq_fsbl application.
LOG::2024-02-25.16:11:00::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.16:11:00::SCWSystem::Not a boot domain 
LOG::2024-02-25.16:11:00::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.16:11:00::SCWSystem::Not a boot domain 
LOG::2024-02-25.16:11:00::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.16:11:00::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.16:11:00::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.16:11:00::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-25.16:11:00::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.16:11:00::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.16:11:00::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:11:00::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:11:00::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:11:00::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:11:00::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:11:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:11:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:11:00::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:11:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:11:00::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:11:00::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:11:00::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:11:00::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.16:11:00::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:11:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:11:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.16:11:00::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.16:11:00::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.16:11:00::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.16:11:00::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.16:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:11:00::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:11:00::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:11:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:11:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:11:00::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:11:00::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:11:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:11:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:11:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:11:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:11:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:11:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:11:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:11:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.16:11:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:11:00::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:11:00::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:01::SCWMssOS::"includes"

TRACE::2024-02-25.16:11:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:11:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:11:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:11:02::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.16:11:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:11:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:11:02::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:11:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:11:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:11:03::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:11:03::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:11:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:11:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:11:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:11:03::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:11:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:11:03::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:11:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:11:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:11:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:11:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:11:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:11:03::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:11:03::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:11:03::SCWMssOS::"Compiling axilite_reg_deepth256..."

ERROR::2024-02-25.16:11:03::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_ps7_cortexa9_0
ERROR::2024-02-25.16:11:03::SCWSystem::Error in Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.16:12:32::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-25.16:12:32::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-25.16:12:32::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-25.16:12:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-25.16:12:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-25.16:12:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.16:12:32::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-02-25.16:12:32::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:32::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:32::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:32::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:12:32::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:12:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:12:32::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:12:32::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:12:32::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:12:32::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:12:32::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-25.16:12:32::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:12:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.16:12:32::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-02-25.16:12:32::SCWBDomain::make: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:12:32::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:12:32::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:12:32::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:12:32::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:12:32::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:12:32::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:12:32::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:12:32::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:12:32::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:32::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:12:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:12:32::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:12:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:12:32::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:12:32::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:32::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-02-25.16:12:33::SCWBDomain::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:12:33::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:12:33::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:12:33::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:12:33::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:12:33::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:12:33::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:12:33::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:12:33::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:12:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:12:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.16:12:33::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.16:12:33::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:12:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:12:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:12:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:12:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:12:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:12:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:12:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:12:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.16:12:34::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.16:12:34::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:12:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:12:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:34::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:34::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:12:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:12:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:35::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-02-25.16:12:35::SCWBDomain::make --no-print-directory archive

TRACE::2024-02-25.16:12:35::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.16:12:35::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-02-25.16:12:35::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.16:12:35::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-02-25.16:12:35::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-02-25.16:12:35::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-02-25.16:12:35::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-02-25.16:12:35::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-02-25.16:12:35::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-02-25.16:12:35::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-02-25.16:12:35::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-02-25.16:12:35::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-02-25.16:12:35::SCWBDomain::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-02-25.16:12:35::SCWBDomain::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-02-25.16:12:35::SCWBDomain::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-02-25.16:12:35::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-02-25.16:12:35::SCWBDomain::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-02-25.16:12:35::SCWBDomain::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-02-25.16:12:35::SCWBDomain::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-02-25.16:12:35::SCWBDomain::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-02-25.16:12:35::SCWBDomain::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xs
TRACE::2024-02-25.16:12:35::SCWBDomain::cugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2024-02-25.16:12:35::SCWBDomain::0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o p
TRACE::2024-02-25.16:12:35::SCWBDomain::s7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_self
TRACE::2024-02-25.16:12:35::SCWBDomain::test.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g
TRACE::2024-02-25.16:12:35::SCWBDomain::.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime
TRACE::2024-02-25.16:12:35::SCWBDomain::_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-02-25.16:12:35::SCWBDomain::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.16:12:35::SCWBDomain::'Finished building libraries'

TRACE::2024-02-25.16:12:35::SCWBDomain::make: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:12:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-02-25.16:12:35::SCWBDomain::exa9_0/include -I.

TRACE::2024-02-25.16:12:35::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.16:12:35::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-02-25.16:12:36::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-25.16:12:36::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-02-25.16:12:36::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.16:12:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-25.16:12:36::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-25.16:12:36::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.16:12:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-02-25.16:12:36::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.16:12:36::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.16:12:36::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-02-25.16:12:36::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.16:12:37::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-02-25.16:12:37::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-02-25.16:12:37::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-02-25.16:12:37::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7
TRACE::2024-02-25.16:12:37::SCWBDomain::_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-02-25.16:12:37::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.16:12:37::SCWSystem::Not a boot domain 
LOG::2024-02-25.16:12:37::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.16:12:37::SCWSystem::Not a boot domain 
LOG::2024-02-25.16:12:37::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.16:12:37::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.16:12:37::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.16:12:37::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.16:12:37::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.16:12:37::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:37::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:37::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:37::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:12:37::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:12:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:12:37::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:12:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:12:37::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:37::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:12:37::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:37::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.16:12:37::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:12:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.16:12:37::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.16:12:37::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.16:12:37::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.16:12:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:12:37::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:12:37::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:12:37::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:12:37::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:12:37::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:12:37::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:37::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:37::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:37::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:12:37::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:12:37::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:37::SCWMssOS::"includes"

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.16:12:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:12:38::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:12:38::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:38::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:38::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:38::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:12:38::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:12:38::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:12:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.16:12:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:38::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:38::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-02-25.16:12:45::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-25.16:12:45::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.16:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:12:45::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:12:45::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:12:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:12:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:12:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:12:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:12:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:12:46::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:12:46::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::"includes"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:12:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:12:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.16:12:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.16:12:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:12:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:12:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:12:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:12:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:12:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:12:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:12:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:12:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:12:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.16:12:46::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.16:12:46::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:12:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:12:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:12:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-25.16:12:48::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-25.16:12:48::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.16:12:48::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-02-25.16:12:48::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getent
TRACE::2024-02-25.16:12:48::SCWMssOS::ropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortex
TRACE::2024-02-25.16:12:48::SCWMssOS::a9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2024-02-25.16:12:48::SCWMssOS::ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tra
TRACE::2024-02-25.16:12:48::SCWMssOS::nslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.
TRACE::2024-02-25.16:12:48::SCWMssOS::o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest
TRACE::2024-02-25.16:12:48::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevc
TRACE::2024-02-25.16:12:48::SCWMssOS::fg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/l
TRACE::2024-02-25.16:12:48::SCWMssOS::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.16:12:48::SCWMssOS::xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2024-02-25.16:12:48::SCWMssOS::a9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7
TRACE::2024-02-25.16:12:48::SCWMssOS::_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7
TRACE::2024-02-25.16:12:48::SCWMssOS::_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-
TRACE::2024-02-25.16:12:48::SCWMssOS::crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_
TRACE::2024-02-25.16:12:48::SCWMssOS::exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/
TRACE::2024-02-25.16:12:48::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7
TRACE::2024-02-25.16:12:48::SCWMssOS::_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o 
TRACE::2024-02-25.16:12:48::SCWMssOS::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.16:12:48::SCWMssOS::xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscu
TRACE::2024-02-25.16:12:48::SCWMssOS::gic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa
TRACE::2024-02-25.16:12:48::SCWMssOS::9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit
TRACE::2024-02-25.16:12:48::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2024-02-25.16:12:48::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.
TRACE::2024-02-25.16:12:48::SCWMssOS::o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o
TRACE::2024-02-25.16:12:48::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_op
TRACE::2024-02-25.16:12:48::SCWMssOS::tions.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.16:12:48::SCWMssOS::'Finished building libraries'

TRACE::2024-02-25.16:12:48::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.16:12:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.16:12:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.16:12:49::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.16:12:49::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-02-25.16:12:49::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.16:12:49::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.16:12:49::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.16:12:49::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.16:12:49::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:49::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:49::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:49::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:12:49::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:12:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:12:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:12:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:12:49::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:49::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:12:49::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:49::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-02-25.16:12:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:12:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.16:12:49::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-02-25.16:12:49::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.16:12:49::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.16:12:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:12:49::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:12:49::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:12:49::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:12:49::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:12:49::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:12:49::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:12:49::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:12:49::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:49::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:12:49::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:12:49::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:12:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:12:50::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:12:50::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:50::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-25.16:12:50::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:12:50::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:12:50::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:12:50::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:12:50::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:12:50::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:12:50::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:12:50::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:12:50::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:50::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:12:50::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:12:50::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:12:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:12:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.16:12:50::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.16:12:50::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:12:50::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:12:50::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:12:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:12:50::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:50::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:12:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:12:50::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:50::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:50::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:12:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:50::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:12:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:12:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:12:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:12:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:12:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.16:12:51::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.16:12:51::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:12:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:12:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:12:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:12:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:12:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:12:51::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:12:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:12:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:12:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:12:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:12:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-25.16:12:52::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-25.16:12:52::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.16:12:52::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-02-25.16:12:52::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.16:12:52::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-02-25.16:12:52::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-02-25.16:12:52::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-02-25.16:12:52::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-02-25.16:12:52::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-02-25.16:12:52::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-02-25.16:12:52::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-02-25.16:12:52::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-02-25.16:12:52::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-02-25.16:12:52::SCWMssOS::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-02-25.16:12:52::SCWMssOS::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-02-25.16:12:52::SCWMssOS::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-02-25.16:12:52::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-02-25.16:12:52::SCWMssOS::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-02-25.16:12:52::SCWMssOS::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-02-25.16:12:52::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-02-25.16:12:52::SCWMssOS::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-02-25.16:12:52::SCWMssOS::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xs
TRACE::2024-02-25.16:12:52::SCWMssOS::cugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2024-02-25.16:12:52::SCWMssOS::0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o p
TRACE::2024-02-25.16:12:52::SCWMssOS::s7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_self
TRACE::2024-02-25.16:12:52::SCWMssOS::test.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g
TRACE::2024-02-25.16:12:52::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime
TRACE::2024-02-25.16:12:52::SCWMssOS::_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-02-25.16:12:52::SCWMssOS::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.16:12:52::SCWMssOS::'Finished building libraries'

TRACE::2024-02-25.16:12:52::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.16:12:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.16:12:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.16:12:53::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.16:12:53::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-02-25.16:12:53::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Started preparing the platform 
TRACE::2024-02-25.16:12:53::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWSystem::dir created 
TRACE::2024-02-25.16:12:53::SCWSystem::Writing the bif 
TRACE::2024-02-25.16:12:53::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-25.16:12:53::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-25.16:12:53::SCWPlatform::Completed generating the platform
TRACE::2024-02-25.16:12:53::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:12:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:12:53::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:12:53::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:12:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:12:53::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:12:53::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:12:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:12:53::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:12:53::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:12:53::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:12:53::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:12:53::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:12:53::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:12:53::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:12:53::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:12:53::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:12:53::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"a82749dd5763a9ab411c6a72b8fd05d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1", "xilffs:5.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-25.16:12:53::SCWPlatform::updated the xpfm file.
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:12:53::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:12:53::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:12:53::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:12:53::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:12:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:12:53::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:12:53::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:12:53::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:11::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl & make clean
TRACE::2024-02-25.16:13:11::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-02-25.16:13:11::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-02-25.16:13:11::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2024-02-25.16:13:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s clean 

TRACE::2024-02-25.16:13:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s clean 

TRACE::2024-02-25.16:13:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s clean 

TRACE::2024-02-25.16:13:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s clean 

TRACE::2024-02-25.16:13:13::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-02-25.16:13:13::SCWMssOS::cleaning the bsp 
TRACE::2024-02-25.16:13:13::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make clean 
TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s clean 

TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s clean 

TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s clean 

TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s clean 

TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s clean 

TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s clean 

TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s clean 

TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s clean 

TRACE::2024-02-25.16:13:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-02-25.16:13:14::SCWMssOS::cleaning the bsp 
TRACE::2024-02-25.16:13:14::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s clean 

TRACE::2024-02-25.16:13:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s clean 

TRACE::2024-02-25.16:13:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s clean 

TRACE::2024-02-25.16:13:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s clean 

TRACE::2024-02-25.16:13:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s clean 

TRACE::2024-02-25.16:13:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s clean 

TRACE::2024-02-25.16:13:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s clean 

TRACE::2024-02-25.16:13:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s clean 

TRACE::2024-02-25.16:13:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s clean 

TRACE::2024-02-25.16:13:15::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2024-02-25.16:13:17::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-25.16:13:17::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-25.16:13:17::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-25.16:13:17::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-25.16:13:17::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-25.16:13:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.16:13:17::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-02-25.16:13:17::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:17::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:17::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:17::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:13:17::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:13:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:13:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:13:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:13:17::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:13:17::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:13:17::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:13:17::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-25.16:13:17::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:13:17::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.16:13:17::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-02-25.16:13:17::SCWBDomain::make: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:13:17::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.16:13:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:13:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:13:17::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:13:17::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:13:18::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:13:18::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:13:18::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:13:18::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:18::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:18::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:18::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:18::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:13:18::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:13:18::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:18::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:13:18::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:13:18::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:18::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:18::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:18::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:13:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:13:18::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:13:18::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:18::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-02-25.16:13:19::SCWBDomain::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:13:19::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:13:19::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:13:19::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:13:19::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:13:19::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:13:19::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:19::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:19::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:19::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:19::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:13:19::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:13:19::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:19::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:13:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:13:19::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:19::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:19::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:19::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:19::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.16:13:19::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.16:13:19::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:13:19::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:13:19::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:13:19::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:13:19::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:13:19::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:13:19::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:19::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:19::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:19::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:13:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.16:13:19::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.16:13:19::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:13:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:20::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:13:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:20::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:13:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:20::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:13:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:20::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:21::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-02-25.16:13:21::SCWBDomain::make --no-print-directory archive

TRACE::2024-02-25.16:13:21::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.16:13:21::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-02-25.16:13:21::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.16:13:21::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-02-25.16:13:21::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-02-25.16:13:21::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-02-25.16:13:21::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-02-25.16:13:21::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-02-25.16:13:21::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-02-25.16:13:21::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-02-25.16:13:21::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-02-25.16:13:21::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-02-25.16:13:21::SCWBDomain::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-02-25.16:13:21::SCWBDomain::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-02-25.16:13:21::SCWBDomain::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-02-25.16:13:21::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-02-25.16:13:21::SCWBDomain::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-02-25.16:13:21::SCWBDomain::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-02-25.16:13:21::SCWBDomain::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-02-25.16:13:21::SCWBDomain::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-02-25.16:13:21::SCWBDomain::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xs
TRACE::2024-02-25.16:13:21::SCWBDomain::cugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2024-02-25.16:13:21::SCWBDomain::0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o p
TRACE::2024-02-25.16:13:21::SCWBDomain::s7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_self
TRACE::2024-02-25.16:13:21::SCWBDomain::test.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g
TRACE::2024-02-25.16:13:21::SCWBDomain::.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime
TRACE::2024-02-25.16:13:21::SCWBDomain::_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-02-25.16:13:21::SCWBDomain::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.16:13:21::SCWBDomain::'Finished building libraries'

TRACE::2024-02-25.16:13:21::SCWBDomain::make: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.16:13:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-02-25.16:13:21::SCWBDomain::exa9_0/include -I.

TRACE::2024-02-25.16:13:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.16:13:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.16:13:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-02-25.16:13:21::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.16:13:21::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-25.16:13:21::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-25.16:13:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-02-25.16:13:22::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.16:13:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.16:13:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.16:13:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-25.16:13:22::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-25.16:13:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-25.16:13:22::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-25.16:13:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.16:13:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.16:13:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-02-25.16:13:22::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.16:13:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.16:13:22::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.16:13:22::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-02-25.16:13:22::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.16:13:22::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-02-25.16:13:22::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-02-25.16:13:22::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-02-25.16:13:22::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7
TRACE::2024-02-25.16:13:22::SCWBDomain::_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-02-25.16:13:22::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.16:13:22::SCWSystem::Not a boot domain 
LOG::2024-02-25.16:13:22::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.16:13:22::SCWSystem::Not a boot domain 
LOG::2024-02-25.16:13:22::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.16:13:22::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.16:13:22::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.16:13:22::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-25.16:13:22::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.16:13:22::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.16:13:22::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:22::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:22::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:22::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:13:22::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:13:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:13:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:13:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:13:22::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:22::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:13:22::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:22::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.16:13:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:13:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.16:13:22::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.16:13:22::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.16:13:22::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.16:13:22::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.16:13:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:13:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:13:22::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:13:22::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:13:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:13:22::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:13:22::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:13:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:13:22::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:13:22::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:13:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:23::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:23::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:23::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:23::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:13:23::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:13:23::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"includes"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:23::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:23::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:23::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:13:23::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:13:23::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:23::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:23::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:23::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:23::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:23::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:13:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:23::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:23::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:13:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:13:24::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:13:24::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:24::SCWMssOS::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:13:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.16:13:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:24::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:24::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-02-25.16:13:31::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-25.16:13:31::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:13:31::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:13:31::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:13:31::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:13:31::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:13:31::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:13:31::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:13:31::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:13:31::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::"includes"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:13:31::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:13:31::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.16:13:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.16:13:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:13:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:13:31::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:13:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:13:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:13:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:13:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:13:31::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:13:31::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:13:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:13:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.16:13:32::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.16:13:32::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:13:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:32::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:32::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:13:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:13:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-25.16:13:33::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-25.16:13:33::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.16:13:33::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-02-25.16:13:33::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getent
TRACE::2024-02-25.16:13:33::SCWMssOS::ropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortex
TRACE::2024-02-25.16:13:33::SCWMssOS::a9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2024-02-25.16:13:33::SCWMssOS::ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tra
TRACE::2024-02-25.16:13:33::SCWMssOS::nslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.
TRACE::2024-02-25.16:13:33::SCWMssOS::o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest
TRACE::2024-02-25.16:13:33::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevc
TRACE::2024-02-25.16:13:33::SCWMssOS::fg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/l
TRACE::2024-02-25.16:13:33::SCWMssOS::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.16:13:33::SCWMssOS::xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2024-02-25.16:13:33::SCWMssOS::a9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7
TRACE::2024-02-25.16:13:33::SCWMssOS::_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7
TRACE::2024-02-25.16:13:33::SCWMssOS::_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-
TRACE::2024-02-25.16:13:33::SCWMssOS::crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_
TRACE::2024-02-25.16:13:33::SCWMssOS::exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/
TRACE::2024-02-25.16:13:33::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7
TRACE::2024-02-25.16:13:33::SCWMssOS::_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o 
TRACE::2024-02-25.16:13:33::SCWMssOS::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.16:13:33::SCWMssOS::xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscu
TRACE::2024-02-25.16:13:33::SCWMssOS::gic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa
TRACE::2024-02-25.16:13:33::SCWMssOS::9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit
TRACE::2024-02-25.16:13:33::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2024-02-25.16:13:33::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.
TRACE::2024-02-25.16:13:33::SCWMssOS::o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o
TRACE::2024-02-25.16:13:33::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_op
TRACE::2024-02-25.16:13:33::SCWMssOS::tions.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.16:13:33::SCWMssOS::'Finished building libraries'

TRACE::2024-02-25.16:13:34::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.16:13:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.16:13:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.16:13:34::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.16:13:34::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-02-25.16:13:34::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.16:13:34::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.16:13:34::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.16:13:34::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.16:13:34::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:34::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:34::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:34::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:13:34::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:13:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:13:34::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:13:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:13:34::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:34::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:13:34::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:34::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-02-25.16:13:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.16:13:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.16:13:34::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-02-25.16:13:34::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.16:13:34::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.16:13:34::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:13:34::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:13:34::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:13:34::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:13:34::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:13:34::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:13:34::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:13:34::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:13:34::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:34::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:13:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:13:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:13:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.16:13:35::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.16:13:35::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-25.16:13:35::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.16:13:35::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.16:13:35::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.16:13:35::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.16:13:35::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.16:13:35::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.16:13:35::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.16:13:35::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.16:13:35::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:35::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:13:35::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:13:35::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.16:13:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.16:13:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.16:13:35::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.16:13:35::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.16:13:35::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.16:13:35::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:13:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:13:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.16:13:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.16:13:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.16:13:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:35::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.16:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.16:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.16:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.16:13:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.16:13:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.16:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.16:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.16:13:36::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.16:13:36::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.16:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.16:13:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.16:13:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.16:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.16:13:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.16:13:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.16:13:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.16:13:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.16:13:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.16:13:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.16:13:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-25.16:13:38::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-25.16:13:38::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.16:13:38::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-02-25.16:13:38::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.16:13:38::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-02-25.16:13:38::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-02-25.16:13:38::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-02-25.16:13:38::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-02-25.16:13:38::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-02-25.16:13:38::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-02-25.16:13:38::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-02-25.16:13:38::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-02-25.16:13:38::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-02-25.16:13:38::SCWMssOS::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-02-25.16:13:38::SCWMssOS::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-02-25.16:13:38::SCWMssOS::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-02-25.16:13:38::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-02-25.16:13:38::SCWMssOS::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-02-25.16:13:38::SCWMssOS::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-02-25.16:13:38::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-02-25.16:13:38::SCWMssOS::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-02-25.16:13:38::SCWMssOS::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xs
TRACE::2024-02-25.16:13:38::SCWMssOS::cugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2024-02-25.16:13:38::SCWMssOS::0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o p
TRACE::2024-02-25.16:13:38::SCWMssOS::s7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_self
TRACE::2024-02-25.16:13:38::SCWMssOS::test.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g
TRACE::2024-02-25.16:13:38::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime
TRACE::2024-02-25.16:13:38::SCWMssOS::_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-02-25.16:13:38::SCWMssOS::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.16:13:38::SCWMssOS::'Finished building libraries'

TRACE::2024-02-25.16:13:38::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.16:13:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.16:13:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.16:13:38::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.16:13:38::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-02-25.16:13:38::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-02-25.16:13:38::SCWPlatform::Started preparing the platform 
TRACE::2024-02-25.16:13:38::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-02-25.16:13:38::SCWSystem::dir created 
TRACE::2024-02-25.16:13:38::SCWSystem::Writing the bif 
TRACE::2024-02-25.16:13:38::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-25.16:13:38::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-25.16:13:38::SCWPlatform::Completed generating the platform
TRACE::2024-02-25.16:13:38::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:13:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:13:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:13:38::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:13:38::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:13:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:13:38::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:13:38::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.16:13:38::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.16:13:38::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.16:13:38::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:13:38::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:13:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:13:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:13:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:13:38::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:13:38::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:13:38::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.16:13:38::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:13:38::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:13:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:13:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:13:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:13:38::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:38::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:13:38::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:38::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:13:38::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:13:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:13:38::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:13:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:13:38::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:38::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:13:38::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"a82749dd5763a9ab411c6a72b8fd05d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1", "xilffs:5.1"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-25.16:13:38::SCWPlatform::updated the xpfm file.
TRACE::2024-02-25.16:13:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:13:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:13:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:13:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.16:13:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.16:13:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.16:13:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.16:13:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.16:13:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.16:13:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.16:13:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.16:13:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:46:30::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl & make clean
TRACE::2024-02-25.17:46:30::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-02-25.17:46:30::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-02-25.17:46:31::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s clean 

TRACE::2024-02-25.17:46:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s clean 

TRACE::2024-02-25.17:46:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s clean 

TRACE::2024-02-25.17:46:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s clean 

TRACE::2024-02-25.17:46:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s clean 

TRACE::2024-02-25.17:46:32::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-02-25.17:46:32::SCWMssOS::cleaning the bsp 
TRACE::2024-02-25.17:46:32::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make clean 
TRACE::2024-02-25.17:46:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s clean 

TRACE::2024-02-25.17:46:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s clean 

TRACE::2024-02-25.17:46:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s clean 

TRACE::2024-02-25.17:46:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-02-25.17:46:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s clean 

TRACE::2024-02-25.17:46:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s clean 

TRACE::2024-02-25.17:46:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s clean 

TRACE::2024-02-25.17:46:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-02-25.17:46:33::SCWMssOS::cleaning the bsp 
TRACE::2024-02-25.17:46:33::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s clean 

TRACE::2024-02-25.17:46:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s clean 

TRACE::2024-02-25.17:46:34::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-02-25.17:46:41::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl & make clean
TRACE::2024-02-25.17:46:41::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-02-25.17:46:41::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

ERROR::2024-02-25.17:46:41::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:14::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.17:47:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:14::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.17:47:14::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:47:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:47:14::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:14::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:14::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:14::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:14::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:15::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:15::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:15::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:15::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:15::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:15::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:15::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:15::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:15::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:15::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:15::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.17:47:15::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:15::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:26::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:26::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:26::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.17:47:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:26::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:26::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:26::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:26::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:26::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:26::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:26::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.17:47:26::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:47:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:47:26::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:26::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:26::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:26::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:26::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:26::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:26::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:26::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.17:47:27::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:27::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS:: library already available in sw design:  lwip213:1.1
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:47:27::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:47:27::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:27::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:27::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:27::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:27::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:28::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:28::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:28::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:28::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:28::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:28::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:28::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:28::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:28::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:28::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:28::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.17:47:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:28::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.17:47:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:39::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS:: library already available in sw design:  lwip213:1.1
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:47:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:47:39::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:39::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:40::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:40::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||

TRACE::2024-02-25.17:47:40::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:40::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:40::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-25.17:47:40::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.17:47:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:40::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:40::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:40::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.17:47:40::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:40::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:40::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.17:47:40::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.17:47:40::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:47:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:47:40::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:40::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:40::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.17:47:40::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:40::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:41::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:41::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:41::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:41::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:41::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:41::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-25.17:47:41::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:41::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:41::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:41::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.17:47:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:41::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.17:47:44::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:44::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:44::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-25.17:47:44::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-02-25.17:47:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:44::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:44::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:44::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:44::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.17:47:44::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:44::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:44::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:44::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.17:47:44::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:47:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:47:44::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:44::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:44::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:44::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-02-25.17:47:44::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:44::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:45::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:45::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:45::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:45::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:45::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:45::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:45::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-02-25.17:47:45::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:45::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:45::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:45::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.17:47:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:45::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:48::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:48::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:48::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:48::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:48::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:48::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:48::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.17:47:48::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:48::SCWMssOS::Adding Library:  xilrsa:1.7
TRACE::2024-02-25.17:47:48::SCWMssOS::Added Library:  xilrsa
TRACE::2024-02-25.17:47:48::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:48::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:48::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:48::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:48::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:48::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:48::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||

TRACE::2024-02-25.17:47:48::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2024-02-25.17:47:50::SCWMssOS::Writing the mss file completed D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:50::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:47:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:47:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:50::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_1
TRACE::2024-02-25.17:47:50::SCWMssOS::Writing the mss file completed D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"a82749dd5763a9ab411c6a72b8fd05d3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1", "xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-25.17:47:50::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:47:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:47:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::In reload Mss file.
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.17:47:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:50::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS:: library already available in sw design:  lwip213:1.1
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:47:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:47:50::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:50::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:50::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:50::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.17:47:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:47:50::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:50::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.17:47:50::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-02-25.17:47:56::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:56::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:56::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:56::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:47:56::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:47:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:47:56::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:47:56::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:47:56::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:47:56::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:48:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:48:02::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:48:02::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system
TRACE::2024-02-25.17:48:02::SCWMssOS::Writing the mss file completed D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:48:02::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:48:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:48:02::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:48:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"2bd617b539092414242b0fb74fbd3bf9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1", "xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-02-25.17:48:02::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:48:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:48:02::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:48:02::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:02::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:02::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:02::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:02::SCWMssOS::Removing the swdes entry for  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
LOG::2024-02-25.17:48:11::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-02-25.17:48:11::SCWPlatform::Sanity checking of platform is completed
LOG::2024-02-25.17:48:11::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-02-25.17:48:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-02-25.17:48:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-02-25.17:48:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.17:48:11::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-02-25.17:48:11::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:11::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:11::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:11::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:11::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:11::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:11::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:48:11::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:11::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:48:11::SCWBDomain::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-02-25.17:48:11::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.17:48:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-02-25.17:48:11::SCWBDomain::System Command Ran  D:&  cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-02-25.17:48:11::SCWBDomain::make: Entering directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.17:48:11::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-02-25.17:48:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.17:48:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.17:48:11::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.17:48:11::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.17:48:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.17:48:11::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.17:48:11::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.17:48:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.17:48:11::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.17:48:11::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.17:48:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:11::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.17:48:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:11::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:12::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.17:48:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.17:48:12::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:12::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.17:48:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.17:48:12::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:12::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:12::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:12::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.17:48:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.17:48:12::SCWBDomain::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.17:48:12::SCWBDomain::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:12::SCWBDomain::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:13::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-02-25.17:48:13::SCWBDomain::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.17:48:13::SCWBDomain::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.17:48:13::SCWBDomain::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.17:48:13::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.17:48:13::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.17:48:13::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.17:48:13::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:13::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:13::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.17:48:13::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.17:48:13::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:13::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.17:48:13::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.17:48:13::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.17:48:13::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.17:48:13::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.17:48:13::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.17:48:13::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.17:48:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.17:48:13::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:13::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.17:48:13::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.17:48:13::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:13::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.17:48:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:13::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:13::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.17:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:14::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.17:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:14::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.17:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:14::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.17:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.17:48:14::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.17:48:14::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.17:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:14::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.17:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:14::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:14::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.17:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:14::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.17:48:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:14::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:15::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-02-25.17:48:15::SCWBDomain::make --no-print-directory archive

TRACE::2024-02-25.17:48:15::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.17:48:15::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-02-25.17:48:15::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.17:48:15::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-02-25.17:48:15::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-02-25.17:48:15::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-02-25.17:48:15::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-02-25.17:48:15::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-02-25.17:48:15::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-02-25.17:48:15::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-02-25.17:48:15::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-02-25.17:48:15::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-02-25.17:48:15::SCWBDomain::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-02-25.17:48:15::SCWBDomain::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-02-25.17:48:15::SCWBDomain::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-02-25.17:48:15::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-02-25.17:48:15::SCWBDomain::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-02-25.17:48:15::SCWBDomain::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-02-25.17:48:15::SCWBDomain::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-02-25.17:48:15::SCWBDomain::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-02-25.17:48:15::SCWBDomain::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xs
TRACE::2024-02-25.17:48:15::SCWBDomain::cugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2024-02-25.17:48:15::SCWBDomain::0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o p
TRACE::2024-02-25.17:48:15::SCWBDomain::s7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_self
TRACE::2024-02-25.17:48:15::SCWBDomain::test.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g
TRACE::2024-02-25.17:48:15::SCWBDomain::.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime
TRACE::2024-02-25.17:48:15::SCWBDomain::_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-02-25.17:48:15::SCWBDomain::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.17:48:15::SCWBDomain::'Finished building libraries'

TRACE::2024-02-25.17:48:15::SCWBDomain::make: Leaving directory 'D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-02-25.17:48:15::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-02-25.17:48:15::SCWBDomain::exa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.17:48:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-02-25.17:48:16::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-25.17:48:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-02-25.17:48:16::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.17:48:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-25.17:48:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-02-25.17:48:16::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.17:48:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-02-25.17:48:16::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.17:48:16::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-02-25.17:48:16::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-02-25.17:48:17::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-02-25.17:48:17::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-02-25.17:48:17::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-02-25.17:48:17::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-02-25.17:48:17::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-02-25.17:48:17::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                 -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7
TRACE::2024-02-25.17:48:17::SCWBDomain::_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-02-25.17:48:17::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.17:48:17::SCWSystem::Not a boot domain 
LOG::2024-02-25.17:48:17::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.17:48:17::SCWSystem::Not a boot domain 
LOG::2024-02-25.17:48:17::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.17:48:17::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.17:48:17::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.17:48:17::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-02-25.17:48:17::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.17:48:17::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.17:48:17::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:17::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:17::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:17::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:17::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:17::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:17::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:17::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:17::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:17::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2024-02-25.17:48:17::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.17:48:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.17:48:17::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2024-02-25.17:48:17::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.17:48:17::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.17:48:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.17:48:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.17:48:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.17:48:17::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.17:48:17::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.17:48:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.17:48:17::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.17:48:17::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.17:48:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.17:48:17::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.17:48:17::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.17:48:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.17:48:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:17::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.17:48:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.17:48:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.17:48:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.17:48:17::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.17:48:17::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:18::SCWMssOS::"includes"

TRACE::2024-02-25.17:48:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.17:48:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:19::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.17:48:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:19::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.17:48:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.17:48:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.17:48:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.17:48:21::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.17:48:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.17:48:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:21::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.17:48:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.17:48:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.17:48:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.17:48:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.17:48:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.17:48:22::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.17:48:22::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:22::SCWMssOS::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.17:48:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.17:48:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:22::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:22::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:30::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-25.17:48:30::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.17:48:30::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.17:48:30::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.17:48:30::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.17:48:30::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.17:48:30::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.17:48:30::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.17:48:30::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.17:48:30::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip213_v1_1/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip213_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::"includes"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.17:48:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.17:48:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.17:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.17:48:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.17:48:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.17:48:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.17:48:31::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.17:48:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.17:48:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.17:48:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.17:48:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.17:48:31::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.17:48:31::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.17:48:31::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.17:48:31::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.17:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.17:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.17:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-25.17:48:33::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-25.17:48:33::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.17:48:33::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_corte
TRACE::2024-02-25.17:48:33::SCWMssOS::xa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getent
TRACE::2024-02-25.17:48:33::SCWMssOS::ropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortex
TRACE::2024-02-25.17:48:33::SCWMssOS::a9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o 
TRACE::2024-02-25.17:48:33::SCWMssOS::ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tra
TRACE::2024-02-25.17:48:33::SCWMssOS::nslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.
TRACE::2024-02-25.17:48:33::SCWMssOS::o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest
TRACE::2024-02-25.17:48:33::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevc
TRACE::2024-02-25.17:48:33::SCWMssOS::fg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/l
TRACE::2024-02-25.17:48:33::SCWMssOS::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.17:48:33::SCWMssOS::xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortex
TRACE::2024-02-25.17:48:33::SCWMssOS::a9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7
TRACE::2024-02-25.17:48:33::SCWMssOS::_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7
TRACE::2024-02-25.17:48:33::SCWMssOS::_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-
TRACE::2024-02-25.17:48:33::SCWMssOS::crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_
TRACE::2024-02-25.17:48:33::SCWMssOS::exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/
TRACE::2024-02-25.17:48:33::SCWMssOS::lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7
TRACE::2024-02-25.17:48:33::SCWMssOS::_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o 
TRACE::2024-02-25.17:48:33::SCWMssOS::ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.17:48:33::SCWMssOS::xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscu
TRACE::2024-02-25.17:48:33::SCWMssOS::gic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa
TRACE::2024-02-25.17:48:33::SCWMssOS::9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit
TRACE::2024-02-25.17:48:33::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt
TRACE::2024-02-25.17:48:33::SCWMssOS::_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.
TRACE::2024-02-25.17:48:33::SCWMssOS::o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o
TRACE::2024-02-25.17:48:33::SCWMssOS:: ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_op
TRACE::2024-02-25.17:48:33::SCWMssOS::tions.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.17:48:33::SCWMssOS::'Finished building libraries'

TRACE::2024-02-25.17:48:33::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.17:48:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.17:48:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.17:48:35::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2024-02-25.17:48:35::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-02-25.17:48:35::SCWDomain::Generating domain artifcats
TRACE::2024-02-25.17:48:35::SCWMssOS::Generating standalone artifcats
TRACE::2024-02-25.17:48:35::SCWMssOS::Copying the qemu file from  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-02-25.17:48:35::SCWMssOS:: Copying the user libraries. 
TRACE::2024-02-25.17:48:35::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:35::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:35::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:35::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:35::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:35::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:35::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:35::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:35::SCWMssOS::No sw design opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:35::SCWMssOS::mss exists loading the mss file  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:35::SCWMssOS::Opened the sw design from mss  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:35::SCWMssOS::Adding the swdes entry D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_1
TRACE::2024-02-25.17:48:35::SCWMssOS::updating the scw layer about changes
TRACE::2024-02-25.17:48:35::SCWMssOS::Opened the sw design.  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:35::SCWMssOS::Completed writing the mss file at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-02-25.17:48:35::SCWMssOS::Mss edits present, copying mssfile into export location D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-02-25.17:48:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-02-25.17:48:35::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-02-25.17:48:35::SCWMssOS::doing bsp build ... 
TRACE::2024-02-25.17:48:35::SCWMssOS::System Command Ran  D: & cd  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-02-25.17:48:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.17:48:35::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.17:48:35::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.17:48:35::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.17:48:35::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.17:48:35::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.17:48:35::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.17:48:35::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.17:48:35::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:35::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.17:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.17:48:35::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.17:48:35::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2024-02-25.17:48:36::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2024-02-25.17:48:36::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Compiling axilite_reg_deepth256..."

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-02-25.17:48:36::SCWMssOS::make -j 18 --no-print-directory par_libs

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axilite_reg_deepth256_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=ar
TRACE::2024-02-25.17:48:36::SCWMssOS::m-none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat
TRACE::2024-02-25.17:48:36::SCWMssOS::-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-02-25.17:48:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-02-25.17:48:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-02-25.17:48:36::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-02-25.17:48:36::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-02-25.17:48:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-02-25.17:48:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.17:48:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.17:48:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-02-25.17:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-02-25.17:48:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-02-25.17:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-02-25.17:48:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-02-25.17:48:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-02-25.17:48:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-02-25.17:48:37::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.17:48:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.17:48:37::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-02-25.17:48:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-02-25.17:48:37::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-02-25.17:48:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-02-25.17:48:37::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-02-25.17:48:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-02-25.17:48:37::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-02-25.17:48:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-02-25.17:48:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-02-25.17:48:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-02-25.17:48:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-02-25.17:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-02-25.17:48:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-02-25.17:48:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-02-25.17:48:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-02-25.17:48:38::SCWMssOS::make --no-print-directory archive

TRACE::2024-02-25.17:48:39::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-02-25.17:48:39::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-02-25.17:48:39::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-02-25.17:48:39::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-02-25.17:48:39::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-02-25.17:48:39::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-02-25.17:48:39::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-02-25.17:48:39::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-02-25.17:48:39::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-02-25.17:48:39::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-02-25.17:48:39::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-02-25.17:48:39::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-02-25.17:48:39::SCWMssOS::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-02-25.17:48:39::SCWMssOS::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-02-25.17:48:39::SCWMssOS::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-02-25.17:48:39::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-02-25.17:48:39::SCWMssOS::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-02-25.17:48:39::SCWMssOS::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-02-25.17:48:39::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-02-25.17:48:39::SCWMssOS::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-02-25.17:48:39::SCWMssOS::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xs
TRACE::2024-02-25.17:48:39::SCWMssOS::cugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_
TRACE::2024-02-25.17:48:39::SCWMssOS::0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o p
TRACE::2024-02-25.17:48:39::SCWMssOS::s7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_self
TRACE::2024-02-25.17:48:39::SCWMssOS::test.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g
TRACE::2024-02-25.17:48:39::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime
TRACE::2024-02-25.17:48:39::SCWMssOS::_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_int
TRACE::2024-02-25.17:48:39::SCWMssOS::r.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o

TRACE::2024-02-25.17:48:39::SCWMssOS::'Finished building libraries'

TRACE::2024-02-25.17:48:39::SCWMssOS::Copying to export directory.
TRACE::2024-02-25.17:48:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-02-25.17:48:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-02-25.17:48:39::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-02-25.17:48:39::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-02-25.17:48:39::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-02-25.17:48:39::SCWPlatform::Started preparing the platform 
TRACE::2024-02-25.17:48:39::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-02-25.17:48:39::SCWSystem::dir created 
TRACE::2024-02-25.17:48:39::SCWSystem::Writing the bif 
TRACE::2024-02-25.17:48:39::SCWPlatform::Started writing the spfm file 
TRACE::2024-02-25.17:48:39::SCWPlatform::Started writing the xpfm file 
TRACE::2024-02-25.17:48:39::SCWPlatform::Completed generating the platform
TRACE::2024-02-25.17:48:39::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:48:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:48:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:48:39::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:48:39::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:48:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:48:39::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:48:39::SCWMssOS::Saving the mss changes D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-02-25.17:48:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-02-25.17:48:39::SCWMssOS::Commit changes completed.
TRACE::2024-02-25.17:48:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:48:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-02-25.17:48:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:39::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:39::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:39::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:39::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:39::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"D:/three_verilog/Eth_lwip_Acp/Eth_lwip_Acp/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/freertos10_xilinx_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.14",
					"mssFile":	"",
					"md5Digest":	"2bd617b539092414242b0fb74fbd3bf9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip213:1.1", "xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip213":	{
							"api_mode":	"SOCKET_API",
							"default_tcp_recvmbox_size":	"4096",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"true",
							"lwip_tcpip_core_locking_input":	"true",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"memp_num_netbuf":	"4096",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"tcpip_mbox_size":	"4096",
							"libOptionNames":	["api_mode", "default_tcp_recvmbox_size", "dhcp_does_arp_check", "lwip_dhcp", "lwip_tcpip_core_locking_input", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "memp_num_netbuf", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd", "tcpip_mbox_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip213"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"7c1c57301aae3611c0eabfbe2049ab7a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-02-25.17:48:39::SCWPlatform::updated the xpfm file.
TRACE::2024-02-25.17:48:40::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:40::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:40::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:40::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:40::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:40::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:40::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:40::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:40::SCWPlatform::Trying to open the hw design at D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:40::SCWPlatform::DSA given D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:40::SCWPlatform::DSA absoulate path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:40::SCWPlatform::DSA directory D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw
TRACE::2024-02-25.17:48:40::SCWPlatform:: Platform Path D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-02-25.17:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-02-25.17:48:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-02-25.17:48:40::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-02-25.17:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-02-25.17:48:40::SCWMssOS::Checking the sw design at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-02-25.17:48:40::SCWMssOS::DEBUG:  swdes dump  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_1||
D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2024-02-25.17:48:40::SCWMssOS::Sw design exists and opened at  D:/three_verilog/Eth_lwip_Acp/RW/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
