=====
SETUP
24.576
13.352
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_0_s3
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s68
2.358
2.875
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s107
3.849
4.311
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s81
4.487
5.004
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s37
6.013
6.568
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.086
7.641
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
8.325
8.880
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s16
11.081
11.534
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s9
12.023
12.476
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s7
12.890
13.352
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_3_s0
13.352
=====
SETUP
24.614
13.314
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_8_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n215_s55
2.039
2.556
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s109
4.068
4.521
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s46
5.936
6.491
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s75
8.178
8.733
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s34
9.296
9.813
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s17
10.712
11.267
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s11
12.194
12.743
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s7
12.744
13.314
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_5_s0
13.314
=====
SETUP
25.312
12.616
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_0_s3
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s68
2.358
2.875
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s107
3.849
4.311
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s81
4.487
5.004
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s37
6.013
6.568
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.086
7.641
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
8.325
8.880
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s17
10.135
10.690
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s10
11.545
11.998
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n223_s6
12.245
12.616
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_1_s0
12.616
=====
SETUP
25.396
12.532
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_0_s3
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s68
2.358
2.875
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s107
3.849
4.311
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s81
4.487
5.004
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s37
6.013
6.568
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.086
7.641
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
8.325
8.880
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s12
10.886
11.257
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s7
11.262
11.715
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n228_s6
11.962
12.532
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_0_s0
12.532
=====
SETUP
25.736
12.192
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_3_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s60
3.080
3.635
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s118
4.832
5.285
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s74
5.537
6.092
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s31
6.995
7.512
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s75
8.079
8.596
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s31
9.499
9.952
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s15
10.608
11.178
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s9
11.179
11.641
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s6
11.643
12.192
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_2_s0
12.192
=====
SETUP
25.757
12.171
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_6_s2
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s59
2.139
2.656
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s125
4.335
4.788
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n207_s53
6.235
6.790
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s53
7.212
7.665
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s23
9.041
9.596
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s12
10.009
10.380
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s8
10.987
11.536
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n211_s7
11.709
12.171
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_4_s0
12.171
=====
SETUP
26.075
11.852
37.928
sys_clk_ibuf
0.000
0.683
u_interfaces_top/i2c_config_m0/lut_index_0_s3
0.926
1.158
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n219_s68
2.358
2.875
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s107
3.849
4.311
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s81
4.487
5.004
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s37
6.013
6.568
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s15
7.086
7.641
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n199_s9
8.325
8.880
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s9
10.389
10.906
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/n203_s92
11.303
11.852
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/txr_6_s0
11.852
=====
SETUP
26.478
11.449
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_sfr09/o_contain_7_s0
11.449
=====
SETUP
26.478
11.449
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_sfr05/o_contain_7_s0
11.449
=====
SETUP
26.527
11.401
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr08/n11_s1
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_6_s28
4.469
4.986
u_uart_sfr/u_sfr1F/io_ad_data_0_s22
5.672
6.189
u_uart_sfr/u_sfr1F/io_ad_data_0_s9
6.978
7.431
u_uart_sfr/u_sfr1F/io_ad_data_0_s5
8.798
9.260
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.433
9.804
u_uart_sfr/u_sfr04/o_contain_0_s0
11.401
=====
SETUP
26.604
11.324
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr08/n11_s1
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_6_s28
4.469
4.986
u_uart_sfr/u_sfr1F/io_ad_data_0_s22
5.672
6.189
u_uart_sfr/u_sfr1F/io_ad_data_0_s9
6.978
7.431
u_uart_sfr/u_sfr1F/io_ad_data_0_s5
8.798
9.260
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.433
9.804
u_uart_sfr/u_sfr02/o_contain_0_s0
11.324
=====
SETUP
26.624
11.304
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_sfr0D/o_contain_7_s0
11.304
=====
SETUP
26.628
11.300
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr08/n11_s1
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_6_s28
4.469
4.986
u_uart_sfr/u_sfr1F/io_ad_data_0_s22
5.672
6.189
u_uart_sfr/u_sfr1F/io_ad_data_0_s9
6.978
7.431
u_uart_sfr/u_sfr1F/io_ad_data_0_s5
8.798
9.260
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.433
9.804
u_uart_sfr/u_sfr0A/o_contain_0_s0
11.300
=====
SETUP
26.706
11.222
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_sfr04/o_contain_7_s0
11.222
=====
SETUP
26.719
11.209
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_7_s0
11.209
=====
SETUP
26.728
11.200
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_sfr01/o_contain_7_s0
11.200
=====
SETUP
26.747
11.181
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_sfr17/o_contain_7_s0
11.181
=====
SETUP
26.754
11.174
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr08/n11_s1
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_6_s28
4.469
4.986
u_uart_sfr/u_sfr1F/io_ad_data_0_s22
5.672
6.189
u_uart_sfr/u_sfr1F/io_ad_data_0_s9
6.978
7.431
u_uart_sfr/u_sfr1F/io_ad_data_0_s5
8.798
9.260
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.433
9.804
u_uart_sfr/u_sfr09/o_contain_0_s0
11.174
=====
SETUP
26.778
11.150
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr08/n11_s1
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_6_s28
4.469
4.986
u_uart_sfr/u_sfr1F/io_ad_data_0_s22
5.672
6.189
u_uart_sfr/u_sfr1F/io_ad_data_0_s9
6.978
7.431
u_uart_sfr/u_sfr1F/io_ad_data_0_s5
8.798
9.260
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.433
9.804
u_uart_sfr/u_sfr1D/o_contain_0_s0
11.150
=====
SETUP
26.790
11.138
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_sfr1B/o_contain_7_s0
11.138
=====
SETUP
26.791
11.137
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr08/n11_s1
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_6_s28
4.469
4.986
u_uart_sfr/u_sfr1F/io_ad_data_0_s22
5.672
6.189
u_uart_sfr/u_sfr1F/io_ad_data_0_s9
6.978
7.431
u_uart_sfr/u_sfr1F/io_ad_data_0_s5
8.798
9.260
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.433
9.804
u_uart_sfr/u_sfr0B/o_contain_0_s0
11.137
=====
SETUP
26.791
11.136
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_sfr0A/o_contain_7_s0
11.136
=====
SETUP
26.818
11.110
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr00/n10_s2
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_7_s50
4.466
5.021
u_uart_sfr/u_sfr1F/io_ad_data_7_s23
5.947
6.502
u_uart_sfr/u_sfr1F/io_ad_data_7_s11
7.671
8.188
u_uart_sfr/u_sfr1F/io_ad_data_7_s5
8.601
9.054
u_uart_sfr/u_sfr1F/io_ad_data_7_s2
9.301
9.856
u_uart_sfr/u_sfr1D/o_contain_7_s0
11.110
=====
SETUP
26.836
11.092
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr08/n11_s1
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_6_s28
4.469
4.986
u_uart_sfr/u_sfr1F/io_ad_data_0_s22
5.672
6.189
u_uart_sfr/u_sfr1F/io_ad_data_0_s9
6.978
7.431
u_uart_sfr/u_sfr1F/io_ad_data_0_s5
8.798
9.260
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.433
9.804
u_uart_sfr/u_debug/debug_ctrl_inst/po_data_0_s0
11.092
=====
SETUP
26.852
11.076
37.928
sys_clk_ibuf
0.000
0.683
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_11_s1
0.926
1.158
u_uart_sfr/u_sfr00/n10_s7
1.588
1.959
u_uart_sfr/u_sfr00/n10_s5
2.372
2.889
u_uart_sfr/u_sfr08/n11_s1
3.142
3.595
u_uart_sfr/u_sfr1F/io_ad_data_6_s28
4.469
4.986
u_uart_sfr/u_sfr1F/io_ad_data_0_s22
5.672
6.189
u_uart_sfr/u_sfr1F/io_ad_data_0_s9
6.978
7.431
u_uart_sfr/u_sfr1F/io_ad_data_0_s5
8.798
9.260
u_uart_sfr/u_sfr1F/io_ad_data_0_s2
9.433
9.804
u_uart_sfr/u_sfr19/o_contain_0_s0
11.076
=====
HOLD
0.321
1.192
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_flag_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/tx_data_0_s0
1.192
=====
HOLD
0.321
1.192
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_flag_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/tx_data_2_s0
1.192
=====
HOLD
0.321
1.192
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_flag_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/tx_data_4_s0
1.192
=====
HOLD
0.321
1.192
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/po_flag_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/tx_data_6_s0
1.192
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_12_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n70_s3
1.064
1.296
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n737_s0
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/d_address_15_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n591_s3
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/EA_len_2_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s1
0.860
1.062
u_uart_sfr/u_debug/debug_ctrl_inst/n536_s1
1.064
1.296
u_uart_sfr/u_debug/debug_ctrl_inst/DA_len_9_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n152_s2
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n145_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n42_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n38_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n36_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n32_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n30_s
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n66_s1
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/dcnt_2_s1
1.296
=====
HOLD
0.425
1.296
0.871
sys_clk_ibuf
0.000
0.675
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0
0.860
1.062
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10
1.064
1.296
u_interfaces_top/i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0
1.296
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s1
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n138_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/bit_cnt_3_s1
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_4_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n102_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_4_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
0.860
1.062
u_uart_sfr/u_debug/uart_rx_inst/n93_s1
1.065
1.297
u_uart_sfr/u_debug/uart_rx_inst/clk_cnt_13_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_3_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n79_s1
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_3_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_4_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n78_s4
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_4_s0
1.297
=====
HOLD
0.427
1.297
0.871
sys_clk_ibuf
0.000
0.675
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0
0.860
1.062
u_uart_sfr/u_debug/uart_tx_inst/n68_s1
1.065
1.297
u_uart_sfr/u_debug/uart_tx_inst/clk_cnt_14_s0
1.297
