xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
ram_8bx64.sv,systemverilog,xil_defaultlib,../../../../jpeg_z7.srcs/sources_1/ip/zigzag_0/src/ram_8bx64.sv,
zigzag.sv,systemverilog,xil_defaultlib,../../../../jpeg_z7.srcs/sources_1/ip/zigzag_0/src/zigzag.sv,
zigzag_0.sv,systemverilog,xil_defaultlib,../../../../jpeg_z7.srcs/sources_1/ip/zigzag_0/sim/zigzag_0.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
