{"vcs1":{"timestamp_begin":1699257628.776309538, "rt":0.77, "ut":0.40, "st":0.29}}
{"vcselab":{"timestamp_begin":1699257629.633054494, "rt":0.87, "ut":0.56, "st":0.27}}
{"link":{"timestamp_begin":1699257630.563932358, "rt":0.54, "ut":0.18, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699257627.924725608}
{"VCS_COMP_START_TIME": 1699257627.924725608}
{"VCS_COMP_END_TIME": 1699257631.206398902}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338032}}
{"stitch_vcselab": {"peak_mem": 222608}}
