// Seed: 3426327182
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3
);
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    id_5,
    input supply1 id_1,
    output tri id_2,
    output logic id_3
);
  assign id_2 = id_1;
  assign id_3 = -1 == id_0 - id_1;
  initial begin : LABEL_0
    id_3 <= -1;
  end
  assign id_2 = -1'h0;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
  id_7(
      id_0, 1'b0
  );
  assign id_5 = -1;
  wire id_8;
  wire id_9, id_10;
  id_11(
      id_9
  );
  wire id_12, id_13;
  wire id_14, id_15 = id_13;
endmodule
