DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
]
instances [
(Instance
name "i_p_banks_admin"
duLibraryName "readout_card"
duName "p_banks_admin"
elements [
]
mwi 0
uid 1802,0
)
(Instance
name "i_i_banks_admin"
duLibraryName "readout_card"
duName "i_banks_admin"
elements [
]
mwi 0
uid 2198,0
)
(Instance
name "i_d_banks_admin"
duLibraryName "readout_card"
duName "d_banks_admin"
elements [
]
mwi 0
uid 2594,0
)
(Instance
name "i_z_banks_admin"
duLibraryName "readout_card"
duName "z_banks_admin"
elements [
]
mwi 0
uid 2990,0
)
(Instance
name "i_adc_offset_banks_admin"
duLibraryName "readout_card"
duName "adc_offset_banks_admin"
elements [
]
mwi 0
uid 3386,0
)
(Instance
name "i_misc_banks_admin"
duLibraryName "readout_card"
duName "misc_banks_admin"
elements [
]
mwi 0
uid 3831,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
)
version "22.1"
appVersion "2003.3 (Build 60)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\wbs_fb_data\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\wbs_fb_data\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\wbs_fb_data"
)
(vvPair
variable "d_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\wbs_fb_data"
)
(vvPair
variable "date"
value "11/22/2004"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "wbs_fb_data"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SCUBA0"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "readout_card"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "wbs_fb_data"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\wbs_fb_data\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\wbs_fb_data\\struct.bd"
)
(vvPair
variable "project_name"
value "mce"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "10:21:28"
)
(vvPair
variable "unit"
value "wbs_fb_data"
)
(vvPair
variable "user"
value "mohsenn"
)
(vvPair
variable "version"
value "2003.3 (Build 60)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
optionalChildren [
*1 (Net
uid 9,0
optionalChildren [
*2 (Property
uid 11,0
pclass "comment"
pname "1,0"
pvalue "-----------------------------------------------------------------------------
  -- Signals from P/I/D/Z/ADC Banks Admin and Miscellanous Bank
  -----------------------------------------------------------------------------"
ptn "String"
)
]
name "qa_p_bank"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 1
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,215400,57500,218600"
st "-----------------------------------------------------------------------------
  -- Signals from P/I/D/Z/ADC Banks Admin and Miscellanous Bank
  -----------------------------------------------------------------------------
SIGNAL qa_p_bank               : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*3 (Net
uid 12,0
name "qa_i_bank"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 2
declText (MLText
uid 13,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,218600,55500,219400"
st "SIGNAL qa_i_bank               : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*4 (Net
uid 14,0
name "qa_d_bank"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 3
declText (MLText
uid 15,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,219400,55500,220200"
st "SIGNAL qa_d_bank               : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*5 (Net
uid 16,0
name "qa_z_bank"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 4
declText (MLText
uid 17,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,220200,55500,221000"
st "SIGNAL qa_z_bank               : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*6 (Net
uid 18,0
name "qa_adc_offset_bank"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 5
declText (MLText
uid 19,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,221000,55500,221800"
st "SIGNAL qa_adc_offset_bank      : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*7 (Net
uid 20,0
name "qa_misc_bank"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 6
declText (MLText
uid 21,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,221800,55500,222600"
st "SIGNAL qa_misc_bank            : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*8 (Net
uid 22,0
name "ack_p_bank"
type "std_logic"
orderNo 7
declText (MLText
uid 23,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,222600,39000,223400"
st "SIGNAL ack_p_bank              : std_logic
"
)
)
*9 (Net
uid 24,0
name "ack_i_bank"
type "std_logic"
orderNo 8
declText (MLText
uid 25,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,223400,39000,224200"
st "SIGNAL ack_i_bank              : std_logic
"
)
)
*10 (Net
uid 26,0
name "ack_d_bank"
type "std_logic"
orderNo 9
declText (MLText
uid 27,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,224200,39000,225000"
st "SIGNAL ack_d_bank              : std_logic
"
)
)
*11 (Net
uid 28,0
name "ack_z_bank"
type "std_logic"
orderNo 10
declText (MLText
uid 29,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,225000,39000,225800"
st "SIGNAL ack_z_bank              : std_logic
"
)
)
*12 (Net
uid 30,0
name "ack_adc_offset_bank"
type "std_logic"
orderNo 11
declText (MLText
uid 31,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,225800,39000,226600"
st "SIGNAL ack_adc_offset_bank     : std_logic
"
)
)
*13 (Net
uid 32,0
optionalChildren [
*14 (Property
uid 34,0
pclass "comment"
pname "5,0"
pvalue "--   -----------------------------------------------------------------------------"
ptn "String"
)
*15 (Property
uid 35,0
pclass "comment"
pname "3,0"
pvalue "--   -- Signals from Miscellanous Controller
--   -----------------------------------------------------------------------------
--   signal wren_misc_bank           : std_logic;
--   signal filter_coeff_wraddress   : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal servo_mode_wraddress     : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal ramp_step_size_wraddress : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal const_val_wraddress      : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal num_ramp_frm_wraddress   : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal mode_flag_ctrl_wraddress : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal sa_bias_wraddress        : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal offset_dat_wraddress     : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);"
ptn "String"
)
]
name "ack_misc_bank"
type "std_logic"
orderNo 12
declText (MLText
uid 33,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,226600,80500,236200"
st "SIGNAL ack_misc_bank           : std_logic --   -----------------------------------------------------------------------------
--   -- Signals from Miscellanous Controller
--   -----------------------------------------------------------------------------
--   signal wren_misc_bank           : std_logic;
--   signal filter_coeff_wraddress   : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal servo_mode_wraddress     : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal ramp_step_size_wraddress : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal const_val_wraddress      : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal num_ramp_frm_wraddress   : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal mode_flag_ctrl_wraddress : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal sa_bias_wraddress        : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
--   signal offset_dat_wraddress     : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0);
"
)
)
*16 (PortIoIn
uid 36,0
shape (CompositeShape
uid 37,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 38,0
sl 0
ro 270
xt "-4000,47625,-2500,48375"
)
(Line
uid 39,0
sl 0
ro 270
xt "-2500,48000,-2000,48000"
pts [
"-2500,48000"
"-2000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 40,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41,0
va (VaSet
)
xt "-7700,47500,-5000,48500"
st "clk_50_i"
ju 2
blo "-5000,48300"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 42,0
name "clk_50_i"
type "std_logic"
orderNo 13
declText (MLText
uid 43,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,119000,35000,119800"
st "clk_50_i                : std_logic
"
)
)
*18 (PortIoIn
uid 50,0
shape (CompositeShape
uid 51,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 52,0
sl 0
ro 270
xt "-4000,46625,-2500,47375"
)
(Line
uid 53,0
sl 0
ro 270
xt "-2500,47000,-2000,47000"
pts [
"-2500,47000"
"-2000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 54,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 55,0
va (VaSet
)
xt "-6500,46500,-5000,47500"
st "rst_i"
ju 2
blo "-5000,47300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 56,0
name "rst_i"
type "std_logic"
orderNo 14
declText (MLText
uid 57,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,119800,35000,120600"
st "rst_i                   : std_logic
"
)
)
*20 (PortIoOut
uid 64,0
shape (CompositeShape
uid 65,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66,0
sl 0
ro 270
xt "110500,-375,112000,375"
)
(Line
uid 67,0
sl 0
ro 270
xt "110000,0,110500,0"
pts [
"110000,0"
"110500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 68,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69,0
va (VaSet
)
xt "113000,-500,121400,500"
st "adc_offset_dat_ch0_o"
blo "113000,300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 70,0
name "adc_offset_dat_ch0_o"
type "std_logic_vector"
bounds "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
orderNo 15
declText (MLText
uid 71,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,120600,55500,121400"
st "adc_offset_dat_ch0_o    : std_logic_vector(ADC_OFFSET_DAT_WIDTH-1 downto 0)
"
)
)
*22 (PortIoIn
uid 78,0
shape (CompositeShape
uid 79,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 80,0
sl 0
ro 270
xt "84000,-375,85500,375"
)
(Line
uid 81,0
sl 0
ro 270
xt "85500,0,86000,0"
pts [
"85500,0"
"86000,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 82,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83,0
va (VaSet
)
xt "74300,-500,83000,500"
st "adc_offset_addr_ch0_i"
ju 2
blo "83000,300"
tm "WireNameMgr"
)
)
)
*23 (Net
uid 84,0
name "adc_offset_addr_ch0_i"
type "std_logic_vector"
bounds "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
orderNo 16
declText (MLText
uid 85,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,121400,56000,122200"
st "adc_offset_addr_ch0_i   : std_logic_vector(ADC_OFFSET_ADDR_WIDTH-1 downto 0)
"
)
)
*24 (PortIoOut
uid 92,0
shape (CompositeShape
uid 93,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 94,0
sl 0
ro 270
xt "38500,22625,40000,23375"
)
(Line
uid 95,0
sl 0
ro 270
xt "38000,23000,38500,23000"
pts [
"38000,23000"
"38500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 96,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 97,0
va (VaSet
)
xt "41000,22500,46000,23500"
st "p_dat_ch0_o"
blo "41000,23300"
tm "WireNameMgr"
)
)
)
*25 (Net
uid 98,0
name "p_dat_ch0_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 17
declText (MLText
uid 99,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,122200,52000,123000"
st "p_dat_ch0_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*26 (PortIoIn
uid 106,0
shape (CompositeShape
uid 107,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 108,0
sl 0
ro 270
xt "19000,22625,20500,23375"
)
(Line
uid 109,0
sl 0
ro 270
xt "20500,23000,21000,23000"
pts [
"20500,23000"
"21000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 110,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 111,0
va (VaSet
)
xt "12700,22500,18000,23500"
st "p_addr_ch0_i"
ju 2
blo "18000,23300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 112,0
name "p_addr_ch0_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 18
declText (MLText
uid 113,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,123000,53000,123800"
st "p_addr_ch0_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*28 (PortIoOut
uid 120,0
shape (CompositeShape
uid 121,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 122,0
sl 0
ro 270
xt "144500,-375,146000,375"
)
(Line
uid 123,0
sl 0
ro 270
xt "144000,0,144500,0"
pts [
"144000,0"
"144500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 124,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 125,0
va (VaSet
)
xt "147000,-500,151800,500"
st "i_dat_ch0_o"
blo "147000,300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 126,0
name "i_dat_ch0_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 19
declText (MLText
uid 127,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,123800,52000,124600"
st "i_dat_ch0_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*30 (PortIoIn
uid 134,0
shape (CompositeShape
uid 135,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 136,0
sl 0
ro 270
xt "126000,-375,127500,375"
)
(Line
uid 137,0
sl 0
ro 270
xt "127500,0,128000,0"
pts [
"127500,0"
"128000,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 138,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 139,0
va (VaSet
)
xt "119900,-500,125000,500"
st "i_addr_ch0_i"
ju 2
blo "125000,300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 140,0
name "i_addr_ch0_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 20
declText (MLText
uid 141,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,124600,53000,125400"
st "i_addr_ch0_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*32 (PortIoOut
uid 148,0
shape (CompositeShape
uid 149,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 150,0
sl 0
ro 270
xt "38500,58625,40000,59375"
)
(Line
uid 151,0
sl 0
ro 270
xt "38000,59000,38500,59000"
pts [
"38000,59000"
"38500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 152,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 153,0
va (VaSet
)
xt "41000,58500,46000,59500"
st "d_dat_ch0_o"
blo "41000,59300"
tm "WireNameMgr"
)
)
)
*33 (Net
uid 154,0
name "d_dat_ch0_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 21
declText (MLText
uid 155,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,125400,52000,126200"
st "d_dat_ch0_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*34 (PortIoIn
uid 162,0
shape (CompositeShape
uid 163,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 164,0
sl 0
ro 270
xt "19000,58625,20500,59375"
)
(Line
uid 165,0
sl 0
ro 270
xt "20500,59000,21000,59000"
pts [
"20500,59000"
"21000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 166,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 167,0
va (VaSet
)
xt "12700,58500,18000,59500"
st "d_addr_ch0_i"
ju 2
blo "18000,59300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 168,0
name "d_addr_ch0_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 22
declText (MLText
uid 169,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,126200,53000,127000"
st "d_addr_ch0_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*36 (PortIoOut
uid 176,0
shape (CompositeShape
uid 177,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 178,0
sl 0
ro 270
xt "107500,22625,109000,23375"
)
(Line
uid 179,0
sl 0
ro 270
xt "107000,23000,107500,23000"
pts [
"107000,23000"
"107500,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 180,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 181,0
va (VaSet
)
xt "110000,22500,115000,23500"
st "z_dat_ch0_o"
blo "110000,23300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 182,0
name "z_dat_ch0_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 23
declText (MLText
uid 183,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,127000,52000,127800"
st "z_dat_ch0_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*38 (PortIoIn
uid 190,0
shape (CompositeShape
uid 191,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 192,0
sl 0
ro 270
xt "88000,22625,89500,23375"
)
(Line
uid 193,0
sl 0
ro 270
xt "89500,23000,90000,23000"
pts [
"89500,23000"
"90000,23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 194,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 195,0
va (VaSet
)
xt "81700,22500,87000,23500"
st "z_addr_ch0_i"
ju 2
blo "87000,23300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 196,0
name "z_addr_ch0_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 24
declText (MLText
uid 197,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,127800,53000,128600"
st "z_addr_ch0_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*40 (PortIoOut
uid 204,0
shape (CompositeShape
uid 205,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 206,0
sl 0
ro 270
xt "39500,81625,41000,82375"
)
(Line
uid 207,0
sl 0
ro 270
xt "39000,82000,39500,82000"
pts [
"39000,82000"
"39500,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 208,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "42000,81500,47800,82500"
st "sa_bias_ch0_o"
blo "42000,82300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 210,0
name "sa_bias_ch0_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 25
declText (MLText
uid 211,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,128600,52000,129400"
st "sa_bias_ch0_o           : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*42 (PortIoOut
uid 218,0
shape (CompositeShape
uid 219,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 220,0
sl 0
ro 270
xt "39500,82625,41000,83375"
)
(Line
uid 221,0
sl 0
ro 270
xt "39000,83000,39500,83000"
pts [
"39000,83000"
"39500,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 222,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 223,0
va (VaSet
)
xt "42000,82500,48400,83500"
st "offset_dat_ch0_o"
blo "42000,83300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 224,0
name "offset_dat_ch0_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 26
declText (MLText
uid 225,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,129400,52000,130200"
st "offset_dat_ch0_o        : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*44 (PortIoOut
uid 232,0
shape (CompositeShape
uid 233,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 234,0
sl 0
ro 270
xt "110500,625,112000,1375"
)
(Line
uid 235,0
sl 0
ro 270
xt "110000,1000,110500,1000"
pts [
"110000,1000"
"110500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 236,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 237,0
va (VaSet
)
xt "113000,500,121400,1500"
st "adc_offset_dat_ch1_o"
blo "113000,1300"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 238,0
name "adc_offset_dat_ch1_o"
type "std_logic_vector"
bounds "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
orderNo 27
declText (MLText
uid 239,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,130200,55500,131000"
st "adc_offset_dat_ch1_o    : std_logic_vector(ADC_OFFSET_DAT_WIDTH-1 downto 0)
"
)
)
*46 (PortIoIn
uid 246,0
shape (CompositeShape
uid 247,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 248,0
sl 0
ro 270
xt "84000,625,85500,1375"
)
(Line
uid 249,0
sl 0
ro 270
xt "85500,1000,86000,1000"
pts [
"85500,1000"
"86000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 250,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 251,0
va (VaSet
)
xt "74300,500,83000,1500"
st "adc_offset_addr_ch1_i"
ju 2
blo "83000,1300"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 252,0
name "adc_offset_addr_ch1_i"
type "std_logic_vector"
bounds "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
orderNo 28
declText (MLText
uid 253,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,131000,56000,131800"
st "adc_offset_addr_ch1_i   : std_logic_vector(ADC_OFFSET_ADDR_WIDTH-1 downto 0)
"
)
)
*48 (PortIoOut
uid 260,0
shape (CompositeShape
uid 261,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 262,0
sl 0
ro 270
xt "38500,23625,40000,24375"
)
(Line
uid 263,0
sl 0
ro 270
xt "38000,24000,38500,24000"
pts [
"38000,24000"
"38500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 264,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 265,0
va (VaSet
)
xt "41000,23500,46000,24500"
st "p_dat_ch1_o"
blo "41000,24300"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 266,0
name "p_dat_ch1_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 29
declText (MLText
uid 267,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,131800,52000,132600"
st "p_dat_ch1_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*50 (PortIoIn
uid 274,0
shape (CompositeShape
uid 275,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 276,0
sl 0
ro 270
xt "19000,23625,20500,24375"
)
(Line
uid 277,0
sl 0
ro 270
xt "20500,24000,21000,24000"
pts [
"20500,24000"
"21000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 278,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 279,0
va (VaSet
)
xt "12700,23500,18000,24500"
st "p_addr_ch1_i"
ju 2
blo "18000,24300"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 280,0
name "p_addr_ch1_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 30
declText (MLText
uid 281,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,132600,53000,133400"
st "p_addr_ch1_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*52 (PortIoOut
uid 288,0
shape (CompositeShape
uid 289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 290,0
sl 0
ro 270
xt "144500,625,146000,1375"
)
(Line
uid 291,0
sl 0
ro 270
xt "144000,1000,144500,1000"
pts [
"144000,1000"
"144500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 292,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
)
xt "147000,500,151800,1500"
st "i_dat_ch1_o"
blo "147000,1300"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 294,0
name "i_dat_ch1_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 31
declText (MLText
uid 295,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,133400,52000,134200"
st "i_dat_ch1_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*54 (PortIoIn
uid 302,0
shape (CompositeShape
uid 303,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 304,0
sl 0
ro 270
xt "126000,625,127500,1375"
)
(Line
uid 305,0
sl 0
ro 270
xt "127500,1000,128000,1000"
pts [
"127500,1000"
"128000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 306,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 307,0
va (VaSet
)
xt "119900,500,125000,1500"
st "i_addr_ch1_i"
ju 2
blo "125000,1300"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 308,0
name "i_addr_ch1_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 32
declText (MLText
uid 309,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,134200,53000,135000"
st "i_addr_ch1_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*56 (PortIoOut
uid 316,0
shape (CompositeShape
uid 317,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 318,0
sl 0
ro 270
xt "38500,59625,40000,60375"
)
(Line
uid 319,0
sl 0
ro 270
xt "38000,60000,38500,60000"
pts [
"38000,60000"
"38500,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 320,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 321,0
va (VaSet
)
xt "41000,59500,46000,60500"
st "d_dat_ch1_o"
blo "41000,60300"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 322,0
name "d_dat_ch1_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 33
declText (MLText
uid 323,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,135000,52000,135800"
st "d_dat_ch1_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*58 (PortIoIn
uid 330,0
shape (CompositeShape
uid 331,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 332,0
sl 0
ro 270
xt "19000,59625,20500,60375"
)
(Line
uid 333,0
sl 0
ro 270
xt "20500,60000,21000,60000"
pts [
"20500,60000"
"21000,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 334,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 335,0
va (VaSet
)
xt "12700,59500,18000,60500"
st "d_addr_ch1_i"
ju 2
blo "18000,60300"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 336,0
name "d_addr_ch1_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 34
declText (MLText
uid 337,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,135800,53000,136600"
st "d_addr_ch1_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*60 (PortIoOut
uid 344,0
shape (CompositeShape
uid 345,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 346,0
sl 0
ro 270
xt "107500,23625,109000,24375"
)
(Line
uid 347,0
sl 0
ro 270
xt "107000,24000,107500,24000"
pts [
"107000,24000"
"107500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 348,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 349,0
va (VaSet
)
xt "110000,23500,115000,24500"
st "z_dat_ch1_o"
blo "110000,24300"
tm "WireNameMgr"
)
)
)
*61 (Net
uid 350,0
name "z_dat_ch1_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 35
declText (MLText
uid 351,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,136600,52000,137400"
st "z_dat_ch1_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*62 (PortIoIn
uid 358,0
shape (CompositeShape
uid 359,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 360,0
sl 0
ro 270
xt "88000,23625,89500,24375"
)
(Line
uid 361,0
sl 0
ro 270
xt "89500,24000,90000,24000"
pts [
"89500,24000"
"90000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 362,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 363,0
va (VaSet
)
xt "81700,23500,87000,24500"
st "z_addr_ch1_i"
ju 2
blo "87000,24300"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 364,0
name "z_addr_ch1_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 36
declText (MLText
uid 365,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,137400,53000,138200"
st "z_addr_ch1_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*64 (PortIoOut
uid 372,0
shape (CompositeShape
uid 373,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 374,0
sl 0
ro 270
xt "39500,83625,41000,84375"
)
(Line
uid 375,0
sl 0
ro 270
xt "39000,84000,39500,84000"
pts [
"39000,84000"
"39500,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 376,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 377,0
va (VaSet
)
xt "42000,83500,47800,84500"
st "sa_bias_ch1_o"
blo "42000,84300"
tm "WireNameMgr"
)
)
)
*65 (Net
uid 378,0
name "sa_bias_ch1_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 37
declText (MLText
uid 379,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,138200,52000,139000"
st "sa_bias_ch1_o           : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*66 (PortIoOut
uid 386,0
shape (CompositeShape
uid 387,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 388,0
sl 0
ro 270
xt "39500,84625,41000,85375"
)
(Line
uid 389,0
sl 0
ro 270
xt "39000,85000,39500,85000"
pts [
"39000,85000"
"39500,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 390,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 391,0
va (VaSet
)
xt "42000,84500,48400,85500"
st "offset_dat_ch1_o"
blo "42000,85300"
tm "WireNameMgr"
)
)
)
*67 (Net
uid 392,0
name "offset_dat_ch1_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 38
declText (MLText
uid 393,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,139000,52000,139800"
st "offset_dat_ch1_o        : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*68 (PortIoOut
uid 400,0
shape (CompositeShape
uid 401,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 402,0
sl 0
ro 270
xt "110500,1625,112000,2375"
)
(Line
uid 403,0
sl 0
ro 270
xt "110000,2000,110500,2000"
pts [
"110000,2000"
"110500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 404,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 405,0
va (VaSet
)
xt "113000,1500,121400,2500"
st "adc_offset_dat_ch2_o"
blo "113000,2300"
tm "WireNameMgr"
)
)
)
*69 (Net
uid 406,0
name "adc_offset_dat_ch2_o"
type "std_logic_vector"
bounds "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
orderNo 39
declText (MLText
uid 407,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,139800,55500,140600"
st "adc_offset_dat_ch2_o    : std_logic_vector(ADC_OFFSET_DAT_WIDTH-1 downto 0)
"
)
)
*70 (PortIoIn
uid 414,0
shape (CompositeShape
uid 415,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 416,0
sl 0
ro 270
xt "84000,1625,85500,2375"
)
(Line
uid 417,0
sl 0
ro 270
xt "85500,2000,86000,2000"
pts [
"85500,2000"
"86000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 418,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 419,0
va (VaSet
)
xt "74300,1500,83000,2500"
st "adc_offset_addr_ch2_i"
ju 2
blo "83000,2300"
tm "WireNameMgr"
)
)
)
*71 (Net
uid 420,0
name "adc_offset_addr_ch2_i"
type "std_logic_vector"
bounds "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
orderNo 40
declText (MLText
uid 421,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,140600,56000,141400"
st "adc_offset_addr_ch2_i   : std_logic_vector(ADC_OFFSET_ADDR_WIDTH-1 downto 0)
"
)
)
*72 (PortIoOut
uid 428,0
shape (CompositeShape
uid 429,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 430,0
sl 0
ro 270
xt "38500,24625,40000,25375"
)
(Line
uid 431,0
sl 0
ro 270
xt "38000,25000,38500,25000"
pts [
"38000,25000"
"38500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 432,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "41000,24500,46000,25500"
st "p_dat_ch2_o"
blo "41000,25300"
tm "WireNameMgr"
)
)
)
*73 (Net
uid 434,0
name "p_dat_ch2_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 41
declText (MLText
uid 435,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,141400,52000,142200"
st "p_dat_ch2_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*74 (PortIoIn
uid 442,0
shape (CompositeShape
uid 443,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 444,0
sl 0
ro 270
xt "19000,24625,20500,25375"
)
(Line
uid 445,0
sl 0
ro 270
xt "20500,25000,21000,25000"
pts [
"20500,25000"
"21000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 446,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 447,0
va (VaSet
)
xt "12700,24500,18000,25500"
st "p_addr_ch2_i"
ju 2
blo "18000,25300"
tm "WireNameMgr"
)
)
)
*75 (Net
uid 448,0
name "p_addr_ch2_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 42
declText (MLText
uid 449,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,142200,53000,143000"
st "p_addr_ch2_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*76 (PortIoOut
uid 456,0
shape (CompositeShape
uid 457,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 458,0
sl 0
ro 270
xt "144500,1625,146000,2375"
)
(Line
uid 459,0
sl 0
ro 270
xt "144000,2000,144500,2000"
pts [
"144000,2000"
"144500,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 460,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "147000,1500,151800,2500"
st "i_dat_ch2_o"
blo "147000,2300"
tm "WireNameMgr"
)
)
)
*77 (Net
uid 462,0
name "i_dat_ch2_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 43
declText (MLText
uid 463,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,143000,52000,143800"
st "i_dat_ch2_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*78 (PortIoIn
uid 470,0
shape (CompositeShape
uid 471,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 472,0
sl 0
ro 270
xt "126000,1625,127500,2375"
)
(Line
uid 473,0
sl 0
ro 270
xt "127500,2000,128000,2000"
pts [
"127500,2000"
"128000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 474,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 475,0
va (VaSet
)
xt "119900,1500,125000,2500"
st "i_addr_ch2_i"
ju 2
blo "125000,2300"
tm "WireNameMgr"
)
)
)
*79 (Net
uid 476,0
name "i_addr_ch2_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 44
declText (MLText
uid 477,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,143800,53000,144600"
st "i_addr_ch2_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*80 (PortIoOut
uid 484,0
shape (CompositeShape
uid 485,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 486,0
sl 0
ro 270
xt "38500,60625,40000,61375"
)
(Line
uid 487,0
sl 0
ro 270
xt "38000,61000,38500,61000"
pts [
"38000,61000"
"38500,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 488,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "41000,60500,46000,61500"
st "d_dat_ch2_o"
blo "41000,61300"
tm "WireNameMgr"
)
)
)
*81 (Net
uid 490,0
name "d_dat_ch2_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 45
declText (MLText
uid 491,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,144600,52000,145400"
st "d_dat_ch2_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*82 (PortIoIn
uid 498,0
shape (CompositeShape
uid 499,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 500,0
sl 0
ro 270
xt "19000,60625,20500,61375"
)
(Line
uid 501,0
sl 0
ro 270
xt "20500,61000,21000,61000"
pts [
"20500,61000"
"21000,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 502,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 503,0
va (VaSet
)
xt "12700,60500,18000,61500"
st "d_addr_ch2_i"
ju 2
blo "18000,61300"
tm "WireNameMgr"
)
)
)
*83 (Net
uid 504,0
name "d_addr_ch2_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 46
declText (MLText
uid 505,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,145400,53000,146200"
st "d_addr_ch2_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*84 (PortIoOut
uid 512,0
shape (CompositeShape
uid 513,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 514,0
sl 0
ro 270
xt "107500,24625,109000,25375"
)
(Line
uid 515,0
sl 0
ro 270
xt "107000,25000,107500,25000"
pts [
"107000,25000"
"107500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 516,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 517,0
va (VaSet
)
xt "110000,24500,115000,25500"
st "z_dat_ch2_o"
blo "110000,25300"
tm "WireNameMgr"
)
)
)
*85 (Net
uid 518,0
name "z_dat_ch2_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 47
declText (MLText
uid 519,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,146200,52000,147000"
st "z_dat_ch2_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*86 (PortIoIn
uid 526,0
shape (CompositeShape
uid 527,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 528,0
sl 0
ro 270
xt "88000,24625,89500,25375"
)
(Line
uid 529,0
sl 0
ro 270
xt "89500,25000,90000,25000"
pts [
"89500,25000"
"90000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 530,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 531,0
va (VaSet
)
xt "81700,24500,87000,25500"
st "z_addr_ch2_i"
ju 2
blo "87000,25300"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 532,0
name "z_addr_ch2_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 48
declText (MLText
uid 533,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,147000,53000,147800"
st "z_addr_ch2_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*88 (PortIoOut
uid 540,0
shape (CompositeShape
uid 541,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 542,0
sl 0
ro 270
xt "39500,85625,41000,86375"
)
(Line
uid 543,0
sl 0
ro 270
xt "39000,86000,39500,86000"
pts [
"39000,86000"
"39500,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 544,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 545,0
va (VaSet
)
xt "42000,85500,47800,86500"
st "sa_bias_ch2_o"
blo "42000,86300"
tm "WireNameMgr"
)
)
)
*89 (Net
uid 546,0
name "sa_bias_ch2_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 49
declText (MLText
uid 547,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,147800,52000,148600"
st "sa_bias_ch2_o           : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*90 (PortIoOut
uid 554,0
shape (CompositeShape
uid 555,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 556,0
sl 0
ro 270
xt "39500,86625,41000,87375"
)
(Line
uid 557,0
sl 0
ro 270
xt "39000,87000,39500,87000"
pts [
"39000,87000"
"39500,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 558,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 559,0
va (VaSet
)
xt "42000,86500,48400,87500"
st "offset_dat_ch2_o"
blo "42000,87300"
tm "WireNameMgr"
)
)
)
*91 (Net
uid 560,0
name "offset_dat_ch2_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 50
declText (MLText
uid 561,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,148600,52000,149400"
st "offset_dat_ch2_o        : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*92 (PortIoOut
uid 568,0
shape (CompositeShape
uid 569,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 570,0
sl 0
ro 270
xt "110500,2625,112000,3375"
)
(Line
uid 571,0
sl 0
ro 270
xt "110000,3000,110500,3000"
pts [
"110000,3000"
"110500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 572,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 573,0
va (VaSet
)
xt "113000,2500,121400,3500"
st "adc_offset_dat_ch3_o"
blo "113000,3300"
tm "WireNameMgr"
)
)
)
*93 (Net
uid 574,0
name "adc_offset_dat_ch3_o"
type "std_logic_vector"
bounds "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
orderNo 51
declText (MLText
uid 575,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,149400,55500,150200"
st "adc_offset_dat_ch3_o    : std_logic_vector(ADC_OFFSET_DAT_WIDTH-1 downto 0)
"
)
)
*94 (PortIoIn
uid 582,0
shape (CompositeShape
uid 583,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 584,0
sl 0
ro 270
xt "84000,2625,85500,3375"
)
(Line
uid 585,0
sl 0
ro 270
xt "85500,3000,86000,3000"
pts [
"85500,3000"
"86000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 586,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 587,0
va (VaSet
)
xt "74300,2500,83000,3500"
st "adc_offset_addr_ch3_i"
ju 2
blo "83000,3300"
tm "WireNameMgr"
)
)
)
*95 (Net
uid 588,0
name "adc_offset_addr_ch3_i"
type "std_logic_vector"
bounds "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
orderNo 52
declText (MLText
uid 589,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,150200,56000,151000"
st "adc_offset_addr_ch3_i   : std_logic_vector(ADC_OFFSET_ADDR_WIDTH-1 downto 0)
"
)
)
*96 (PortIoOut
uid 596,0
shape (CompositeShape
uid 597,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 598,0
sl 0
ro 270
xt "38500,25625,40000,26375"
)
(Line
uid 599,0
sl 0
ro 270
xt "38000,26000,38500,26000"
pts [
"38000,26000"
"38500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 600,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 601,0
va (VaSet
)
xt "41000,25500,46000,26500"
st "p_dat_ch3_o"
blo "41000,26300"
tm "WireNameMgr"
)
)
)
*97 (Net
uid 602,0
name "p_dat_ch3_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 53
declText (MLText
uid 603,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,151000,52000,151800"
st "p_dat_ch3_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*98 (PortIoIn
uid 610,0
shape (CompositeShape
uid 611,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 612,0
sl 0
ro 270
xt "19000,25625,20500,26375"
)
(Line
uid 613,0
sl 0
ro 270
xt "20500,26000,21000,26000"
pts [
"20500,26000"
"21000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 614,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 615,0
va (VaSet
)
xt "12700,25500,18000,26500"
st "p_addr_ch3_i"
ju 2
blo "18000,26300"
tm "WireNameMgr"
)
)
)
*99 (Net
uid 616,0
name "p_addr_ch3_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 54
declText (MLText
uid 617,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,151800,53000,152600"
st "p_addr_ch3_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*100 (PortIoOut
uid 624,0
shape (CompositeShape
uid 625,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 626,0
sl 0
ro 270
xt "144500,2625,146000,3375"
)
(Line
uid 627,0
sl 0
ro 270
xt "144000,3000,144500,3000"
pts [
"144000,3000"
"144500,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 628,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 629,0
va (VaSet
)
xt "147000,2500,151800,3500"
st "i_dat_ch3_o"
blo "147000,3300"
tm "WireNameMgr"
)
)
)
*101 (Net
uid 630,0
name "i_dat_ch3_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 55
declText (MLText
uid 631,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,152600,52000,153400"
st "i_dat_ch3_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*102 (PortIoIn
uid 638,0
shape (CompositeShape
uid 639,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 640,0
sl 0
ro 270
xt "126000,2625,127500,3375"
)
(Line
uid 641,0
sl 0
ro 270
xt "127500,3000,128000,3000"
pts [
"127500,3000"
"128000,3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 642,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 643,0
va (VaSet
)
xt "119900,2500,125000,3500"
st "i_addr_ch3_i"
ju 2
blo "125000,3300"
tm "WireNameMgr"
)
)
)
*103 (Net
uid 644,0
name "i_addr_ch3_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 56
declText (MLText
uid 645,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,153400,53000,154200"
st "i_addr_ch3_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*104 (PortIoOut
uid 652,0
shape (CompositeShape
uid 653,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 654,0
sl 0
ro 270
xt "38500,61625,40000,62375"
)
(Line
uid 655,0
sl 0
ro 270
xt "38000,62000,38500,62000"
pts [
"38000,62000"
"38500,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 656,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 657,0
va (VaSet
)
xt "41000,61500,46000,62500"
st "d_dat_ch3_o"
blo "41000,62300"
tm "WireNameMgr"
)
)
)
*105 (Net
uid 658,0
name "d_dat_ch3_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 57
declText (MLText
uid 659,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,154200,52000,155000"
st "d_dat_ch3_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*106 (PortIoIn
uid 666,0
shape (CompositeShape
uid 667,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 668,0
sl 0
ro 270
xt "19000,61625,20500,62375"
)
(Line
uid 669,0
sl 0
ro 270
xt "20500,62000,21000,62000"
pts [
"20500,62000"
"21000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 670,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 671,0
va (VaSet
)
xt "12700,61500,18000,62500"
st "d_addr_ch3_i"
ju 2
blo "18000,62300"
tm "WireNameMgr"
)
)
)
*107 (Net
uid 672,0
name "d_addr_ch3_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 58
declText (MLText
uid 673,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,155000,53000,155800"
st "d_addr_ch3_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*108 (PortIoOut
uid 680,0
shape (CompositeShape
uid 681,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 682,0
sl 0
ro 270
xt "107500,25625,109000,26375"
)
(Line
uid 683,0
sl 0
ro 270
xt "107000,26000,107500,26000"
pts [
"107000,26000"
"107500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 684,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "110000,25500,115000,26500"
st "z_dat_ch3_o"
blo "110000,26300"
tm "WireNameMgr"
)
)
)
*109 (Net
uid 686,0
name "z_dat_ch3_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 59
declText (MLText
uid 687,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,155800,52000,156600"
st "z_dat_ch3_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*110 (PortIoIn
uid 694,0
shape (CompositeShape
uid 695,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 696,0
sl 0
ro 270
xt "88000,25625,89500,26375"
)
(Line
uid 697,0
sl 0
ro 270
xt "89500,26000,90000,26000"
pts [
"89500,26000"
"90000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 698,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 699,0
va (VaSet
)
xt "81700,25500,87000,26500"
st "z_addr_ch3_i"
ju 2
blo "87000,26300"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 700,0
name "z_addr_ch3_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 60
declText (MLText
uid 701,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,156600,53000,157400"
st "z_addr_ch3_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*112 (PortIoOut
uid 708,0
shape (CompositeShape
uid 709,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 710,0
sl 0
ro 270
xt "39500,87625,41000,88375"
)
(Line
uid 711,0
sl 0
ro 270
xt "39000,88000,39500,88000"
pts [
"39000,88000"
"39500,88000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 712,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 713,0
va (VaSet
)
xt "42000,87500,47800,88500"
st "sa_bias_ch3_o"
blo "42000,88300"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 714,0
name "sa_bias_ch3_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 61
declText (MLText
uid 715,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,157400,52000,158200"
st "sa_bias_ch3_o           : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*114 (PortIoOut
uid 722,0
shape (CompositeShape
uid 723,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 724,0
sl 0
ro 270
xt "39500,88625,41000,89375"
)
(Line
uid 725,0
sl 0
ro 270
xt "39000,89000,39500,89000"
pts [
"39000,89000"
"39500,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 726,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 727,0
va (VaSet
)
xt "42000,88500,48400,89500"
st "offset_dat_ch3_o"
blo "42000,89300"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 728,0
name "offset_dat_ch3_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 62
declText (MLText
uid 729,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,158200,52000,159000"
st "offset_dat_ch3_o        : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*116 (PortIoOut
uid 736,0
shape (CompositeShape
uid 737,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 738,0
sl 0
ro 270
xt "110500,3625,112000,4375"
)
(Line
uid 739,0
sl 0
ro 270
xt "110000,4000,110500,4000"
pts [
"110000,4000"
"110500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 740,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 741,0
va (VaSet
)
xt "113000,3500,121400,4500"
st "adc_offset_dat_ch4_o"
blo "113000,4300"
tm "WireNameMgr"
)
)
)
*117 (Net
uid 742,0
name "adc_offset_dat_ch4_o"
type "std_logic_vector"
bounds "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
orderNo 63
declText (MLText
uid 743,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,159000,55500,159800"
st "adc_offset_dat_ch4_o    : std_logic_vector(ADC_OFFSET_DAT_WIDTH-1 downto 0)
"
)
)
*118 (PortIoIn
uid 750,0
shape (CompositeShape
uid 751,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 752,0
sl 0
ro 270
xt "84000,3625,85500,4375"
)
(Line
uid 753,0
sl 0
ro 270
xt "85500,4000,86000,4000"
pts [
"85500,4000"
"86000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 754,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "74300,3500,83000,4500"
st "adc_offset_addr_ch4_i"
ju 2
blo "83000,4300"
tm "WireNameMgr"
)
)
)
*119 (Net
uid 756,0
name "adc_offset_addr_ch4_i"
type "std_logic_vector"
bounds "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
orderNo 64
declText (MLText
uid 757,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,159800,56000,160600"
st "adc_offset_addr_ch4_i   : std_logic_vector(ADC_OFFSET_ADDR_WIDTH-1 downto 0)
"
)
)
*120 (PortIoOut
uid 764,0
shape (CompositeShape
uid 765,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 766,0
sl 0
ro 270
xt "38500,26625,40000,27375"
)
(Line
uid 767,0
sl 0
ro 270
xt "38000,27000,38500,27000"
pts [
"38000,27000"
"38500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 768,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 769,0
va (VaSet
)
xt "41000,26500,46000,27500"
st "p_dat_ch4_o"
blo "41000,27300"
tm "WireNameMgr"
)
)
)
*121 (Net
uid 770,0
name "p_dat_ch4_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 65
declText (MLText
uid 771,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,160600,52000,161400"
st "p_dat_ch4_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*122 (PortIoIn
uid 778,0
shape (CompositeShape
uid 779,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 780,0
sl 0
ro 270
xt "19000,26625,20500,27375"
)
(Line
uid 781,0
sl 0
ro 270
xt "20500,27000,21000,27000"
pts [
"20500,27000"
"21000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 782,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 783,0
va (VaSet
)
xt "12700,26500,18000,27500"
st "p_addr_ch4_i"
ju 2
blo "18000,27300"
tm "WireNameMgr"
)
)
)
*123 (Net
uid 784,0
name "p_addr_ch4_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 66
declText (MLText
uid 785,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,161400,53000,162200"
st "p_addr_ch4_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*124 (PortIoOut
uid 792,0
shape (CompositeShape
uid 793,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 794,0
sl 0
ro 270
xt "144500,3625,146000,4375"
)
(Line
uid 795,0
sl 0
ro 270
xt "144000,4000,144500,4000"
pts [
"144000,4000"
"144500,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 796,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 797,0
va (VaSet
)
xt "147000,3500,151800,4500"
st "i_dat_ch4_o"
blo "147000,4300"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 798,0
name "i_dat_ch4_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 67
declText (MLText
uid 799,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,162200,52000,163000"
st "i_dat_ch4_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*126 (PortIoIn
uid 806,0
shape (CompositeShape
uid 807,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 808,0
sl 0
ro 270
xt "126000,3625,127500,4375"
)
(Line
uid 809,0
sl 0
ro 270
xt "127500,4000,128000,4000"
pts [
"127500,4000"
"128000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 810,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 811,0
va (VaSet
)
xt "119900,3500,125000,4500"
st "i_addr_ch4_i"
ju 2
blo "125000,4300"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 812,0
name "i_addr_ch4_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 68
declText (MLText
uid 813,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,163000,53000,163800"
st "i_addr_ch4_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*128 (PortIoOut
uid 820,0
shape (CompositeShape
uid 821,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 822,0
sl 0
ro 270
xt "38500,62625,40000,63375"
)
(Line
uid 823,0
sl 0
ro 270
xt "38000,63000,38500,63000"
pts [
"38000,63000"
"38500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 824,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 825,0
va (VaSet
)
xt "41000,62500,46000,63500"
st "d_dat_ch4_o"
blo "41000,63300"
tm "WireNameMgr"
)
)
)
*129 (Net
uid 826,0
name "d_dat_ch4_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 69
declText (MLText
uid 827,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,163800,52000,164600"
st "d_dat_ch4_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*130 (PortIoIn
uid 834,0
shape (CompositeShape
uid 835,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 836,0
sl 0
ro 270
xt "19000,62625,20500,63375"
)
(Line
uid 837,0
sl 0
ro 270
xt "20500,63000,21000,63000"
pts [
"20500,63000"
"21000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 838,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 839,0
va (VaSet
)
xt "12700,62500,18000,63500"
st "d_addr_ch4_i"
ju 2
blo "18000,63300"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 840,0
name "d_addr_ch4_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 70
declText (MLText
uid 841,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,164600,53000,165400"
st "d_addr_ch4_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*132 (PortIoOut
uid 848,0
shape (CompositeShape
uid 849,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 850,0
sl 0
ro 270
xt "107500,26625,109000,27375"
)
(Line
uid 851,0
sl 0
ro 270
xt "107000,27000,107500,27000"
pts [
"107000,27000"
"107500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 852,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
)
xt "110000,26500,115000,27500"
st "z_dat_ch4_o"
blo "110000,27300"
tm "WireNameMgr"
)
)
)
*133 (Net
uid 854,0
name "z_dat_ch4_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 71
declText (MLText
uid 855,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,165400,52000,166200"
st "z_dat_ch4_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*134 (PortIoIn
uid 862,0
shape (CompositeShape
uid 863,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 864,0
sl 0
ro 270
xt "88000,26625,89500,27375"
)
(Line
uid 865,0
sl 0
ro 270
xt "89500,27000,90000,27000"
pts [
"89500,27000"
"90000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 866,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 867,0
va (VaSet
)
xt "81700,26500,87000,27500"
st "z_addr_ch4_i"
ju 2
blo "87000,27300"
tm "WireNameMgr"
)
)
)
*135 (Net
uid 868,0
name "z_addr_ch4_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 72
declText (MLText
uid 869,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,166200,53000,167000"
st "z_addr_ch4_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*136 (PortIoOut
uid 876,0
shape (CompositeShape
uid 877,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 878,0
sl 0
ro 270
xt "39500,89625,41000,90375"
)
(Line
uid 879,0
sl 0
ro 270
xt "39000,90000,39500,90000"
pts [
"39000,90000"
"39500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 880,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 881,0
va (VaSet
)
xt "42000,89500,47800,90500"
st "sa_bias_ch4_o"
blo "42000,90300"
tm "WireNameMgr"
)
)
)
*137 (Net
uid 882,0
name "sa_bias_ch4_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 73
declText (MLText
uid 883,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,167000,52000,167800"
st "sa_bias_ch4_o           : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*138 (PortIoOut
uid 890,0
shape (CompositeShape
uid 891,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 892,0
sl 0
ro 270
xt "39500,90625,41000,91375"
)
(Line
uid 893,0
sl 0
ro 270
xt "39000,91000,39500,91000"
pts [
"39000,91000"
"39500,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 894,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 895,0
va (VaSet
)
xt "42000,90500,48400,91500"
st "offset_dat_ch4_o"
blo "42000,91300"
tm "WireNameMgr"
)
)
)
*139 (Net
uid 896,0
name "offset_dat_ch4_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 74
declText (MLText
uid 897,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,167800,52000,168600"
st "offset_dat_ch4_o        : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*140 (PortIoOut
uid 904,0
shape (CompositeShape
uid 905,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 906,0
sl 0
ro 270
xt "110500,4625,112000,5375"
)
(Line
uid 907,0
sl 0
ro 270
xt "110000,5000,110500,5000"
pts [
"110000,5000"
"110500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 908,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 909,0
va (VaSet
)
xt "113000,4500,121400,5500"
st "adc_offset_dat_ch5_o"
blo "113000,5300"
tm "WireNameMgr"
)
)
)
*141 (Net
uid 910,0
name "adc_offset_dat_ch5_o"
type "std_logic_vector"
bounds "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
orderNo 75
declText (MLText
uid 911,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,168600,55500,169400"
st "adc_offset_dat_ch5_o    : std_logic_vector(ADC_OFFSET_DAT_WIDTH-1 downto 0)
"
)
)
*142 (PortIoIn
uid 918,0
shape (CompositeShape
uid 919,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 920,0
sl 0
ro 270
xt "84000,4625,85500,5375"
)
(Line
uid 921,0
sl 0
ro 270
xt "85500,5000,86000,5000"
pts [
"85500,5000"
"86000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 922,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 923,0
va (VaSet
)
xt "74300,4500,83000,5500"
st "adc_offset_addr_ch5_i"
ju 2
blo "83000,5300"
tm "WireNameMgr"
)
)
)
*143 (Net
uid 924,0
name "adc_offset_addr_ch5_i"
type "std_logic_vector"
bounds "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
orderNo 76
declText (MLText
uid 925,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,169400,56000,170200"
st "adc_offset_addr_ch5_i   : std_logic_vector(ADC_OFFSET_ADDR_WIDTH-1 downto 0)
"
)
)
*144 (PortIoOut
uid 932,0
shape (CompositeShape
uid 933,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 934,0
sl 0
ro 270
xt "38500,27625,40000,28375"
)
(Line
uid 935,0
sl 0
ro 270
xt "38000,28000,38500,28000"
pts [
"38000,28000"
"38500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 936,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 937,0
va (VaSet
)
xt "41000,27500,46000,28500"
st "p_dat_ch5_o"
blo "41000,28300"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 938,0
name "p_dat_ch5_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 77
declText (MLText
uid 939,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,170200,52000,171000"
st "p_dat_ch5_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*146 (PortIoIn
uid 946,0
shape (CompositeShape
uid 947,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 948,0
sl 0
ro 270
xt "19000,27625,20500,28375"
)
(Line
uid 949,0
sl 0
ro 270
xt "20500,28000,21000,28000"
pts [
"20500,28000"
"21000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 950,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 951,0
va (VaSet
)
xt "12700,27500,18000,28500"
st "p_addr_ch5_i"
ju 2
blo "18000,28300"
tm "WireNameMgr"
)
)
)
*147 (Net
uid 952,0
name "p_addr_ch5_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 78
declText (MLText
uid 953,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,171000,53000,171800"
st "p_addr_ch5_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*148 (PortIoOut
uid 960,0
shape (CompositeShape
uid 961,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 962,0
sl 0
ro 270
xt "144500,4625,146000,5375"
)
(Line
uid 963,0
sl 0
ro 270
xt "144000,5000,144500,5000"
pts [
"144000,5000"
"144500,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 964,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 965,0
va (VaSet
)
xt "147000,4500,151800,5500"
st "i_dat_ch5_o"
blo "147000,5300"
tm "WireNameMgr"
)
)
)
*149 (Net
uid 966,0
name "i_dat_ch5_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 79
declText (MLText
uid 967,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,171800,52000,172600"
st "i_dat_ch5_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*150 (PortIoIn
uid 974,0
shape (CompositeShape
uid 975,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 976,0
sl 0
ro 270
xt "126000,4625,127500,5375"
)
(Line
uid 977,0
sl 0
ro 270
xt "127500,5000,128000,5000"
pts [
"127500,5000"
"128000,5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 978,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 979,0
va (VaSet
)
xt "119900,4500,125000,5500"
st "i_addr_ch5_i"
ju 2
blo "125000,5300"
tm "WireNameMgr"
)
)
)
*151 (Net
uid 980,0
name "i_addr_ch5_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 80
declText (MLText
uid 981,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,172600,53000,173400"
st "i_addr_ch5_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*152 (PortIoOut
uid 988,0
shape (CompositeShape
uid 989,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 990,0
sl 0
ro 270
xt "38500,63625,40000,64375"
)
(Line
uid 991,0
sl 0
ro 270
xt "38000,64000,38500,64000"
pts [
"38000,64000"
"38500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 992,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 993,0
va (VaSet
)
xt "41000,63500,46000,64500"
st "d_dat_ch5_o"
blo "41000,64300"
tm "WireNameMgr"
)
)
)
*153 (Net
uid 994,0
name "d_dat_ch5_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 81
declText (MLText
uid 995,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,173400,52000,174200"
st "d_dat_ch5_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*154 (PortIoIn
uid 1002,0
shape (CompositeShape
uid 1003,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1004,0
sl 0
ro 270
xt "19000,63625,20500,64375"
)
(Line
uid 1005,0
sl 0
ro 270
xt "20500,64000,21000,64000"
pts [
"20500,64000"
"21000,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1006,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1007,0
va (VaSet
)
xt "12700,63500,18000,64500"
st "d_addr_ch5_i"
ju 2
blo "18000,64300"
tm "WireNameMgr"
)
)
)
*155 (Net
uid 1008,0
name "d_addr_ch5_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 82
declText (MLText
uid 1009,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,174200,53000,175000"
st "d_addr_ch5_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*156 (PortIoOut
uid 1016,0
shape (CompositeShape
uid 1017,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1018,0
sl 0
ro 270
xt "107500,27625,109000,28375"
)
(Line
uid 1019,0
sl 0
ro 270
xt "107000,28000,107500,28000"
pts [
"107000,28000"
"107500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1020,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1021,0
va (VaSet
)
xt "110000,27500,115000,28500"
st "z_dat_ch5_o"
blo "110000,28300"
tm "WireNameMgr"
)
)
)
*157 (Net
uid 1022,0
name "z_dat_ch5_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 83
declText (MLText
uid 1023,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,175000,52000,175800"
st "z_dat_ch5_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*158 (PortIoIn
uid 1030,0
shape (CompositeShape
uid 1031,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1032,0
sl 0
ro 270
xt "88000,27625,89500,28375"
)
(Line
uid 1033,0
sl 0
ro 270
xt "89500,28000,90000,28000"
pts [
"89500,28000"
"90000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1034,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1035,0
va (VaSet
)
xt "81700,27500,87000,28500"
st "z_addr_ch5_i"
ju 2
blo "87000,28300"
tm "WireNameMgr"
)
)
)
*159 (Net
uid 1036,0
name "z_addr_ch5_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 84
declText (MLText
uid 1037,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,175800,53000,176600"
st "z_addr_ch5_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*160 (PortIoOut
uid 1044,0
shape (CompositeShape
uid 1045,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1046,0
sl 0
ro 270
xt "39500,91625,41000,92375"
)
(Line
uid 1047,0
sl 0
ro 270
xt "39000,92000,39500,92000"
pts [
"39000,92000"
"39500,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1048,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1049,0
va (VaSet
)
xt "42000,91500,47800,92500"
st "sa_bias_ch5_o"
blo "42000,92300"
tm "WireNameMgr"
)
)
)
*161 (Net
uid 1050,0
name "sa_bias_ch5_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 85
declText (MLText
uid 1051,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,176600,52000,177400"
st "sa_bias_ch5_o           : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*162 (PortIoOut
uid 1058,0
shape (CompositeShape
uid 1059,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1060,0
sl 0
ro 270
xt "39500,92625,41000,93375"
)
(Line
uid 1061,0
sl 0
ro 270
xt "39000,93000,39500,93000"
pts [
"39000,93000"
"39500,93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1062,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1063,0
va (VaSet
)
xt "42000,92500,48400,93500"
st "offset_dat_ch5_o"
blo "42000,93300"
tm "WireNameMgr"
)
)
)
*163 (Net
uid 1064,0
name "offset_dat_ch5_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 86
declText (MLText
uid 1065,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,177400,52000,178200"
st "offset_dat_ch5_o        : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*164 (PortIoOut
uid 1072,0
shape (CompositeShape
uid 1073,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1074,0
sl 0
ro 270
xt "110500,5625,112000,6375"
)
(Line
uid 1075,0
sl 0
ro 270
xt "110000,6000,110500,6000"
pts [
"110000,6000"
"110500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1076,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1077,0
va (VaSet
)
xt "113000,5500,121400,6500"
st "adc_offset_dat_ch6_o"
blo "113000,6300"
tm "WireNameMgr"
)
)
)
*165 (Net
uid 1078,0
name "adc_offset_dat_ch6_o"
type "std_logic_vector"
bounds "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
orderNo 87
declText (MLText
uid 1079,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,178200,55500,179000"
st "adc_offset_dat_ch6_o    : std_logic_vector(ADC_OFFSET_DAT_WIDTH-1 downto 0)
"
)
)
*166 (PortIoIn
uid 1086,0
shape (CompositeShape
uid 1087,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1088,0
sl 0
ro 270
xt "84000,5625,85500,6375"
)
(Line
uid 1089,0
sl 0
ro 270
xt "85500,6000,86000,6000"
pts [
"85500,6000"
"86000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1090,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1091,0
va (VaSet
)
xt "74300,5500,83000,6500"
st "adc_offset_addr_ch6_i"
ju 2
blo "83000,6300"
tm "WireNameMgr"
)
)
)
*167 (Net
uid 1092,0
name "adc_offset_addr_ch6_i"
type "std_logic_vector"
bounds "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
orderNo 88
declText (MLText
uid 1093,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,179000,56000,179800"
st "adc_offset_addr_ch6_i   : std_logic_vector(ADC_OFFSET_ADDR_WIDTH-1 downto 0)
"
)
)
*168 (PortIoOut
uid 1100,0
shape (CompositeShape
uid 1101,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1102,0
sl 0
ro 270
xt "38500,28625,40000,29375"
)
(Line
uid 1103,0
sl 0
ro 270
xt "38000,29000,38500,29000"
pts [
"38000,29000"
"38500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1104,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1105,0
va (VaSet
)
xt "41000,28500,46000,29500"
st "p_dat_ch6_o"
blo "41000,29300"
tm "WireNameMgr"
)
)
)
*169 (Net
uid 1106,0
name "p_dat_ch6_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 89
declText (MLText
uid 1107,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,179800,52000,180600"
st "p_dat_ch6_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*170 (PortIoIn
uid 1114,0
shape (CompositeShape
uid 1115,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1116,0
sl 0
ro 270
xt "19000,28625,20500,29375"
)
(Line
uid 1117,0
sl 0
ro 270
xt "20500,29000,21000,29000"
pts [
"20500,29000"
"21000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1118,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1119,0
va (VaSet
)
xt "12700,28500,18000,29500"
st "p_addr_ch6_i"
ju 2
blo "18000,29300"
tm "WireNameMgr"
)
)
)
*171 (Net
uid 1120,0
name "p_addr_ch6_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 90
declText (MLText
uid 1121,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,180600,53000,181400"
st "p_addr_ch6_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*172 (PortIoOut
uid 1128,0
shape (CompositeShape
uid 1129,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1130,0
sl 0
ro 270
xt "144500,5625,146000,6375"
)
(Line
uid 1131,0
sl 0
ro 270
xt "144000,6000,144500,6000"
pts [
"144000,6000"
"144500,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1132,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1133,0
va (VaSet
)
xt "147000,5500,151800,6500"
st "i_dat_ch6_o"
blo "147000,6300"
tm "WireNameMgr"
)
)
)
*173 (Net
uid 1134,0
name "i_dat_ch6_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 91
declText (MLText
uid 1135,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,181400,52000,182200"
st "i_dat_ch6_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*174 (PortIoIn
uid 1142,0
shape (CompositeShape
uid 1143,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1144,0
sl 0
ro 270
xt "126000,5625,127500,6375"
)
(Line
uid 1145,0
sl 0
ro 270
xt "127500,6000,128000,6000"
pts [
"127500,6000"
"128000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1146,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1147,0
va (VaSet
)
xt "119900,5500,125000,6500"
st "i_addr_ch6_i"
ju 2
blo "125000,6300"
tm "WireNameMgr"
)
)
)
*175 (Net
uid 1148,0
name "i_addr_ch6_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 92
declText (MLText
uid 1149,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,182200,53000,183000"
st "i_addr_ch6_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*176 (PortIoOut
uid 1156,0
shape (CompositeShape
uid 1157,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1158,0
sl 0
ro 270
xt "38500,64625,40000,65375"
)
(Line
uid 1159,0
sl 0
ro 270
xt "38000,65000,38500,65000"
pts [
"38000,65000"
"38500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1160,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1161,0
va (VaSet
)
xt "41000,64500,46000,65500"
st "d_dat_ch6_o"
blo "41000,65300"
tm "WireNameMgr"
)
)
)
*177 (Net
uid 1162,0
name "d_dat_ch6_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 93
declText (MLText
uid 1163,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,183000,52000,183800"
st "d_dat_ch6_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*178 (PortIoIn
uid 1170,0
shape (CompositeShape
uid 1171,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1172,0
sl 0
ro 270
xt "19000,64625,20500,65375"
)
(Line
uid 1173,0
sl 0
ro 270
xt "20500,65000,21000,65000"
pts [
"20500,65000"
"21000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1174,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1175,0
va (VaSet
)
xt "12700,64500,18000,65500"
st "d_addr_ch6_i"
ju 2
blo "18000,65300"
tm "WireNameMgr"
)
)
)
*179 (Net
uid 1176,0
name "d_addr_ch6_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 94
declText (MLText
uid 1177,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,183800,53000,184600"
st "d_addr_ch6_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*180 (PortIoOut
uid 1184,0
shape (CompositeShape
uid 1185,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1186,0
sl 0
ro 270
xt "107500,28625,109000,29375"
)
(Line
uid 1187,0
sl 0
ro 270
xt "107000,29000,107500,29000"
pts [
"107000,29000"
"107500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1188,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1189,0
va (VaSet
)
xt "110000,28500,115000,29500"
st "z_dat_ch6_o"
blo "110000,29300"
tm "WireNameMgr"
)
)
)
*181 (Net
uid 1190,0
name "z_dat_ch6_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 95
declText (MLText
uid 1191,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,184600,52000,185400"
st "z_dat_ch6_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*182 (PortIoIn
uid 1198,0
shape (CompositeShape
uid 1199,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1200,0
sl 0
ro 270
xt "88000,28625,89500,29375"
)
(Line
uid 1201,0
sl 0
ro 270
xt "89500,29000,90000,29000"
pts [
"89500,29000"
"90000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1202,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1203,0
va (VaSet
)
xt "81700,28500,87000,29500"
st "z_addr_ch6_i"
ju 2
blo "87000,29300"
tm "WireNameMgr"
)
)
)
*183 (Net
uid 1204,0
name "z_addr_ch6_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 96
declText (MLText
uid 1205,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,185400,53000,186200"
st "z_addr_ch6_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*184 (PortIoOut
uid 1212,0
shape (CompositeShape
uid 1213,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1214,0
sl 0
ro 270
xt "39500,93625,41000,94375"
)
(Line
uid 1215,0
sl 0
ro 270
xt "39000,94000,39500,94000"
pts [
"39000,94000"
"39500,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1216,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1217,0
va (VaSet
)
xt "42000,93500,47800,94500"
st "sa_bias_ch6_o"
blo "42000,94300"
tm "WireNameMgr"
)
)
)
*185 (Net
uid 1218,0
name "sa_bias_ch6_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 97
declText (MLText
uid 1219,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,186200,52000,187000"
st "sa_bias_ch6_o           : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*186 (PortIoOut
uid 1226,0
shape (CompositeShape
uid 1227,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1228,0
sl 0
ro 270
xt "39500,94625,41000,95375"
)
(Line
uid 1229,0
sl 0
ro 270
xt "39000,95000,39500,95000"
pts [
"39000,95000"
"39500,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1230,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1231,0
va (VaSet
)
xt "42000,94500,48400,95500"
st "offset_dat_ch6_o"
blo "42000,95300"
tm "WireNameMgr"
)
)
)
*187 (Net
uid 1232,0
name "offset_dat_ch6_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 98
declText (MLText
uid 1233,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,187000,52000,187800"
st "offset_dat_ch6_o        : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*188 (PortIoOut
uid 1240,0
shape (CompositeShape
uid 1241,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1242,0
sl 0
ro 270
xt "110500,6625,112000,7375"
)
(Line
uid 1243,0
sl 0
ro 270
xt "110000,7000,110500,7000"
pts [
"110000,7000"
"110500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1244,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1245,0
va (VaSet
)
xt "113000,6500,121400,7500"
st "adc_offset_dat_ch7_o"
blo "113000,7300"
tm "WireNameMgr"
)
)
)
*189 (Net
uid 1246,0
name "adc_offset_dat_ch7_o"
type "std_logic_vector"
bounds "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
orderNo 99
declText (MLText
uid 1247,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,187800,55500,188600"
st "adc_offset_dat_ch7_o    : std_logic_vector(ADC_OFFSET_DAT_WIDTH-1 downto 0)
"
)
)
*190 (PortIoIn
uid 1254,0
shape (CompositeShape
uid 1255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1256,0
sl 0
ro 270
xt "84000,6625,85500,7375"
)
(Line
uid 1257,0
sl 0
ro 270
xt "85500,7000,86000,7000"
pts [
"85500,7000"
"86000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1258,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1259,0
va (VaSet
)
xt "74300,6500,83000,7500"
st "adc_offset_addr_ch7_i"
ju 2
blo "83000,7300"
tm "WireNameMgr"
)
)
)
*191 (Net
uid 1260,0
name "adc_offset_addr_ch7_i"
type "std_logic_vector"
bounds "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
orderNo 100
declText (MLText
uid 1261,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,188600,56000,189400"
st "adc_offset_addr_ch7_i   : std_logic_vector(ADC_OFFSET_ADDR_WIDTH-1 downto 0)
"
)
)
*192 (PortIoOut
uid 1268,0
shape (CompositeShape
uid 1269,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1270,0
sl 0
ro 270
xt "38500,29625,40000,30375"
)
(Line
uid 1271,0
sl 0
ro 270
xt "38000,30000,38500,30000"
pts [
"38000,30000"
"38500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1272,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1273,0
va (VaSet
)
xt "41000,29500,46000,30500"
st "p_dat_ch7_o"
blo "41000,30300"
tm "WireNameMgr"
)
)
)
*193 (Net
uid 1274,0
name "p_dat_ch7_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 101
declText (MLText
uid 1275,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,189400,52000,190200"
st "p_dat_ch7_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*194 (PortIoIn
uid 1282,0
shape (CompositeShape
uid 1283,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1284,0
sl 0
ro 270
xt "19000,29625,20500,30375"
)
(Line
uid 1285,0
sl 0
ro 270
xt "20500,30000,21000,30000"
pts [
"20500,30000"
"21000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1286,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1287,0
va (VaSet
)
xt "12700,29500,18000,30500"
st "p_addr_ch7_i"
ju 2
blo "18000,30300"
tm "WireNameMgr"
)
)
)
*195 (Net
uid 1288,0
name "p_addr_ch7_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 102
declText (MLText
uid 1289,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,190200,53000,191000"
st "p_addr_ch7_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*196 (PortIoOut
uid 1296,0
shape (CompositeShape
uid 1297,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1298,0
sl 0
ro 270
xt "144500,6625,146000,7375"
)
(Line
uid 1299,0
sl 0
ro 270
xt "144000,7000,144500,7000"
pts [
"144000,7000"
"144500,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1300,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1301,0
va (VaSet
)
xt "147000,6500,151800,7500"
st "i_dat_ch7_o"
blo "147000,7300"
tm "WireNameMgr"
)
)
)
*197 (Net
uid 1302,0
name "i_dat_ch7_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 103
declText (MLText
uid 1303,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,191000,52000,191800"
st "i_dat_ch7_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*198 (PortIoIn
uid 1310,0
shape (CompositeShape
uid 1311,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1312,0
sl 0
ro 270
xt "126000,6625,127500,7375"
)
(Line
uid 1313,0
sl 0
ro 270
xt "127500,7000,128000,7000"
pts [
"127500,7000"
"128000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1314,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1315,0
va (VaSet
)
xt "119900,6500,125000,7500"
st "i_addr_ch7_i"
ju 2
blo "125000,7300"
tm "WireNameMgr"
)
)
)
*199 (Net
uid 1316,0
name "i_addr_ch7_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 104
declText (MLText
uid 1317,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,191800,53000,192600"
st "i_addr_ch7_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*200 (PortIoOut
uid 1324,0
shape (CompositeShape
uid 1325,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1326,0
sl 0
ro 270
xt "38500,65625,40000,66375"
)
(Line
uid 1327,0
sl 0
ro 270
xt "38000,66000,38500,66000"
pts [
"38000,66000"
"38500,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1328,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1329,0
va (VaSet
)
xt "41000,65500,46000,66500"
st "d_dat_ch7_o"
blo "41000,66300"
tm "WireNameMgr"
)
)
)
*201 (Net
uid 1330,0
name "d_dat_ch7_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 105
declText (MLText
uid 1331,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,192600,52000,193400"
st "d_dat_ch7_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*202 (PortIoIn
uid 1338,0
shape (CompositeShape
uid 1339,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1340,0
sl 0
ro 270
xt "19000,65625,20500,66375"
)
(Line
uid 1341,0
sl 0
ro 270
xt "20500,66000,21000,66000"
pts [
"20500,66000"
"21000,66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1342,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1343,0
va (VaSet
)
xt "12700,65500,18000,66500"
st "d_addr_ch7_i"
ju 2
blo "18000,66300"
tm "WireNameMgr"
)
)
)
*203 (Net
uid 1344,0
name "d_addr_ch7_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 106
declText (MLText
uid 1345,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,193400,53000,194200"
st "d_addr_ch7_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*204 (PortIoOut
uid 1352,0
shape (CompositeShape
uid 1353,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1354,0
sl 0
ro 270
xt "107500,29625,109000,30375"
)
(Line
uid 1355,0
sl 0
ro 270
xt "107000,30000,107500,30000"
pts [
"107000,30000"
"107500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1356,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1357,0
va (VaSet
)
xt "110000,29500,115000,30500"
st "z_dat_ch7_o"
blo "110000,30300"
tm "WireNameMgr"
)
)
)
*205 (Net
uid 1358,0
name "z_dat_ch7_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 107
declText (MLText
uid 1359,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,194200,52000,195000"
st "z_dat_ch7_o             : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*206 (PortIoIn
uid 1366,0
shape (CompositeShape
uid 1367,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1368,0
sl 0
ro 270
xt "88000,29625,89500,30375"
)
(Line
uid 1369,0
sl 0
ro 270
xt "89500,30000,90000,30000"
pts [
"89500,30000"
"90000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1370,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1371,0
va (VaSet
)
xt "81700,29500,87000,30500"
st "z_addr_ch7_i"
ju 2
blo "87000,30300"
tm "WireNameMgr"
)
)
)
*207 (Net
uid 1372,0
name "z_addr_ch7_i"
type "std_logic_vector"
bounds "(PIDZ_ADDR_WIDTH-1 downto 0)"
orderNo 108
declText (MLText
uid 1373,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,195000,53000,195800"
st "z_addr_ch7_i            : std_logic_vector(PIDZ_ADDR_WIDTH-1 downto 0)
"
)
)
*208 (PortIoOut
uid 1380,0
shape (CompositeShape
uid 1381,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1382,0
sl 0
ro 270
xt "39500,95625,41000,96375"
)
(Line
uid 1383,0
sl 0
ro 270
xt "39000,96000,39500,96000"
pts [
"39000,96000"
"39500,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1384,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1385,0
va (VaSet
)
xt "42000,95500,47800,96500"
st "sa_bias_ch7_o"
blo "42000,96300"
tm "WireNameMgr"
)
)
)
*209 (Net
uid 1386,0
name "sa_bias_ch7_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 109
declText (MLText
uid 1387,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,195800,52000,196600"
st "sa_bias_ch7_o           : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*210 (PortIoOut
uid 1394,0
shape (CompositeShape
uid 1395,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1396,0
sl 0
ro 270
xt "39500,96625,41000,97375"
)
(Line
uid 1397,0
sl 0
ro 270
xt "39000,97000,39500,97000"
pts [
"39000,97000"
"39500,97000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1398,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1399,0
va (VaSet
)
xt "42000,96500,48400,97500"
st "offset_dat_ch7_o"
blo "42000,97300"
tm "WireNameMgr"
)
)
)
*211 (Net
uid 1400,0
name "offset_dat_ch7_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 110
declText (MLText
uid 1401,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,196600,52000,197400"
st "offset_dat_ch7_o        : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*212 (PortIoOut
uid 1408,0
shape (CompositeShape
uid 1409,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1410,0
sl 0
ro 270
xt "39500,97625,41000,98375"
)
(Line
uid 1411,0
sl 0
ro 270
xt "39000,98000,39500,98000"
pts [
"39000,98000"
"39500,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1412,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1413,0
va (VaSet
)
xt "42000,97500,47500,98500"
st "filter_coeff0_o"
blo "42000,98300"
tm "WireNameMgr"
)
)
)
*213 (Net
uid 1414,0
name "filter_coeff0_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 111
declText (MLText
uid 1415,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,197400,52000,198200"
st "filter_coeff0_o         : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*214 (PortIoOut
uid 1422,0
shape (CompositeShape
uid 1423,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1424,0
sl 0
ro 270
xt "39500,98625,41000,99375"
)
(Line
uid 1425,0
sl 0
ro 270
xt "39000,99000,39500,99000"
pts [
"39000,99000"
"39500,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1426,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1427,0
va (VaSet
)
xt "42000,98500,47500,99500"
st "filter_coeff1_o"
blo "42000,99300"
tm "WireNameMgr"
)
)
)
*215 (Net
uid 1428,0
name "filter_coeff1_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 112
declText (MLText
uid 1429,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,198200,52000,199000"
st "filter_coeff1_o         : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*216 (PortIoOut
uid 1436,0
shape (CompositeShape
uid 1437,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1438,0
sl 0
ro 270
xt "39500,99625,41000,100375"
)
(Line
uid 1439,0
sl 0
ro 270
xt "39000,100000,39500,100000"
pts [
"39000,100000"
"39500,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1440,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1441,0
va (VaSet
)
xt "42000,99500,47500,100500"
st "filter_coeff2_o"
blo "42000,100300"
tm "WireNameMgr"
)
)
)
*217 (Net
uid 1442,0
name "filter_coeff2_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 113
declText (MLText
uid 1443,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,199000,52000,199800"
st "filter_coeff2_o         : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*218 (PortIoOut
uid 1450,0
shape (CompositeShape
uid 1451,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1452,0
sl 0
ro 270
xt "39500,100625,41000,101375"
)
(Line
uid 1453,0
sl 0
ro 270
xt "39000,101000,39500,101000"
pts [
"39000,101000"
"39500,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1454,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1455,0
va (VaSet
)
xt "42000,100500,47500,101500"
st "filter_coeff3_o"
blo "42000,101300"
tm "WireNameMgr"
)
)
)
*219 (Net
uid 1456,0
name "filter_coeff3_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 114
declText (MLText
uid 1457,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,199800,52000,200600"
st "filter_coeff3_o         : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*220 (PortIoOut
uid 1464,0
shape (CompositeShape
uid 1465,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1466,0
sl 0
ro 270
xt "39500,101625,41000,102375"
)
(Line
uid 1467,0
sl 0
ro 270
xt "39000,102000,39500,102000"
pts [
"39000,102000"
"39500,102000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1468,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1469,0
va (VaSet
)
xt "42000,101500,47500,102500"
st "filter_coeff4_o"
blo "42000,102300"
tm "WireNameMgr"
)
)
)
*221 (Net
uid 1470,0
name "filter_coeff4_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 115
declText (MLText
uid 1471,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,200600,52000,201400"
st "filter_coeff4_o         : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*222 (PortIoOut
uid 1478,0
shape (CompositeShape
uid 1479,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1480,0
sl 0
ro 270
xt "39500,102625,41000,103375"
)
(Line
uid 1481,0
sl 0
ro 270
xt "39000,103000,39500,103000"
pts [
"39000,103000"
"39500,103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1482,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1483,0
va (VaSet
)
xt "42000,102500,47500,103500"
st "filter_coeff5_o"
blo "42000,103300"
tm "WireNameMgr"
)
)
)
*223 (Net
uid 1484,0
name "filter_coeff5_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 116
declText (MLText
uid 1485,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,201400,52000,202200"
st "filter_coeff5_o         : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*224 (PortIoOut
uid 1492,0
shape (CompositeShape
uid 1493,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1494,0
sl 0
ro 270
xt "39500,103625,41000,104375"
)
(Line
uid 1495,0
sl 0
ro 270
xt "39000,104000,39500,104000"
pts [
"39000,104000"
"39500,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1496,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1497,0
va (VaSet
)
xt "42000,103500,47500,104500"
st "filter_coeff6_o"
blo "42000,104300"
tm "WireNameMgr"
)
)
)
*225 (Net
uid 1498,0
name "filter_coeff6_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 117
declText (MLText
uid 1499,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,202200,52000,203000"
st "filter_coeff6_o         : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*226 (PortIoOut
uid 1506,0
shape (CompositeShape
uid 1507,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1508,0
sl 0
ro 270
xt "39500,104625,41000,105375"
)
(Line
uid 1509,0
sl 0
ro 270
xt "39000,105000,39500,105000"
pts [
"39000,105000"
"39500,105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1510,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1511,0
va (VaSet
)
xt "42000,104500,47600,105500"
st "servo_mode_o"
blo "42000,105300"
tm "WireNameMgr"
)
)
)
*227 (Net
uid 1512,0
name "servo_mode_o"
type "std_logic_vector"
bounds "(SERVO_MODE_SEL_WIDTH-1 downto 0)"
orderNo 118
declText (MLText
uid 1513,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,203000,55500,203800"
st "servo_mode_o            : std_logic_vector(SERVO_MODE_SEL_WIDTH-1 downto 0)
"
)
)
*228 (PortIoOut
uid 1520,0
shape (CompositeShape
uid 1521,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1522,0
sl 0
ro 270
xt "39500,105625,41000,106375"
)
(Line
uid 1523,0
sl 0
ro 270
xt "39000,106000,39500,106000"
pts [
"39000,106000"
"39500,106000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1524,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1525,0
va (VaSet
)
xt "42000,105500,48900,106500"
st "ramp_step_size_o"
blo "42000,106300"
tm "WireNameMgr"
)
)
)
*229 (Net
uid 1526,0
name "ramp_step_size_o"
type "std_logic_vector"
bounds "(RAMP_STEP_WIDTH-1 downto 0)"
orderNo 119
declText (MLText
uid 1527,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,203800,53000,204600"
st "ramp_step_size_o        : std_logic_vector(RAMP_STEP_WIDTH-1 downto 0)
"
)
)
*230 (PortIoOut
uid 1534,0
shape (CompositeShape
uid 1535,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1536,0
sl 0
ro 270
xt "39500,106625,41000,107375"
)
(Line
uid 1537,0
sl 0
ro 270
xt "39000,107000,39500,107000"
pts [
"39000,107000"
"39500,107000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1538,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1539,0
va (VaSet
)
xt "42000,106500,47100,107500"
st "ramp_amp_o"
blo "42000,107300"
tm "WireNameMgr"
)
)
)
*231 (Net
uid 1540,0
name "ramp_amp_o"
type "std_logic_vector"
bounds "(RAMP_AMP_WIDTH-1 downto 0)"
orderNo 120
declText (MLText
uid 1541,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,204600,52500,205400"
st "ramp_amp_o              : std_logic_vector(RAMP_AMP_WIDTH-1 downto 0)
"
)
)
*232 (PortIoOut
uid 1548,0
shape (CompositeShape
uid 1549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1550,0
sl 0
ro 270
xt "39500,107625,41000,108375"
)
(Line
uid 1551,0
sl 0
ro 270
xt "39000,108000,39500,108000"
pts [
"39000,108000"
"39500,108000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1552,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1553,0
va (VaSet
)
xt "42000,107500,46700,108500"
st "const_val_o"
blo "42000,108300"
tm "WireNameMgr"
)
)
)
*233 (Net
uid 1554,0
name "const_val_o"
type "std_logic_vector"
bounds "(CONST_VAL_WIDTH-1 downto 0)"
orderNo 121
declText (MLText
uid 1555,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,205400,53000,206200"
st "const_val_o             : std_logic_vector(CONST_VAL_WIDTH-1 downto 0)
"
)
)
*234 (PortIoOut
uid 1562,0
shape (CompositeShape
uid 1563,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1564,0
sl 0
ro 270
xt "39500,108625,41000,109375"
)
(Line
uid 1565,0
sl 0
ro 270
xt "39000,109000,39500,109000"
pts [
"39000,109000"
"39500,109000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1566,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1567,0
va (VaSet
)
xt "42000,108500,52300,109500"
st "num_ramp_frame_cycles_o"
blo "42000,109300"
tm "WireNameMgr"
)
)
)
*235 (Net
uid 1568,0
name "num_ramp_frame_cycles_o"
type "std_logic_vector"
bounds "(RAMP_CYC_WIDTH-1 downto 0)"
orderNo 122
declText (MLText
uid 1569,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,206200,52500,207000"
st "num_ramp_frame_cycles_o : std_logic_vector(RAMP_CYC_WIDTH-1 downto 0)
"
)
)
*236 (PortIoIn
uid 1576,0
shape (CompositeShape
uid 1577,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1578,0
sl 0
ro 270
xt "-4000,48625,-2500,49375"
)
(Line
uid 1579,0
sl 0
ro 270
xt "-2500,49000,-2000,49000"
pts [
"-2500,49000"
"-2000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1580,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1581,0
va (VaSet
)
xt "-6600,48500,-5000,49500"
st "dat_i"
ju 2
blo "-5000,49300"
tm "WireNameMgr"
)
)
)
*237 (Net
uid 1582,0
name "dat_i"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 123
declText (MLText
uid 1583,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,207000,52000,207800"
st "dat_i                   : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*238 (PortIoIn
uid 1590,0
shape (CompositeShape
uid 1591,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1592,0
sl 0
ro 270
xt "-4000,49625,-2500,50375"
)
(Line
uid 1593,0
sl 0
ro 270
xt "-2500,50000,-2000,50000"
pts [
"-2500,50000"
"-2000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1594,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1595,0
va (VaSet
)
xt "-7100,49500,-5000,50500"
st "addr_i"
ju 2
blo "-5000,50300"
tm "WireNameMgr"
)
)
)
*239 (Net
uid 1596,0
name "addr_i"
type "std_logic_vector"
bounds "(WB_ADDR_WIDTH-1 downto 0)"
orderNo 124
declText (MLText
uid 1597,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,207800,52000,208600"
st "addr_i                  : std_logic_vector(WB_ADDR_WIDTH-1 downto 0)
"
)
)
*240 (PortIoIn
uid 1604,0
shape (CompositeShape
uid 1605,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1606,0
sl 0
ro 270
xt "-4000,50625,-2500,51375"
)
(Line
uid 1607,0
sl 0
ro 270
xt "-2500,51000,-2000,51000"
pts [
"-2500,51000"
"-2000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1608,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1609,0
va (VaSet
)
xt "-6700,50500,-5000,51500"
st "tga_i"
ju 2
blo "-5000,51300"
tm "WireNameMgr"
)
)
)
*241 (Net
uid 1610,0
name "tga_i"
type "std_logic_vector"
bounds "(WB_TAG_ADDR_WIDTH-1 downto 0)"
orderNo 125
declText (MLText
uid 1611,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,208600,54000,209400"
st "tga_i                   : std_logic_vector(WB_TAG_ADDR_WIDTH-1 downto 0)
"
)
)
*242 (PortIoIn
uid 1618,0
shape (CompositeShape
uid 1619,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1620,0
sl 0
ro 270
xt "-4000,51625,-2500,52375"
)
(Line
uid 1621,0
sl 0
ro 270
xt "-2500,52000,-2000,52000"
pts [
"-2500,52000"
"-2000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1622,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1623,0
va (VaSet
)
xt "-6500,51500,-5000,52500"
st "we_i"
ju 2
blo "-5000,52300"
tm "WireNameMgr"
)
)
)
*243 (Net
uid 1624,0
name "we_i"
type "std_logic"
orderNo 126
declText (MLText
uid 1625,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,209400,35000,210200"
st "we_i                    : std_logic
"
)
)
*244 (PortIoIn
uid 1632,0
shape (CompositeShape
uid 1633,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1634,0
sl 0
ro 270
xt "-4000,52625,-2500,53375"
)
(Line
uid 1635,0
sl 0
ro 270
xt "-2500,53000,-2000,53000"
pts [
"-2500,53000"
"-2000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1636,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1637,0
va (VaSet
)
xt "-6600,52500,-5000,53500"
st "stb_i"
ju 2
blo "-5000,53300"
tm "WireNameMgr"
)
)
)
*245 (Net
uid 1638,0
name "stb_i"
type "std_logic"
orderNo 127
declText (MLText
uid 1639,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,210200,35000,211000"
st "stb_i                   : std_logic
"
)
)
*246 (PortIoIn
uid 1646,0
shape (CompositeShape
uid 1647,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1648,0
sl 0
ro 270
xt "-4000,53625,-2500,54375"
)
(Line
uid 1649,0
sl 0
ro 270
xt "-2500,54000,-2000,54000"
pts [
"-2500,54000"
"-2000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1650,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1651,0
va (VaSet
)
xt "-6700,53500,-5000,54500"
st "cyc_i"
ju 2
blo "-5000,54300"
tm "WireNameMgr"
)
)
)
*247 (Net
uid 1652,0
name "cyc_i"
type "std_logic"
orderNo 128
declText (MLText
uid 1653,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,211000,35000,211800"
st "cyc_i                   : std_logic
"
)
)
*248 (PortIoOut
uid 1660,0
shape (CompositeShape
uid 1661,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1662,0
sl 0
ro 270
xt "151500,14625,153000,15375"
)
(Line
uid 1663,0
sl 0
ro 270
xt "151000,15000,151500,15000"
pts [
"151000,15000"
"151500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1664,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1665,0
va (VaSet
)
xt "154000,14500,155800,15500"
st "dat_o"
blo "154000,15300"
tm "WireNameMgr"
)
)
)
*249 (Net
uid 1666,0
name "dat_o"
type "std_logic_vector"
bounds "(WB_DATA_WIDTH-1 downto 0)"
orderNo 129
declText (MLText
uid 1667,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,211800,52000,212600"
st "dat_o                   : std_logic_vector(WB_DATA_WIDTH-1 downto 0)
"
)
)
*250 (PortIoOut
uid 1674,0
shape (CompositeShape
uid 1675,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1676,0
sl 0
ro 270
xt "65500,25625,67000,26375"
)
(Line
uid 1677,0
sl 0
ro 270
xt "65000,26000,65500,26000"
pts [
"65000,26000"
"65500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1678,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1679,0
va (VaSet
)
xt "68000,25500,69900,26500"
st "ack_o"
blo "68000,26300"
tm "WireNameMgr"
)
)
)
*251 (Net
uid 1680,0
name "ack_o"
type "std_logic"
orderNo 130
declText (MLText
uid 1681,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,212600,35000,213400"
st "ack_o                   : std_logic
"
)
)
*252 (SaComponent
uid 1802,0
optionalChildren [
*253 (CptPort
uid 1811,0
optionalChildren [
*254 (Property
uid 1815,0
pclass "comment"
pname "1,0"
pvalue "-- Global signals"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1812,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,37625,23000,38375"
)
n "clk_50_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 1813,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1814,0
va (VaSet
)
xt "24000,37500,26700,38500"
st "clk_50_i"
blo "24000,38300"
)
)
)
*255 (CptPort
uid 1816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,36625,23000,37375"
)
n "rst_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 1818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1819,0
va (VaSet
)
xt "24000,36500,25500,37500"
st "rst_i"
blo "24000,37300"
)
)
)
*256 (CptPort
uid 1820,0
optionalChildren [
*257 (Property
uid 1824,0
pclass "comment"
pname "1,0"
pvalue "-- Flux_Loop_Ctrl Channel Interface"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,22625,36750,23375"
)
n "p_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 3
r 3
tg (CPTG
uid 1822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1823,0
va (VaSet
)
xt "30000,22500,35000,23500"
st "p_dat_ch0_o"
ju 2
blo "35000,23300"
)
)
)
*258 (CptPort
uid 1825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,22625,23000,23375"
)
n "p_addr_ch0_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 4
r 4
tg (CPTG
uid 1827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1828,0
va (VaSet
)
xt "24000,22500,29300,23500"
st "p_addr_ch0_i"
blo "24000,23300"
)
)
)
*259 (CptPort
uid 1829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1830,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,23625,36750,24375"
)
n "p_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 5
r 5
tg (CPTG
uid 1831,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1832,0
va (VaSet
)
xt "30000,23500,35000,24500"
st "p_dat_ch1_o"
ju 2
blo "35000,24300"
)
)
)
*260 (CptPort
uid 1833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1834,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,23625,23000,24375"
)
n "p_addr_ch1_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 6
r 6
tg (CPTG
uid 1835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1836,0
va (VaSet
)
xt "24000,23500,29300,24500"
st "p_addr_ch1_i"
blo "24000,24300"
)
)
)
*261 (CptPort
uid 1837,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1838,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,24625,36750,25375"
)
n "p_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 1839,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1840,0
va (VaSet
)
xt "30000,24500,35000,25500"
st "p_dat_ch2_o"
ju 2
blo "35000,25300"
)
)
)
*262 (CptPort
uid 1841,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1842,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,24625,23000,25375"
)
n "p_addr_ch2_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 8
r 8
tg (CPTG
uid 1843,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1844,0
va (VaSet
)
xt "24000,24500,29300,25500"
st "p_addr_ch2_i"
blo "24000,25300"
)
)
)
*263 (CptPort
uid 1845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,25625,36750,26375"
)
n "p_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 9
r 9
tg (CPTG
uid 1847,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1848,0
va (VaSet
)
xt "30000,25500,35000,26500"
st "p_dat_ch3_o"
ju 2
blo "35000,26300"
)
)
)
*264 (CptPort
uid 1849,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,25625,23000,26375"
)
n "p_addr_ch3_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 10
r 10
tg (CPTG
uid 1851,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1852,0
va (VaSet
)
xt "24000,25500,29300,26500"
st "p_addr_ch3_i"
blo "24000,26300"
)
)
)
*265 (CptPort
uid 1853,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1854,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,26625,36750,27375"
)
n "p_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 11
r 11
tg (CPTG
uid 1855,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1856,0
va (VaSet
)
xt "30000,26500,35000,27500"
st "p_dat_ch4_o"
ju 2
blo "35000,27300"
)
)
)
*266 (CptPort
uid 1857,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1858,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,26625,23000,27375"
)
n "p_addr_ch4_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 12
r 12
tg (CPTG
uid 1859,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1860,0
va (VaSet
)
xt "24000,26500,29300,27500"
st "p_addr_ch4_i"
blo "24000,27300"
)
)
)
*267 (CptPort
uid 1861,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1862,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,27625,36750,28375"
)
n "p_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 1863,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1864,0
va (VaSet
)
xt "30000,27500,35000,28500"
st "p_dat_ch5_o"
ju 2
blo "35000,28300"
)
)
)
*268 (CptPort
uid 1865,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1866,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,27625,23000,28375"
)
n "p_addr_ch5_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 14
r 14
tg (CPTG
uid 1867,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1868,0
va (VaSet
)
xt "24000,27500,29300,28500"
st "p_addr_ch5_i"
blo "24000,28300"
)
)
)
*269 (CptPort
uid 1869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1870,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,28625,36750,29375"
)
n "p_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 15
r 15
tg (CPTG
uid 1871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1872,0
va (VaSet
)
xt "30000,28500,35000,29500"
st "p_dat_ch6_o"
ju 2
blo "35000,29300"
)
)
)
*270 (CptPort
uid 1873,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1874,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,28625,23000,29375"
)
n "p_addr_ch6_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 16
r 16
tg (CPTG
uid 1875,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1876,0
va (VaSet
)
xt "24000,28500,29300,29500"
st "p_addr_ch6_i"
blo "24000,29300"
)
)
)
*271 (CptPort
uid 1877,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1878,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,29625,36750,30375"
)
n "p_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 17
r 17
tg (CPTG
uid 1879,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1880,0
va (VaSet
)
xt "30000,29500,35000,30500"
st "p_dat_ch7_o"
ju 2
blo "35000,30300"
)
)
)
*272 (CptPort
uid 1881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,29625,23000,30375"
)
n "p_addr_ch7_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 18
r 18
tg (CPTG
uid 1883,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1884,0
va (VaSet
)
xt "24000,29500,29300,30500"
st "p_addr_ch7_i"
blo "24000,30300"
)
)
)
*273 (CptPort
uid 1885,0
optionalChildren [
*274 (Property
uid 1889,0
pclass "comment"
pname "1,0"
pvalue "-- signals to/from dispatch  (wishbone interface)"
ptn "String"
)
*275 (Property
uid 1890,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone data in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,35625,23000,36375"
)
n "dat_i"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
o 19
r 19
tg (CPTG
uid 1887,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1888,0
va (VaSet
)
xt "24000,35500,25600,36500"
st "dat_i"
blo "24000,36300"
)
)
)
*276 (CptPort
uid 1891,0
optionalChildren [
*277 (Property
uid 1895,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone address in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1892,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,34625,23000,35375"
)
n "addr_i"
t "std_logic_vector"
b "(WB_ADDR_WIDTH-1 downto 0)"
o 20
r 20
tg (CPTG
uid 1893,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1894,0
va (VaSet
)
xt "24000,34500,26100,35500"
st "addr_i"
blo "24000,35300"
)
)
)
*278 (CptPort
uid 1896,0
optionalChildren [
*279 (Property
uid 1900,0
pclass "comment"
pname "5,0"
pvalue "-- Address Tag"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,33625,23000,34375"
)
n "tga_i"
t "std_logic_vector"
b "(WB_TAG_ADDR_WIDTH-1 downto 0)"
o 21
r 21
tg (CPTG
uid 1898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1899,0
va (VaSet
)
xt "24000,33500,25700,34500"
st "tga_i"
blo "24000,34300"
)
)
)
*280 (CptPort
uid 1901,0
optionalChildren [
*281 (Property
uid 1905,0
pclass "comment"
pname "5,0"
pvalue "-- write//read enable"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,31625,23000,32375"
)
n "we_i"
t "std_logic"
o 22
r 22
tg (CPTG
uid 1903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1904,0
va (VaSet
)
xt "24000,31500,25500,32500"
st "we_i"
blo "24000,32300"
)
)
)
*282 (CptPort
uid 1906,0
optionalChildren [
*283 (Property
uid 1910,0
pclass "comment"
pname "5,0"
pvalue "-- strobe"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,32625,23000,33375"
)
n "stb_i"
t "std_logic"
o 23
r 23
tg (CPTG
uid 1908,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1909,0
va (VaSet
)
xt "24000,32500,25600,33500"
st "stb_i"
blo "24000,33300"
)
)
)
*284 (CptPort
uid 1911,0
optionalChildren [
*285 (Property
uid 1915,0
pclass "comment"
pname "5,0"
pvalue "-- cycle"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,30625,23000,31375"
)
n "cyc_i"
t "std_logic"
o 24
r 24
tg (CPTG
uid 1913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1914,0
va (VaSet
)
xt "24000,30500,25700,31500"
st "cyc_i"
blo "24000,31300"
)
)
)
*286 (CptPort
uid 1916,0
optionalChildren [
*287 (Property
uid 1920,0
pclass "comment"
pname "1,0"
pvalue "--dat_o                   : out std_logic_vector(WB_DATA_WIDTH-1 downto 0);       -- data out
    --ack_o                   : out std_logic;                                        -- acknowledge out
    
    
    -- Interface intended for dispatch"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,30625,36750,31375"
)
n "qa_p_bank_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 25
r 25
tg (CPTG
uid 1918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1919,0
va (VaSet
)
xt "29800,30500,35000,31500"
st "qa_p_bank_o"
ju 2
blo "35000,31300"
)
)
)
*288 (CptPort
uid 1921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,31625,36750,32375"
)
n "ack_p_bank_o"
t "std_logic"
m 1
o 26
r 26
tg (CPTG
uid 1923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1924,0
va (VaSet
)
xt "29600,31500,35000,32500"
st "ack_p_bank_o"
ju 2
blo "35000,32300"
)
)
)
*289 (CommentText
uid 2081,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2082,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "23000,22000,38000,26000"
)
text (MLText
uid 2083,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "23200,22200,38100,26200"
st "
 struct

  
  ---------------------------------------------------------------------------
   Instantiation of P Banks Admin
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1803,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,22000,36000,39000"
)
ttg (MlTextGroup
uid 1804,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*290 (Text
uid 1805,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "25900,38000,31600,39000"
st "readout_card"
blo "25900,38800"
)
*291 (Text
uid 1806,0
va (VaSet
font "Arial,8,1"
)
xt "25900,39000,32500,40000"
st "p_banks_admin"
blo "25900,39800"
)
*292 (Text
uid 1807,0
va (VaSet
font "Arial,8,1"
)
xt "25900,40000,33100,41000"
st "i_p_banks_admin"
blo "25900,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1808,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1809,0
text (MLText
uid 1810,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,25000,25000,25000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*293 (SaComponent
uid 2198,0
optionalChildren [
*294 (CptPort
uid 2207,0
optionalChildren [
*295 (Property
uid 2211,0
pclass "comment"
pname "1,0"
pvalue "-- Global signals"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,8625,130000,9375"
)
n "clk_50_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 2209,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2210,0
va (VaSet
)
xt "131000,8500,133700,9500"
st "clk_50_i"
blo "131000,9300"
)
)
)
*296 (CptPort
uid 2212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,7625,130000,8375"
)
n "rst_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 2214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2215,0
va (VaSet
)
xt "131000,7500,132500,8500"
st "rst_i"
blo "131000,8300"
)
)
)
*297 (CptPort
uid 2216,0
optionalChildren [
*298 (Property
uid 2220,0
pclass "comment"
pname "1,0"
pvalue "-- Flux_Loop_Ctrl Channel Interface"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,-375,142750,375"
)
n "i_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 3
r 3
tg (CPTG
uid 2218,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2219,0
va (VaSet
)
xt "136200,-500,141000,500"
st "i_dat_ch0_o"
ju 2
blo "141000,300"
)
)
)
*299 (CptPort
uid 2221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,-375,130000,375"
)
n "i_addr_ch0_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 4
r 4
tg (CPTG
uid 2223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2224,0
va (VaSet
)
xt "131000,-500,136100,500"
st "i_addr_ch0_i"
blo "131000,300"
)
)
)
*300 (CptPort
uid 2225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,625,142750,1375"
)
n "i_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 5
r 5
tg (CPTG
uid 2227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2228,0
va (VaSet
)
xt "136200,500,141000,1500"
st "i_dat_ch1_o"
ju 2
blo "141000,1300"
)
)
)
*301 (CptPort
uid 2229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,625,130000,1375"
)
n "i_addr_ch1_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 6
r 6
tg (CPTG
uid 2231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2232,0
va (VaSet
)
xt "131000,500,136100,1500"
st "i_addr_ch1_i"
blo "131000,1300"
)
)
)
*302 (CptPort
uid 2233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,1625,142750,2375"
)
n "i_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 2235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2236,0
va (VaSet
)
xt "136200,1500,141000,2500"
st "i_dat_ch2_o"
ju 2
blo "141000,2300"
)
)
)
*303 (CptPort
uid 2237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,1625,130000,2375"
)
n "i_addr_ch2_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 8
r 8
tg (CPTG
uid 2239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2240,0
va (VaSet
)
xt "131000,1500,136100,2500"
st "i_addr_ch2_i"
blo "131000,2300"
)
)
)
*304 (CptPort
uid 2241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,2625,142750,3375"
)
n "i_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 9
r 9
tg (CPTG
uid 2243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2244,0
va (VaSet
)
xt "136200,2500,141000,3500"
st "i_dat_ch3_o"
ju 2
blo "141000,3300"
)
)
)
*305 (CptPort
uid 2245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,2625,130000,3375"
)
n "i_addr_ch3_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 10
r 10
tg (CPTG
uid 2247,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2248,0
va (VaSet
)
xt "131000,2500,136100,3500"
st "i_addr_ch3_i"
blo "131000,3300"
)
)
)
*306 (CptPort
uid 2249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,3625,142750,4375"
)
n "i_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 11
r 11
tg (CPTG
uid 2251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2252,0
va (VaSet
)
xt "136200,3500,141000,4500"
st "i_dat_ch4_o"
ju 2
blo "141000,4300"
)
)
)
*307 (CptPort
uid 2253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,3625,130000,4375"
)
n "i_addr_ch4_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 12
r 12
tg (CPTG
uid 2255,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2256,0
va (VaSet
)
xt "131000,3500,136100,4500"
st "i_addr_ch4_i"
blo "131000,4300"
)
)
)
*308 (CptPort
uid 2257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,4625,142750,5375"
)
n "i_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 2259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2260,0
va (VaSet
)
xt "136200,4500,141000,5500"
st "i_dat_ch5_o"
ju 2
blo "141000,5300"
)
)
)
*309 (CptPort
uid 2261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,4625,130000,5375"
)
n "i_addr_ch5_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 14
r 14
tg (CPTG
uid 2263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2264,0
va (VaSet
)
xt "131000,4500,136100,5500"
st "i_addr_ch5_i"
blo "131000,5300"
)
)
)
*310 (CptPort
uid 2265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,5625,142750,6375"
)
n "i_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 15
r 15
tg (CPTG
uid 2267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2268,0
va (VaSet
)
xt "136200,5500,141000,6500"
st "i_dat_ch6_o"
ju 2
blo "141000,6300"
)
)
)
*311 (CptPort
uid 2269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,5625,130000,6375"
)
n "i_addr_ch6_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 16
r 16
tg (CPTG
uid 2271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2272,0
va (VaSet
)
xt "131000,5500,136100,6500"
st "i_addr_ch6_i"
blo "131000,6300"
)
)
)
*312 (CptPort
uid 2273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,6625,142750,7375"
)
n "i_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 17
r 17
tg (CPTG
uid 2275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2276,0
va (VaSet
)
xt "136200,6500,141000,7500"
st "i_dat_ch7_o"
ju 2
blo "141000,7300"
)
)
)
*313 (CptPort
uid 2277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,6625,130000,7375"
)
n "i_addr_ch7_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 18
r 18
tg (CPTG
uid 2279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2280,0
va (VaSet
)
xt "131000,6500,136100,7500"
st "i_addr_ch7_i"
blo "131000,7300"
)
)
)
*314 (CptPort
uid 2281,0
optionalChildren [
*315 (Property
uid 2285,0
pclass "comment"
pname "1,0"
pvalue "-- signals to/from dispatch  (wishbone interface)"
ptn "String"
)
*316 (Property
uid 2286,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone data in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,9625,130000,10375"
)
n "dat_i"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
o 19
r 19
tg (CPTG
uid 2283,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2284,0
va (VaSet
)
xt "131000,9500,132600,10500"
st "dat_i"
blo "131000,10300"
)
)
)
*317 (CptPort
uid 2287,0
optionalChildren [
*318 (Property
uid 2291,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone address in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,10625,130000,11375"
)
n "addr_i"
t "std_logic_vector"
b "(WB_ADDR_WIDTH-1 downto 0)"
o 20
r 20
tg (CPTG
uid 2289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2290,0
va (VaSet
)
xt "131000,10500,133100,11500"
st "addr_i"
blo "131000,11300"
)
)
)
*319 (CptPort
uid 2292,0
optionalChildren [
*320 (Property
uid 2296,0
pclass "comment"
pname "5,0"
pvalue "-- Address Tag"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,11625,130000,12375"
)
n "tga_i"
t "std_logic_vector"
b "(WB_TAG_ADDR_WIDTH-1 downto 0)"
o 21
r 21
tg (CPTG
uid 2294,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2295,0
va (VaSet
)
xt "131000,11500,132700,12500"
st "tga_i"
blo "131000,12300"
)
)
)
*321 (CptPort
uid 2297,0
optionalChildren [
*322 (Property
uid 2301,0
pclass "comment"
pname "5,0"
pvalue "-- write//read enable"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,12625,130000,13375"
)
n "we_i"
t "std_logic"
o 22
r 22
tg (CPTG
uid 2299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2300,0
va (VaSet
)
xt "131000,12500,132500,13500"
st "we_i"
blo "131000,13300"
)
)
)
*323 (CptPort
uid 2302,0
optionalChildren [
*324 (Property
uid 2306,0
pclass "comment"
pname "5,0"
pvalue "-- strobe"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2303,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,13625,130000,14375"
)
n "stb_i"
t "std_logic"
o 23
r 23
tg (CPTG
uid 2304,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2305,0
va (VaSet
)
xt "131000,13500,132600,14500"
st "stb_i"
blo "131000,14300"
)
)
)
*325 (CptPort
uid 2307,0
optionalChildren [
*326 (Property
uid 2311,0
pclass "comment"
pname "5,0"
pvalue "-- cycle"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2308,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129250,14625,130000,15375"
)
n "cyc_i"
t "std_logic"
o 24
r 24
tg (CPTG
uid 2309,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2310,0
va (VaSet
)
xt "131000,14500,132700,15500"
st "cyc_i"
blo "131000,15300"
)
)
)
*327 (CptPort
uid 2312,0
optionalChildren [
*328 (Property
uid 2316,0
pclass "comment"
pname "1,0"
pvalue "--dat_o                   : out std_logic_vector(WB_DATA_WIDTH-1 downto 0);       -- data out
    --ack_o                   : out std_logic;                                        -- acknowledge out
    
    
    -- Interface intended for dispatch"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,14625,142750,15375"
)
n "qa_i_bank_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 25
r 25
tg (CPTG
uid 2314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2315,0
va (VaSet
)
xt "136000,14500,141000,15500"
st "qa_i_bank_o"
ju 2
blo "141000,15300"
)
)
)
*329 (CptPort
uid 2317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,13625,142750,14375"
)
n "ack_i_bank_o"
t "std_logic"
m 1
o 26
r 26
tg (CPTG
uid 2319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2320,0
va (VaSet
)
xt "135800,13500,141000,14500"
st "ack_i_bank_o"
ju 2
blo "141000,14300"
)
)
)
*330 (CommentText
uid 2477,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2478,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "130000,-1000,145000,3000"
)
text (MLText
uid 2479,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "130200,-800,145100,3200"
st "
---------------------------------------------------------------------------
   Instantiation of I Banks Admin
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 2199,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "130000,-1000,142000,16000"
)
ttg (MlTextGroup
uid 2200,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*331 (Text
uid 2201,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "132550,15000,138250,16000"
st "readout_card"
blo "132550,15800"
)
*332 (Text
uid 2202,0
va (VaSet
font "Arial,8,1"
)
xt "132550,16000,138850,17000"
st "i_banks_admin"
blo "132550,16800"
)
*333 (Text
uid 2203,0
va (VaSet
font "Arial,8,1"
)
xt "132550,17000,139450,18000"
st "i_i_banks_admin"
blo "132550,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2204,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2205,0
text (MLText
uid 2206,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "131650,2000,131650,2000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*334 (SaComponent
uid 2594,0
optionalChildren [
*335 (CptPort
uid 2603,0
optionalChildren [
*336 (Property
uid 2607,0
pclass "comment"
pname "1,0"
pvalue "-- Global signals"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,73625,23000,74375"
)
n "clk_50_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 2605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2606,0
va (VaSet
)
xt "24000,73500,26700,74500"
st "clk_50_i"
blo "24000,74300"
)
)
)
*337 (CptPort
uid 2608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,72625,23000,73375"
)
n "rst_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 2610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2611,0
va (VaSet
)
xt "24000,72500,25500,73500"
st "rst_i"
blo "24000,73300"
)
)
)
*338 (CptPort
uid 2612,0
optionalChildren [
*339 (Property
uid 2616,0
pclass "comment"
pname "1,0"
pvalue "-- Flux_Loop_Ctrl Channel Interface"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,58625,36750,59375"
)
n "d_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 3
r 3
tg (CPTG
uid 2614,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2615,0
va (VaSet
)
xt "30000,58500,35000,59500"
st "d_dat_ch0_o"
ju 2
blo "35000,59300"
)
)
)
*340 (CptPort
uid 2617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,58625,23000,59375"
)
n "d_addr_ch0_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 4
r 4
tg (CPTG
uid 2619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2620,0
va (VaSet
)
xt "24000,58500,29300,59500"
st "d_addr_ch0_i"
blo "24000,59300"
)
)
)
*341 (CptPort
uid 2621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,59625,36750,60375"
)
n "d_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 5
r 5
tg (CPTG
uid 2623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2624,0
va (VaSet
)
xt "30000,59500,35000,60500"
st "d_dat_ch1_o"
ju 2
blo "35000,60300"
)
)
)
*342 (CptPort
uid 2625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,59625,23000,60375"
)
n "d_addr_ch1_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 6
r 6
tg (CPTG
uid 2627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2628,0
va (VaSet
)
xt "24000,59500,29300,60500"
st "d_addr_ch1_i"
blo "24000,60300"
)
)
)
*343 (CptPort
uid 2629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,60625,36750,61375"
)
n "d_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 2631,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2632,0
va (VaSet
)
xt "30000,60500,35000,61500"
st "d_dat_ch2_o"
ju 2
blo "35000,61300"
)
)
)
*344 (CptPort
uid 2633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,60625,23000,61375"
)
n "d_addr_ch2_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 8
r 8
tg (CPTG
uid 2635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2636,0
va (VaSet
)
xt "24000,60500,29300,61500"
st "d_addr_ch2_i"
blo "24000,61300"
)
)
)
*345 (CptPort
uid 2637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,61625,36750,62375"
)
n "d_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 9
r 9
tg (CPTG
uid 2639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2640,0
va (VaSet
)
xt "30000,61500,35000,62500"
st "d_dat_ch3_o"
ju 2
blo "35000,62300"
)
)
)
*346 (CptPort
uid 2641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,61625,23000,62375"
)
n "d_addr_ch3_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 10
r 10
tg (CPTG
uid 2643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2644,0
va (VaSet
)
xt "24000,61500,29300,62500"
st "d_addr_ch3_i"
blo "24000,62300"
)
)
)
*347 (CptPort
uid 2645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,62625,36750,63375"
)
n "d_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 11
r 11
tg (CPTG
uid 2647,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2648,0
va (VaSet
)
xt "30000,62500,35000,63500"
st "d_dat_ch4_o"
ju 2
blo "35000,63300"
)
)
)
*348 (CptPort
uid 2649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,62625,23000,63375"
)
n "d_addr_ch4_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 12
r 12
tg (CPTG
uid 2651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2652,0
va (VaSet
)
xt "24000,62500,29300,63500"
st "d_addr_ch4_i"
blo "24000,63300"
)
)
)
*349 (CptPort
uid 2653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,63625,36750,64375"
)
n "d_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 2655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2656,0
va (VaSet
)
xt "30000,63500,35000,64500"
st "d_dat_ch5_o"
ju 2
blo "35000,64300"
)
)
)
*350 (CptPort
uid 2657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,63625,23000,64375"
)
n "d_addr_ch5_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 14
r 14
tg (CPTG
uid 2659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2660,0
va (VaSet
)
xt "24000,63500,29300,64500"
st "d_addr_ch5_i"
blo "24000,64300"
)
)
)
*351 (CptPort
uid 2661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,64625,36750,65375"
)
n "d_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 15
r 15
tg (CPTG
uid 2663,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2664,0
va (VaSet
)
xt "30000,64500,35000,65500"
st "d_dat_ch6_o"
ju 2
blo "35000,65300"
)
)
)
*352 (CptPort
uid 2665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2666,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,64625,23000,65375"
)
n "d_addr_ch6_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 16
r 16
tg (CPTG
uid 2667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2668,0
va (VaSet
)
xt "24000,64500,29300,65500"
st "d_addr_ch6_i"
blo "24000,65300"
)
)
)
*353 (CptPort
uid 2669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2670,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,65625,36750,66375"
)
n "d_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 17
r 17
tg (CPTG
uid 2671,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2672,0
va (VaSet
)
xt "30000,65500,35000,66500"
st "d_dat_ch7_o"
ju 2
blo "35000,66300"
)
)
)
*354 (CptPort
uid 2673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,65625,23000,66375"
)
n "d_addr_ch7_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 18
r 18
tg (CPTG
uid 2675,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2676,0
va (VaSet
)
xt "24000,65500,29300,66500"
st "d_addr_ch7_i"
blo "24000,66300"
)
)
)
*355 (CptPort
uid 2677,0
optionalChildren [
*356 (Property
uid 2681,0
pclass "comment"
pname "1,0"
pvalue "-- signals to/from dispatch  (wishbone interface)"
ptn "String"
)
*357 (Property
uid 2682,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone data in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,71625,23000,72375"
)
n "dat_i"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
o 19
r 19
tg (CPTG
uid 2679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2680,0
va (VaSet
)
xt "24000,71500,25600,72500"
st "dat_i"
blo "24000,72300"
)
)
)
*358 (CptPort
uid 2683,0
optionalChildren [
*359 (Property
uid 2687,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone address in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2684,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,70625,23000,71375"
)
n "addr_i"
t "std_logic_vector"
b "(WB_ADDR_WIDTH-1 downto 0)"
o 20
r 20
tg (CPTG
uid 2685,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2686,0
va (VaSet
)
xt "24000,70500,26100,71500"
st "addr_i"
blo "24000,71300"
)
)
)
*360 (CptPort
uid 2688,0
optionalChildren [
*361 (Property
uid 2692,0
pclass "comment"
pname "5,0"
pvalue "-- Address Tag"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,69625,23000,70375"
)
n "tga_i"
t "std_logic_vector"
b "(WB_TAG_ADDR_WIDTH-1 downto 0)"
o 21
r 21
tg (CPTG
uid 2690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2691,0
va (VaSet
)
xt "24000,69500,25700,70500"
st "tga_i"
blo "24000,70300"
)
)
)
*362 (CptPort
uid 2693,0
optionalChildren [
*363 (Property
uid 2697,0
pclass "comment"
pname "5,0"
pvalue "-- write//read enable"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,67625,23000,68375"
)
n "we_i"
t "std_logic"
o 22
r 22
tg (CPTG
uid 2695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2696,0
va (VaSet
)
xt "24000,67500,25500,68500"
st "we_i"
blo "24000,68300"
)
)
)
*364 (CptPort
uid 2698,0
optionalChildren [
*365 (Property
uid 2702,0
pclass "comment"
pname "5,0"
pvalue "-- strobe"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,68625,23000,69375"
)
n "stb_i"
t "std_logic"
o 23
r 23
tg (CPTG
uid 2700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2701,0
va (VaSet
)
xt "24000,68500,25600,69500"
st "stb_i"
blo "24000,69300"
)
)
)
*366 (CptPort
uid 2703,0
optionalChildren [
*367 (Property
uid 2707,0
pclass "comment"
pname "5,0"
pvalue "-- cycle"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2704,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,66625,23000,67375"
)
n "cyc_i"
t "std_logic"
o 24
r 24
tg (CPTG
uid 2705,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2706,0
va (VaSet
)
xt "24000,66500,25700,67500"
st "cyc_i"
blo "24000,67300"
)
)
)
*368 (CptPort
uid 2708,0
optionalChildren [
*369 (Property
uid 2712,0
pclass "comment"
pname "1,0"
pvalue "--dat_o                   : out std_logic_vector(WB_DATA_WIDTH-1 downto 0);       -- data out
    --ack_o                   : out std_logic;                                        -- acknowledge out
    
    
    -- Interface intended for dispatch"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,67625,36750,68375"
)
n "qa_d_bank_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 25
r 25
tg (CPTG
uid 2710,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2711,0
va (VaSet
)
xt "29800,67500,35000,68500"
st "qa_d_bank_o"
ju 2
blo "35000,68300"
)
)
)
*370 (CptPort
uid 2713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,66625,36750,67375"
)
n "ack_d_bank_o"
t "std_logic"
m 1
o 26
r 26
tg (CPTG
uid 2715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2716,0
va (VaSet
)
xt "29600,66500,35000,67500"
st "ack_d_bank_o"
ju 2
blo "35000,67300"
)
)
)
*371 (CommentText
uid 2873,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 2874,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "23000,58000,38000,62000"
)
text (MLText
uid 2875,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "23200,58200,38100,62200"
st "
---------------------------------------------------------------------------
   Instantiation of D Banks Admin
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 2595,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,58000,36000,75000"
)
ttg (MlTextGroup
uid 2596,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*372 (Text
uid 2597,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "25900,74000,31600,75000"
st "readout_card"
blo "25900,74800"
)
*373 (Text
uid 2598,0
va (VaSet
font "Arial,8,1"
)
xt "25900,75000,32500,76000"
st "d_banks_admin"
blo "25900,75800"
)
*374 (Text
uid 2599,0
va (VaSet
font "Arial,8,1"
)
xt "25900,76000,33100,77000"
st "i_d_banks_admin"
blo "25900,76800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2600,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2601,0
text (MLText
uid 2602,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "25000,61000,25000,61000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*375 (SaComponent
uid 2990,0
optionalChildren [
*376 (CptPort
uid 2999,0
optionalChildren [
*377 (Property
uid 3003,0
pclass "comment"
pname "1,0"
pvalue "-- Global signals"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,37625,92000,38375"
)
n "clk_50_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 3001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3002,0
va (VaSet
)
xt "93000,37500,95700,38500"
st "clk_50_i"
blo "93000,38300"
)
)
)
*378 (CptPort
uid 3004,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3005,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,36625,92000,37375"
)
n "rst_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 3006,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3007,0
va (VaSet
)
xt "93000,36500,94500,37500"
st "rst_i"
blo "93000,37300"
)
)
)
*379 (CptPort
uid 3008,0
optionalChildren [
*380 (Property
uid 3012,0
pclass "comment"
pname "1,0"
pvalue "-- Flux_Loop_Ctrl Channel Interface"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3009,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,22625,105750,23375"
)
n "z_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 3
r 3
tg (CPTG
uid 3010,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3011,0
va (VaSet
)
xt "99000,22500,104000,23500"
st "z_dat_ch0_o"
ju 2
blo "104000,23300"
)
)
)
*381 (CptPort
uid 3013,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3014,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,22625,92000,23375"
)
n "z_addr_ch0_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 4
r 4
tg (CPTG
uid 3015,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3016,0
va (VaSet
)
xt "93000,22500,98300,23500"
st "z_addr_ch0_i"
blo "93000,23300"
)
)
)
*382 (CptPort
uid 3017,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,23625,105750,24375"
)
n "z_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 5
r 5
tg (CPTG
uid 3019,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3020,0
va (VaSet
)
xt "99000,23500,104000,24500"
st "z_dat_ch1_o"
ju 2
blo "104000,24300"
)
)
)
*383 (CptPort
uid 3021,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3022,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,23625,92000,24375"
)
n "z_addr_ch1_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 6
r 6
tg (CPTG
uid 3023,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3024,0
va (VaSet
)
xt "93000,23500,98300,24500"
st "z_addr_ch1_i"
blo "93000,24300"
)
)
)
*384 (CptPort
uid 3025,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3026,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,24625,105750,25375"
)
n "z_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 3027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3028,0
va (VaSet
)
xt "99000,24500,104000,25500"
st "z_dat_ch2_o"
ju 2
blo "104000,25300"
)
)
)
*385 (CptPort
uid 3029,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3030,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,24625,92000,25375"
)
n "z_addr_ch2_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 8
r 8
tg (CPTG
uid 3031,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3032,0
va (VaSet
)
xt "93000,24500,98300,25500"
st "z_addr_ch2_i"
blo "93000,25300"
)
)
)
*386 (CptPort
uid 3033,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3034,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,25625,105750,26375"
)
n "z_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 9
r 9
tg (CPTG
uid 3035,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3036,0
va (VaSet
)
xt "99000,25500,104000,26500"
st "z_dat_ch3_o"
ju 2
blo "104000,26300"
)
)
)
*387 (CptPort
uid 3037,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3038,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,25625,92000,26375"
)
n "z_addr_ch3_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 10
r 10
tg (CPTG
uid 3039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3040,0
va (VaSet
)
xt "93000,25500,98300,26500"
st "z_addr_ch3_i"
blo "93000,26300"
)
)
)
*388 (CptPort
uid 3041,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3042,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,26625,105750,27375"
)
n "z_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 11
r 11
tg (CPTG
uid 3043,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3044,0
va (VaSet
)
xt "99000,26500,104000,27500"
st "z_dat_ch4_o"
ju 2
blo "104000,27300"
)
)
)
*389 (CptPort
uid 3045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,26625,92000,27375"
)
n "z_addr_ch4_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 12
r 12
tg (CPTG
uid 3047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3048,0
va (VaSet
)
xt "93000,26500,98300,27500"
st "z_addr_ch4_i"
blo "93000,27300"
)
)
)
*390 (CptPort
uid 3049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,27625,105750,28375"
)
n "z_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 3051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3052,0
va (VaSet
)
xt "99000,27500,104000,28500"
st "z_dat_ch5_o"
ju 2
blo "104000,28300"
)
)
)
*391 (CptPort
uid 3053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,27625,92000,28375"
)
n "z_addr_ch5_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 14
r 14
tg (CPTG
uid 3055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3056,0
va (VaSet
)
xt "93000,27500,98300,28500"
st "z_addr_ch5_i"
blo "93000,28300"
)
)
)
*392 (CptPort
uid 3057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,28625,105750,29375"
)
n "z_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 15
r 15
tg (CPTG
uid 3059,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3060,0
va (VaSet
)
xt "99000,28500,104000,29500"
st "z_dat_ch6_o"
ju 2
blo "104000,29300"
)
)
)
*393 (CptPort
uid 3061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,28625,92000,29375"
)
n "z_addr_ch6_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 16
r 16
tg (CPTG
uid 3063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3064,0
va (VaSet
)
xt "93000,28500,98300,29500"
st "z_addr_ch6_i"
blo "93000,29300"
)
)
)
*394 (CptPort
uid 3065,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3066,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,29625,105750,30375"
)
n "z_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 17
r 17
tg (CPTG
uid 3067,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3068,0
va (VaSet
)
xt "99000,29500,104000,30500"
st "z_dat_ch7_o"
ju 2
blo "104000,30300"
)
)
)
*395 (CptPort
uid 3069,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3070,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,29625,92000,30375"
)
n "z_addr_ch7_i"
t "std_logic_vector"
b "(PIDZ_ADDR_WIDTH-1 downto 0)"
o 18
r 18
tg (CPTG
uid 3071,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3072,0
va (VaSet
)
xt "93000,29500,98300,30500"
st "z_addr_ch7_i"
blo "93000,30300"
)
)
)
*396 (CptPort
uid 3073,0
optionalChildren [
*397 (Property
uid 3077,0
pclass "comment"
pname "1,0"
pvalue "-- signals to/from dispatch  (wishbone interface)"
ptn "String"
)
*398 (Property
uid 3078,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone data in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3074,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,35625,92000,36375"
)
n "dat_i"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
o 19
r 19
tg (CPTG
uid 3075,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3076,0
va (VaSet
)
xt "93000,35500,94600,36500"
st "dat_i"
blo "93000,36300"
)
)
)
*399 (CptPort
uid 3079,0
optionalChildren [
*400 (Property
uid 3083,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone address in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,34625,92000,35375"
)
n "addr_i"
t "std_logic_vector"
b "(WB_ADDR_WIDTH-1 downto 0)"
o 20
r 20
tg (CPTG
uid 3081,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3082,0
va (VaSet
)
xt "93000,34500,95100,35500"
st "addr_i"
blo "93000,35300"
)
)
)
*401 (CptPort
uid 3084,0
optionalChildren [
*402 (Property
uid 3088,0
pclass "comment"
pname "5,0"
pvalue "-- Address Tag"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3085,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,33625,92000,34375"
)
n "tga_i"
t "std_logic_vector"
b "(WB_TAG_ADDR_WIDTH-1 downto 0)"
o 21
r 21
tg (CPTG
uid 3086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3087,0
va (VaSet
)
xt "93000,33500,94700,34500"
st "tga_i"
blo "93000,34300"
)
)
)
*403 (CptPort
uid 3089,0
optionalChildren [
*404 (Property
uid 3093,0
pclass "comment"
pname "5,0"
pvalue "-- write//read enable"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3090,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,31625,92000,32375"
)
n "we_i"
t "std_logic"
o 22
r 22
tg (CPTG
uid 3091,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3092,0
va (VaSet
)
xt "93000,31500,94500,32500"
st "we_i"
blo "93000,32300"
)
)
)
*405 (CptPort
uid 3094,0
optionalChildren [
*406 (Property
uid 3098,0
pclass "comment"
pname "5,0"
pvalue "-- strobe"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,32625,92000,33375"
)
n "stb_i"
t "std_logic"
o 23
r 23
tg (CPTG
uid 3096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3097,0
va (VaSet
)
xt "93000,32500,94600,33500"
st "stb_i"
blo "93000,33300"
)
)
)
*407 (CptPort
uid 3099,0
optionalChildren [
*408 (Property
uid 3103,0
pclass "comment"
pname "5,0"
pvalue "-- cycle"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,30625,92000,31375"
)
n "cyc_i"
t "std_logic"
o 24
r 24
tg (CPTG
uid 3101,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3102,0
va (VaSet
)
xt "93000,30500,94700,31500"
st "cyc_i"
blo "93000,31300"
)
)
)
*409 (CptPort
uid 3104,0
optionalChildren [
*410 (Property
uid 3108,0
pclass "comment"
pname "1,0"
pvalue "--dat_o                   : out std_logic_vector(WB_DATA_WIDTH-1 downto 0);       -- data out
    --ack_o                   : out std_logic;                                        -- acknowledge out
    
    
    -- Interface intended for dispatch"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,37625,105750,38375"
)
n "qa_z_bank_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 25
r 25
tg (CPTG
uid 3106,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3107,0
va (VaSet
)
xt "98800,37500,104000,38500"
st "qa_z_bank_o"
ju 2
blo "104000,38300"
)
)
)
*411 (CptPort
uid 3109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105000,36625,105750,37375"
)
n "ack_z_bank_o"
t "std_logic"
m 1
o 26
r 26
tg (CPTG
uid 3111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3112,0
va (VaSet
)
xt "98600,36500,104000,37500"
st "ack_z_bank_o"
ju 2
blo "104000,37300"
)
)
)
*412 (CommentText
uid 3269,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3270,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "92000,22000,107000,26000"
)
text (MLText
uid 3271,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "92200,22200,107100,26200"
st "
---------------------------------------------------------------------------
   Instantiation of Z Banks Admin
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 2991,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,22000,105000,39000"
)
ttg (MlTextGroup
uid 2992,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*413 (Text
uid 2993,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "94950,38000,100650,39000"
st "readout_card"
blo "94950,38800"
)
*414 (Text
uid 2994,0
va (VaSet
font "Arial,8,1"
)
xt "94950,39000,101450,40000"
st "z_banks_admin"
blo "94950,39800"
)
*415 (Text
uid 2995,0
va (VaSet
font "Arial,8,1"
)
xt "94950,40000,102050,41000"
st "i_z_banks_admin"
blo "94950,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2996,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2997,0
text (MLText
uid 2998,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "94050,25000,94050,25000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*416 (SaComponent
uid 3386,0
optionalChildren [
*417 (CptPort
uid 3395,0
optionalChildren [
*418 (Property
uid 3399,0
pclass "comment"
pname "1,0"
pvalue "-- Global signals"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3396,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,14625,88000,15375"
)
n "clk_50_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 3397,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3398,0
va (VaSet
)
xt "89000,14500,91700,15500"
st "clk_50_i"
blo "89000,15300"
)
)
)
*419 (CptPort
uid 3400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,13625,88000,14375"
)
n "rst_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 3402,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3403,0
va (VaSet
)
xt "89000,13500,90500,14500"
st "rst_i"
blo "89000,14300"
)
)
)
*420 (CptPort
uid 3404,0
optionalChildren [
*421 (Property
uid 3408,0
pclass "comment"
pname "1,0"
pvalue "-- PER Flux_Loop_Ctrl Channel Interface"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,-375,108750,375"
)
n "adc_offset_dat_ch0_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 3
r 3
tg (CPTG
uid 3406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3407,0
va (VaSet
)
xt "98600,-500,107000,500"
st "adc_offset_dat_ch0_o"
ju 2
blo "107000,300"
)
)
)
*422 (CptPort
uid 3409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,-375,88000,375"
)
n "adc_offset_addr_ch0_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 4
r 4
tg (CPTG
uid 3411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3412,0
va (VaSet
)
xt "89000,-500,97700,500"
st "adc_offset_addr_ch0_i"
blo "89000,300"
)
)
)
*423 (CptPort
uid 3413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3414,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,625,108750,1375"
)
n "adc_offset_dat_ch1_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 5
r 5
tg (CPTG
uid 3415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3416,0
va (VaSet
)
xt "98600,500,107000,1500"
st "adc_offset_dat_ch1_o"
ju 2
blo "107000,1300"
)
)
)
*424 (CptPort
uid 3417,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3418,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,625,88000,1375"
)
n "adc_offset_addr_ch1_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 6
r 6
tg (CPTG
uid 3419,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3420,0
va (VaSet
)
xt "89000,500,97700,1500"
st "adc_offset_addr_ch1_i"
blo "89000,1300"
)
)
)
*425 (CptPort
uid 3421,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3422,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,1625,108750,2375"
)
n "adc_offset_dat_ch2_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 3423,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3424,0
va (VaSet
)
xt "98600,1500,107000,2500"
st "adc_offset_dat_ch2_o"
ju 2
blo "107000,2300"
)
)
)
*426 (CptPort
uid 3425,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3426,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,1625,88000,2375"
)
n "adc_offset_addr_ch2_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 8
r 8
tg (CPTG
uid 3427,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3428,0
va (VaSet
)
xt "89000,1500,97700,2500"
st "adc_offset_addr_ch2_i"
blo "89000,2300"
)
)
)
*427 (CptPort
uid 3429,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3430,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,2625,108750,3375"
)
n "adc_offset_dat_ch3_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 9
r 9
tg (CPTG
uid 3431,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3432,0
va (VaSet
)
xt "98600,2500,107000,3500"
st "adc_offset_dat_ch3_o"
ju 2
blo "107000,3300"
)
)
)
*428 (CptPort
uid 3433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3434,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,2625,88000,3375"
)
n "adc_offset_addr_ch3_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 10
r 10
tg (CPTG
uid 3435,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3436,0
va (VaSet
)
xt "89000,2500,97700,3500"
st "adc_offset_addr_ch3_i"
blo "89000,3300"
)
)
)
*429 (CptPort
uid 3437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,3625,108750,4375"
)
n "adc_offset_dat_ch4_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 11
r 11
tg (CPTG
uid 3439,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3440,0
va (VaSet
)
xt "98600,3500,107000,4500"
st "adc_offset_dat_ch4_o"
ju 2
blo "107000,4300"
)
)
)
*430 (CptPort
uid 3441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,3625,88000,4375"
)
n "adc_offset_addr_ch4_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 12
r 12
tg (CPTG
uid 3443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3444,0
va (VaSet
)
xt "89000,3500,97700,4500"
st "adc_offset_addr_ch4_i"
blo "89000,4300"
)
)
)
*431 (CptPort
uid 3445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,4625,108750,5375"
)
n "adc_offset_dat_ch5_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 3447,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3448,0
va (VaSet
)
xt "98600,4500,107000,5500"
st "adc_offset_dat_ch5_o"
ju 2
blo "107000,5300"
)
)
)
*432 (CptPort
uid 3449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,4625,88000,5375"
)
n "adc_offset_addr_ch5_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 14
r 14
tg (CPTG
uid 3451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3452,0
va (VaSet
)
xt "89000,4500,97700,5500"
st "adc_offset_addr_ch5_i"
blo "89000,5300"
)
)
)
*433 (CptPort
uid 3453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,5625,108750,6375"
)
n "adc_offset_dat_ch6_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 15
r 15
tg (CPTG
uid 3455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3456,0
va (VaSet
)
xt "98600,5500,107000,6500"
st "adc_offset_dat_ch6_o"
ju 2
blo "107000,6300"
)
)
)
*434 (CptPort
uid 3457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,5625,88000,6375"
)
n "adc_offset_addr_ch6_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 16
r 16
tg (CPTG
uid 3459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3460,0
va (VaSet
)
xt "89000,5500,97700,6500"
st "adc_offset_addr_ch6_i"
blo "89000,6300"
)
)
)
*435 (CptPort
uid 3461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,6625,108750,7375"
)
n "adc_offset_dat_ch7_o"
t "std_logic_vector"
b "(ADC_OFFSET_DAT_WIDTH-1 downto 0)"
m 1
o 17
r 17
tg (CPTG
uid 3463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3464,0
va (VaSet
)
xt "98600,6500,107000,7500"
st "adc_offset_dat_ch7_o"
ju 2
blo "107000,7300"
)
)
)
*436 (CptPort
uid 3465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,6625,88000,7375"
)
n "adc_offset_addr_ch7_i"
t "std_logic_vector"
b "(ADC_OFFSET_ADDR_WIDTH-1 downto 0)"
o 18
r 18
tg (CPTG
uid 3467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3468,0
va (VaSet
)
xt "89000,6500,97700,7500"
st "adc_offset_addr_ch7_i"
blo "89000,7300"
)
)
)
*437 (CptPort
uid 3469,0
optionalChildren [
*438 (Property
uid 3473,0
pclass "comment"
pname "1,0"
pvalue "-- signals to/from dispatch  (wishbone interface)"
ptn "String"
)
*439 (Property
uid 3474,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone data in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,12625,88000,13375"
)
n "dat_i"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
o 19
r 19
tg (CPTG
uid 3471,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3472,0
va (VaSet
)
xt "89000,12500,90600,13500"
st "dat_i"
blo "89000,13300"
)
)
)
*440 (CptPort
uid 3475,0
optionalChildren [
*441 (Property
uid 3479,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone address in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,11625,88000,12375"
)
n "addr_i"
t "std_logic_vector"
b "(WB_ADDR_WIDTH-1 downto 0)"
o 20
r 20
tg (CPTG
uid 3477,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3478,0
va (VaSet
)
xt "89000,11500,91100,12500"
st "addr_i"
blo "89000,12300"
)
)
)
*442 (CptPort
uid 3480,0
optionalChildren [
*443 (Property
uid 3484,0
pclass "comment"
pname "5,0"
pvalue "-- Address Tag"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,10625,88000,11375"
)
n "tga_i"
t "std_logic_vector"
b "(WB_TAG_ADDR_WIDTH-1 downto 0)"
o 21
r 21
tg (CPTG
uid 3482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3483,0
va (VaSet
)
xt "89000,10500,90700,11500"
st "tga_i"
blo "89000,11300"
)
)
)
*444 (CptPort
uid 3485,0
optionalChildren [
*445 (Property
uid 3489,0
pclass "comment"
pname "5,0"
pvalue "-- write//read enable"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3486,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,8625,88000,9375"
)
n "we_i"
t "std_logic"
o 22
r 22
tg (CPTG
uid 3487,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3488,0
va (VaSet
)
xt "89000,8500,90500,9500"
st "we_i"
blo "89000,9300"
)
)
)
*446 (CptPort
uid 3490,0
optionalChildren [
*447 (Property
uid 3494,0
pclass "comment"
pname "5,0"
pvalue "-- strobe"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,9625,88000,10375"
)
n "stb_i"
t "std_logic"
o 23
r 23
tg (CPTG
uid 3492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3493,0
va (VaSet
)
xt "89000,9500,90600,10500"
st "stb_i"
blo "89000,10300"
)
)
)
*448 (CptPort
uid 3495,0
optionalChildren [
*449 (Property
uid 3499,0
pclass "comment"
pname "5,0"
pvalue "-- cycle"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,7625,88000,8375"
)
n "cyc_i"
t "std_logic"
o 24
r 24
tg (CPTG
uid 3497,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3498,0
va (VaSet
)
xt "89000,7500,90700,8500"
st "cyc_i"
blo "89000,8300"
)
)
)
*450 (CptPort
uid 3500,0
optionalChildren [
*451 (Property
uid 3504,0
pclass "comment"
pname "1,0"
pvalue "--dat_o                   : out std_logic_vector(WB_DATA_WIDTH-1 downto 0);       -- data out
    --ack_o                   : out std_logic;                                        -- acknowledge out
    
    
    -- Interface intended for dispatch"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,14625,108750,15375"
)
n "qa_adc_offset_bank_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 25
r 25
tg (CPTG
uid 3502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3503,0
va (VaSet
)
xt "98400,14500,107000,15500"
st "qa_adc_offset_bank_o"
ju 2
blo "107000,15300"
)
)
)
*452 (CptPort
uid 3505,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3506,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,13625,108750,14375"
)
n "ack_adc_offset_bank_o"
t "std_logic"
m 1
o 26
r 26
tg (CPTG
uid 3507,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3508,0
va (VaSet
)
xt "98200,13500,107000,14500"
st "ack_adc_offset_bank_o"
ju 2
blo "107000,14300"
)
)
)
*453 (CommentText
uid 3665,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 3666,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "88000,-1000,103000,3000"
)
text (MLText
uid 3667,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "88200,-800,103000,3200"
st "
---------------------------------------------------------------------------
   Instantiation of ADC Offset Banks Admin
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 3387,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,-1000,108000,16000"
)
ttg (MlTextGroup
uid 3388,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*454 (Text
uid 3389,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "92500,15000,98200,16000"
st "readout_card"
blo "92500,15800"
)
*455 (Text
uid 3390,0
va (VaSet
font "Arial,8,1"
)
xt "92500,16000,102900,17000"
st "adc_offset_banks_admin"
blo "92500,16800"
)
*456 (Text
uid 3391,0
va (VaSet
font "Arial,8,1"
)
xt "92500,17000,103500,18000"
st "i_adc_offset_banks_admin"
blo "92500,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3392,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3393,0
text (MLText
uid 3394,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "91600,2000,91600,2000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*457 (SaComponent
uid 3831,0
optionalChildren [
*458 (CptPort
uid 3840,0
optionalChildren [
*459 (Property
uid 3844,0
pclass "comment"
pname "1,0"
pvalue "-- Global signals"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,110625,22000,111375"
)
n "clk_50_i"
t "std_logic"
o 1
r 1
tg (CPTG
uid 3842,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3843,0
va (VaSet
)
xt "23000,110500,25700,111500"
st "clk_50_i"
blo "23000,111300"
)
)
)
*460 (CptPort
uid 3845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,109625,22000,110375"
)
n "rst_i"
t "std_logic"
o 2
r 2
tg (CPTG
uid 3847,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3848,0
va (VaSet
)
xt "23000,109500,24500,110500"
st "rst_i"
blo "23000,110300"
)
)
)
*461 (CptPort
uid 3849,0
optionalChildren [
*462 (Property
uid 3853,0
pclass "comment"
pname "1,0"
pvalue "-- Flux_Loop_Ctrl Channel Interface"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3850,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,81625,37750,82375"
)
n "sa_bias_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 3
r 3
tg (CPTG
uid 3851,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3852,0
va (VaSet
)
xt "30200,81500,36000,82500"
st "sa_bias_ch0_o"
ju 2
blo "36000,82300"
)
)
)
*463 (CptPort
uid 3854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3855,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,82625,37750,83375"
)
n "offset_dat_ch0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 4
r 4
tg (CPTG
uid 3856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3857,0
va (VaSet
)
xt "29600,82500,36000,83500"
st "offset_dat_ch0_o"
ju 2
blo "36000,83300"
)
)
)
*464 (CptPort
uid 3858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3859,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,83625,37750,84375"
)
n "sa_bias_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 5
r 5
tg (CPTG
uid 3860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3861,0
va (VaSet
)
xt "30200,83500,36000,84500"
st "sa_bias_ch1_o"
ju 2
blo "36000,84300"
)
)
)
*465 (CptPort
uid 3862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,84625,37750,85375"
)
n "offset_dat_ch1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 6
r 6
tg (CPTG
uid 3864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3865,0
va (VaSet
)
xt "29600,84500,36000,85500"
st "offset_dat_ch1_o"
ju 2
blo "36000,85300"
)
)
)
*466 (CptPort
uid 3866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,85625,37750,86375"
)
n "sa_bias_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 7
r 7
tg (CPTG
uid 3868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3869,0
va (VaSet
)
xt "30200,85500,36000,86500"
st "sa_bias_ch2_o"
ju 2
blo "36000,86300"
)
)
)
*467 (CptPort
uid 3870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,86625,37750,87375"
)
n "offset_dat_ch2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 8
r 8
tg (CPTG
uid 3872,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3873,0
va (VaSet
)
xt "29600,86500,36000,87500"
st "offset_dat_ch2_o"
ju 2
blo "36000,87300"
)
)
)
*468 (CptPort
uid 3874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,87625,37750,88375"
)
n "sa_bias_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 9
r 9
tg (CPTG
uid 3876,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3877,0
va (VaSet
)
xt "30200,87500,36000,88500"
st "sa_bias_ch3_o"
ju 2
blo "36000,88300"
)
)
)
*469 (CptPort
uid 3878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,88625,37750,89375"
)
n "offset_dat_ch3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 10
r 10
tg (CPTG
uid 3880,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3881,0
va (VaSet
)
xt "29600,88500,36000,89500"
st "offset_dat_ch3_o"
ju 2
blo "36000,89300"
)
)
)
*470 (CptPort
uid 3882,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3883,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,89625,37750,90375"
)
n "sa_bias_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 11
r 11
tg (CPTG
uid 3884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3885,0
va (VaSet
)
xt "30200,89500,36000,90500"
st "sa_bias_ch4_o"
ju 2
blo "36000,90300"
)
)
)
*471 (CptPort
uid 3886,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3887,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,90625,37750,91375"
)
n "offset_dat_ch4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 12
r 12
tg (CPTG
uid 3888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3889,0
va (VaSet
)
xt "29600,90500,36000,91500"
st "offset_dat_ch4_o"
ju 2
blo "36000,91300"
)
)
)
*472 (CptPort
uid 3890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3891,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,91625,37750,92375"
)
n "sa_bias_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 13
r 13
tg (CPTG
uid 3892,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3893,0
va (VaSet
)
xt "30200,91500,36000,92500"
st "sa_bias_ch5_o"
ju 2
blo "36000,92300"
)
)
)
*473 (CptPort
uid 3894,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3895,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,92625,37750,93375"
)
n "offset_dat_ch5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 14
r 14
tg (CPTG
uid 3896,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3897,0
va (VaSet
)
xt "29600,92500,36000,93500"
st "offset_dat_ch5_o"
ju 2
blo "36000,93300"
)
)
)
*474 (CptPort
uid 3898,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3899,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,93625,37750,94375"
)
n "sa_bias_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 15
r 15
tg (CPTG
uid 3900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3901,0
va (VaSet
)
xt "30200,93500,36000,94500"
st "sa_bias_ch6_o"
ju 2
blo "36000,94300"
)
)
)
*475 (CptPort
uid 3902,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3903,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,94625,37750,95375"
)
n "offset_dat_ch6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 16
r 16
tg (CPTG
uid 3904,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3905,0
va (VaSet
)
xt "29600,94500,36000,95500"
st "offset_dat_ch6_o"
ju 2
blo "36000,95300"
)
)
)
*476 (CptPort
uid 3906,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3907,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,95625,37750,96375"
)
n "sa_bias_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 17
r 17
tg (CPTG
uid 3908,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3909,0
va (VaSet
)
xt "30200,95500,36000,96500"
st "sa_bias_ch7_o"
ju 2
blo "36000,96300"
)
)
)
*477 (CptPort
uid 3910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3911,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,96625,37750,97375"
)
n "offset_dat_ch7_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 18
r 18
tg (CPTG
uid 3912,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3913,0
va (VaSet
)
xt "29600,96500,36000,97500"
st "offset_dat_ch7_o"
ju 2
blo "36000,97300"
)
)
)
*478 (CptPort
uid 3914,0
optionalChildren [
*479 (Property
uid 3918,0
pclass "comment"
pname "1,0"
pvalue "-- All Flux_Loop_Ctrl Channels"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3915,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,97625,37750,98375"
)
n "filter_coeff0_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 19
r 19
tg (CPTG
uid 3916,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3917,0
va (VaSet
)
xt "30500,97500,36000,98500"
st "filter_coeff0_o"
ju 2
blo "36000,98300"
)
)
)
*480 (CptPort
uid 3919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,98625,37750,99375"
)
n "filter_coeff1_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 20
r 20
tg (CPTG
uid 3921,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3922,0
va (VaSet
)
xt "30500,98500,36000,99500"
st "filter_coeff1_o"
ju 2
blo "36000,99300"
)
)
)
*481 (CptPort
uid 3923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,99625,37750,100375"
)
n "filter_coeff2_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 21
r 21
tg (CPTG
uid 3925,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3926,0
va (VaSet
)
xt "30500,99500,36000,100500"
st "filter_coeff2_o"
ju 2
blo "36000,100300"
)
)
)
*482 (CptPort
uid 3927,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3928,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,100625,37750,101375"
)
n "filter_coeff3_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 22
r 22
tg (CPTG
uid 3929,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3930,0
va (VaSet
)
xt "30500,100500,36000,101500"
st "filter_coeff3_o"
ju 2
blo "36000,101300"
)
)
)
*483 (CptPort
uid 3931,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,101625,37750,102375"
)
n "filter_coeff4_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 23
r 23
tg (CPTG
uid 3933,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3934,0
va (VaSet
)
xt "30500,101500,36000,102500"
st "filter_coeff4_o"
ju 2
blo "36000,102300"
)
)
)
*484 (CptPort
uid 3935,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3936,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,102625,37750,103375"
)
n "filter_coeff5_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 24
r 24
tg (CPTG
uid 3937,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3938,0
va (VaSet
)
xt "30500,102500,36000,103500"
st "filter_coeff5_o"
ju 2
blo "36000,103300"
)
)
)
*485 (CptPort
uid 3939,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3940,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,103625,37750,104375"
)
n "filter_coeff6_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 25
r 25
tg (CPTG
uid 3941,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3942,0
va (VaSet
)
xt "30500,103500,36000,104500"
st "filter_coeff6_o"
ju 2
blo "36000,104300"
)
)
)
*486 (CptPort
uid 3943,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,104625,37750,105375"
)
n "servo_mode_o"
t "std_logic_vector"
b "(SERVO_MODE_SEL_WIDTH-1 downto 0)"
m 1
o 26
r 26
tg (CPTG
uid 3945,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3946,0
va (VaSet
)
xt "30400,104500,36000,105500"
st "servo_mode_o"
ju 2
blo "36000,105300"
)
)
)
*487 (CptPort
uid 3947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,105625,37750,106375"
)
n "ramp_step_size_o"
t "std_logic_vector"
b "(RAMP_STEP_WIDTH-1 downto 0)"
m 1
o 27
r 27
tg (CPTG
uid 3949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3950,0
va (VaSet
)
xt "29100,105500,36000,106500"
st "ramp_step_size_o"
ju 2
blo "36000,106300"
)
)
)
*488 (CptPort
uid 3951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,106625,37750,107375"
)
n "ramp_amp_o"
t "std_logic_vector"
b "(RAMP_AMP_WIDTH-1 downto 0)"
m 1
o 28
r 28
tg (CPTG
uid 3953,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3954,0
va (VaSet
)
xt "30900,106500,36000,107500"
st "ramp_amp_o"
ju 2
blo "36000,107300"
)
)
)
*489 (CptPort
uid 3955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,107625,37750,108375"
)
n "const_val_o"
t "std_logic_vector"
b "(CONST_VAL_WIDTH-1 downto 0)"
m 1
o 29
r 29
tg (CPTG
uid 3957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3958,0
va (VaSet
)
xt "31300,107500,36000,108500"
st "const_val_o"
ju 2
blo "36000,108300"
)
)
)
*490 (CptPort
uid 3959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3960,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,108625,37750,109375"
)
n "num_ramp_frame_cycles_o"
t "std_logic_vector"
b "(RAMP_CYC_WIDTH-1 downto 0)"
m 1
o 30
r 30
tg (CPTG
uid 3961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3962,0
va (VaSet
)
xt "25700,108500,36000,109500"
st "num_ramp_frame_cycles_o"
ju 2
blo "36000,109300"
)
)
)
*491 (CptPort
uid 3963,0
optionalChildren [
*492 (Property
uid 3967,0
pclass "comment"
pname "1,0"
pvalue "-- signals to/from dispatch  (wishbone interface)"
ptn "String"
)
*493 (Property
uid 3968,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone data in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,108625,22000,109375"
)
n "dat_i"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
o 31
r 31
tg (CPTG
uid 3965,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3966,0
va (VaSet
)
xt "23000,108500,24600,109500"
st "dat_i"
blo "23000,109300"
)
)
)
*494 (CptPort
uid 3969,0
optionalChildren [
*495 (Property
uid 3973,0
pclass "comment"
pname "5,0"
pvalue "-- wishbone address in"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,107625,22000,108375"
)
n "addr_i"
t "std_logic_vector"
b "(WB_ADDR_WIDTH-1 downto 0)"
o 32
r 32
tg (CPTG
uid 3971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3972,0
va (VaSet
)
xt "23000,107500,25100,108500"
st "addr_i"
blo "23000,108300"
)
)
)
*496 (CptPort
uid 3974,0
optionalChildren [
*497 (Property
uid 3978,0
pclass "comment"
pname "5,0"
pvalue "-- Address Tag"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,106625,22000,107375"
)
n "tga_i"
t "std_logic_vector"
b "(WB_TAG_ADDR_WIDTH-1 downto 0)"
o 33
r 33
tg (CPTG
uid 3976,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3977,0
va (VaSet
)
xt "23000,106500,24700,107500"
st "tga_i"
blo "23000,107300"
)
)
)
*498 (CptPort
uid 3979,0
optionalChildren [
*499 (Property
uid 3983,0
pclass "comment"
pname "5,0"
pvalue "-- write//read enable"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,104625,22000,105375"
)
n "we_i"
t "std_logic"
o 34
r 34
tg (CPTG
uid 3981,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3982,0
va (VaSet
)
xt "23000,104500,24500,105500"
st "we_i"
blo "23000,105300"
)
)
)
*500 (CptPort
uid 3984,0
optionalChildren [
*501 (Property
uid 3988,0
pclass "comment"
pname "5,0"
pvalue "-- strobe"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3985,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,105625,22000,106375"
)
n "stb_i"
t "std_logic"
o 35
r 35
tg (CPTG
uid 3986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3987,0
va (VaSet
)
xt "23000,105500,24600,106500"
st "stb_i"
blo "23000,106300"
)
)
)
*502 (CptPort
uid 3989,0
optionalChildren [
*503 (Property
uid 3993,0
pclass "comment"
pname "5,0"
pvalue "-- cycle"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3990,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21250,103625,22000,104375"
)
n "cyc_i"
t "std_logic"
o 36
r 36
tg (CPTG
uid 3991,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3992,0
va (VaSet
)
xt "23000,103500,24700,104500"
st "cyc_i"
blo "23000,104300"
)
)
)
*504 (CptPort
uid 3994,0
optionalChildren [
*505 (Property
uid 3998,0
pclass "comment"
pname "1,0"
pvalue "--dat_o                   : out std_logic_vector(WB_DATA_WIDTH-1 downto 0);       -- data out
    --ack_o                   : out std_logic;                                        -- acknowledge out
    
    
    -- Interface intended for dispatch"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3995,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,110625,37750,111375"
)
n "qa_misc_bank_o"
t "std_logic_vector"
b "(WB_DATA_WIDTH-1 downto 0)"
m 1
o 37
r 37
tg (CPTG
uid 3996,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3997,0
va (VaSet
)
xt "29600,110500,36000,111500"
st "qa_misc_bank_o"
ju 2
blo "36000,111300"
)
)
)
*506 (CptPort
uid 3999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,109625,37750,110375"
)
n "ack_misc_bank_o"
t "std_logic"
m 1
o 38
r 38
tg (CPTG
uid 4001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4002,0
va (VaSet
)
xt "29400,109500,36000,110500"
st "ack_misc_bank_o"
ju 2
blo "36000,110300"
)
)
)
*507 (CommentText
uid 4231,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 4232,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "22000,81000,37000,85000"
)
text (MLText
uid 4233,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "22200,81200,37000,85200"
st "
---------------------------------------------------------------------------
   Instantiation of Miscellanous Bank Admin
  ---------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 3832,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,81000,37000,112000"
)
ttg (MlTextGroup
uid 3833,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*508 (Text
uid 3834,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "25300,111000,31000,112000"
st "readout_card"
blo "25300,111800"
)
*509 (Text
uid 3835,0
va (VaSet
font "Arial,8,1"
)
xt "25300,112000,33100,113000"
st "misc_banks_admin"
blo "25300,112800"
)
*510 (Text
uid 3836,0
va (VaSet
font "Arial,8,1"
)
xt "25300,113000,33700,114000"
st "i_misc_banks_admin"
blo "25300,113800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3837,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3838,0
text (MLText
uid 3839,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "24400,91000,24400,91000"
)
header ""
)
elements [
]
includeGenericsInHDL 0
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*511 (HdlText
uid 4234,0
optionalChildren [
*512 (EmbeddedText
uid 4239,0
commentText (CommentText
uid 4240,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4241,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "69000,25000,87000,30000"
)
text (MLText
uid 4242,0
va (VaSet
isHidden 1
)
xt "69200,25200,86700,29200"
st "
-----------------------------------------------------------------------------
  -- Output MUX to Dispatch:
  -- 
  -- 1. addr_i selects which Admin is sending its output to the dispatch.  The
  -- defulat connection is to p_banks_admin.
  --
  -- 2. Acknowlege is ORing of the acknowledge signals from all Admins.
  -----------------------------------------------------------------------------

  ack_o <= ack_p_bank or ack_d_bank or ack_i_bank or ack_z_bank or
           ack_adc_offset_bank or ack_misc_bank;
with addr_i select
    dat_o <=
    qa_p_bank          when GAINP0_ADDR | GAINP1_ADDR | GAINP2_ADDR |
                            GAINP3_ADDR | GAINP4_ADDR | GAINP5_ADDR |
                            GAINP6_ADDR | GAINP7_ADDR,
    qa_i_bank          when GAINI0_ADDR | GAINI1_ADDR | GAINI2_ADDR |
                            GAINI3_ADDR | GAINI4_ADDR | GAINI5_ADDR |
                            GAINI6_ADDR | GAINI7_ADDR,
    qa_d_bank          when GAIND0_ADDR | GAIND1_ADDR | GAIND2_ADDR |
                            GAIND3_ADDR | GAIND4_ADDR | GAIND5_ADDR |
                            GAIND6_ADDR | GAIND7_ADDR,
    qa_z_bank          when ZERO0_ADDR | ZERO1_ADDR | ZERO2_ADDR | ZERO3_ADDR |
                            ZERO4_ADDR | ZERO5_ADDR | ZERO6_ADDR | ZERO7_ADDR,
    qa_adc_offset_bank when ADC_OFFSET0_ADDR | ADC_OFFSET1_ADDR |
                            ADC_OFFSET2_ADDR | ADC_OFFSET3_ADDR |
                            ADC_OFFSET4_ADDR | ADC_OFFSET5_ADDR |
                            ADC_OFFSET6_ADDR | ADC_OFFSET7_ADDR,
    qa_misc_bank       when FILT_COEF_ADDR | SERVO_MODE_ADDR | RAMP_STEP_ADDR |
                            RAMP_AMP_ADDR  | FB_CONST_ADDR   | RAMP_DLY_ADDR  |
                            SA_BIAS_ADDR   | OFFSET_ADDR,
    
    qa_p_bank          when others;        -- default to ch0

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 4235,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "61000,25000,64000,39000"
)
textGroup (MlTextGroup
uid 4236,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*513 (Text
uid 4237,0
va (VaSet
font "Arial,8,1"
)
xt "61850,31000,63150,32000"
st "eb1"
blo "61850,31800"
tm "HdlTextNameMgr"
)
*514 (Text
uid 4238,0
va (VaSet
font "Arial,8,1"
)
xt "61850,32000,62250,33000"
st "1"
blo "61850,32800"
tm "HdlTextNumberMgr"
)
]
)
)
*515 (CommentText
uid 4355,0
shape (Rectangle
uid 4356,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-9000,29000,-3000"
)
text (MLText
uid 4357,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "Arial,10,0"
)
xt "-3800,-8800,28200,-3600"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 10:21:27 11/22/2004
from - C:\\scuba2_repository\\cards\\readout_card\\wbs_fb_data\\source\\rtl\\wbs_fb_data.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*516 (Grouping
uid 4358,0
optionalChildren [
*517 (CommentGraphic
uid 4360,0
shape (ZoomableIcon
uid 4361,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "97480,117900,101000,123000"
iconName "C:\\scuba2_repository\\architecture\\logos\\ubc.jpg"
)
oxt "269480,230900,273000,236000"
)
*518 (CommentGraphic
uid 4362,0
shape (PolyLine2D
pts [
"83000,117000"
"83000,124000"
]
uid 4363,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "83000,117000,83000,124000"
)
oxt "255000,230000,255000,237000"
)
*519 (CommentGraphic
uid 4364,0
shape (PolyLine2D
pts [
"123000,117000"
"123000,124000"
]
uid 4365,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "123000,117000,123000,124000"
)
oxt "295000,230000,295000,237000"
)
*520 (CommentGraphic
uid 4366,0
shape (PolyLine2D
pts [
"83000,117000"
"123000,117000"
]
uid 4367,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "83000,117000,123000,117000"
)
oxt "255000,230000,295000,230000"
)
*521 (CommentText
uid 4368,0
shape (Rectangle
uid 4369,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "103000,117000,123000,119000"
)
oxt "275000,230000,295000,232000"
text (MLText
uid 4370,0
va (VaSet
fg "32768,0,0"
)
xt "103800,117500,122200,118500"
st "
Particle Physics and Astronomy Research Council
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 20000
)
position 4
)
*522 (CommentText
uid 4371,0
shape (Rectangle
uid 4372,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "88000,128000,103000,130000"
)
oxt "260000,241000,275000,243000"
text (MLText
uid 4373,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "88200,128500,98600,129500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*523 (CommentText
uid 4374,0
shape (Rectangle
uid 4375,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "103000,119000,123000,124000"
)
oxt "275000,232000,295000,237000"
text (MLText
uid 4376,0
va (VaSet
fg "32768,0,0"
bg "32768,0,0"
font "Arial,11,1"
)
xt "103950,119400,122050,123600"
st "
Royal Observatory Edinburgh

University of British Columbia
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 5000
visibleWidth 20000
)
position 1
)
*524 (CommentText
uid 4377,0
shape (Rectangle
uid 4378,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "83000,126000,88000,128000"
)
oxt "255000,239000,260000,241000"
text (MLText
uid 4379,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,126500,84900,127500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*525 (CommentText
uid 4380,0
shape (Rectangle
uid 4381,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "103000,128000,111000,130000"
)
oxt "275000,241000,283000,243000"
text (MLText
uid 4382,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "103200,128500,105300,129500"
st "
Sheet:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*526 (CommentText
uid 4383,0
shape (Rectangle
uid 4384,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "103000,126000,111000,128000"
)
oxt "275000,239000,283000,241000"
text (MLText
uid 4385,0
va (VaSet
fg "0,0,32768"
)
xt "103200,126500,106300,127500"
st "
Revision:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*527 (CommentText
uid 4386,0
shape (Rectangle
uid 4387,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "83000,124000,88000,126000"
)
oxt "255000,237000,260000,239000"
text (MLText
uid 4388,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,124500,84900,125500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*528 (CommentText
uid 4389,0
shape (Rectangle
uid 4390,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "88000,124000,103000,126000"
)
oxt "260000,237000,275000,239000"
text (MLText
uid 4391,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "88200,124500,90400,125500"
st "
<title>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*529 (CommentText
uid 4392,0
shape (Rectangle
uid 4393,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "103000,124000,111000,126000"
)
oxt "275000,237000,283000,239000"
text (MLText
uid 4394,0
va (VaSet
fg "0,0,32768"
)
xt "103200,124500,108100,125500"
st "
Drawing no:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*530 (CommentGraphic
uid 4395,0
shape (ZoomableIcon
uid 4396,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85000,118112,95000,123000"
iconName "C:\\scuba2_repository\\architecture\\logos\\ATC.jpg"
)
oxt "257000,231112,267000,236000"
)
*531 (CommentText
uid 4397,0
shape (Rectangle
uid 4398,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "83000,128000,88000,130000"
)
oxt "255000,241000,260000,243000"
text (MLText
uid 4399,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,128500,85500,129500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*532 (CommentText
uid 4400,0
shape (Rectangle
uid 4401,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "88000,126000,103000,128000"
)
oxt "260000,239000,275000,241000"
text (MLText
uid 4402,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "88200,126500,97200,127500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*533 (CommentText
uid 4403,0
shape (Rectangle
uid 4404,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "111000,128000,123000,130000"
)
oxt "283000,241000,295000,243000"
text (MLText
uid 4405,0
va (VaSet
fg "0,0,32768"
)
xt "111200,128500,113200,129500"
st "
n of m
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*534 (CommentText
uid 4406,0
shape (Rectangle
uid 4407,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "111000,124000,123000,126000"
)
oxt "283000,237000,295000,239000"
text (MLText
uid 4408,0
va (VaSet
fg "0,0,32768"
)
xt "111200,124500,116700,125500"
st "
<drawing no>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*535 (CommentText
uid 4409,0
shape (Rectangle
uid 4410,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "111000,126000,123000,128000"
)
oxt "283000,239000,295000,241000"
text (MLText
uid 4411,0
va (VaSet
fg "0,0,32768"
)
xt "111200,126500,113200,127500"
st "
<rev>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
]
shape (GroupingShape
uid 4359,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "83000,117000,123000,130000"
)
oxt "255000,230000,295000,243000"
)
*536 (Wire
uid 44,0
optionalChildren [
*537 (BdJunction
uid 4412,0
ps "OnConnectorStrategy"
shape (Circle
uid 4413,0
va (VaSet
vasetType 1
)
xt "14600,47600,15400,48400"
radius 400
)
)
*538 (BdJunction
uid 4414,0
ps "OnConnectorStrategy"
shape (Circle
uid 4415,0
va (VaSet
vasetType 1
)
xt "15600,47600,16400,48400"
radius 400
)
)
*539 (BdJunction
uid 4416,0
ps "OnConnectorStrategy"
shape (Circle
uid 4417,0
va (VaSet
vasetType 1
)
xt "13600,47600,14400,48400"
radius 400
)
)
*540 (BdJunction
uid 4418,0
ps "OnConnectorStrategy"
shape (Circle
uid 4419,0
va (VaSet
vasetType 1
)
xt "80600,47600,81400,48400"
radius 400
)
)
*541 (BdJunction
uid 4420,0
ps "OnConnectorStrategy"
shape (Circle
uid 4421,0
va (VaSet
vasetType 1
)
xt "84600,47600,85400,48400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 45,0
va (VaSet
vasetType 3
)
xt "-2000,9000,129250,48000"
pts [
"-2000,48000"
"118000,48000"
"118000,9000"
"129250,9000"
]
)
start &16
end &294
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 48,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49,0
va (VaSet
isHidden 1
)
xt "126000,8000,128700,9000"
st "clk_50_i"
blo "126000,8800"
tm "WireNameMgr"
)
)
on &17
)
*542 (Wire
uid 58,0
optionalChildren [
*543 (BdJunction
uid 4422,0
ps "OnConnectorStrategy"
shape (Circle
uid 4423,0
va (VaSet
vasetType 1
)
xt "12600,46600,13400,47400"
radius 400
)
)
*544 (BdJunction
uid 4424,0
ps "OnConnectorStrategy"
shape (Circle
uid 4425,0
va (VaSet
vasetType 1
)
xt "14600,46600,15400,47400"
radius 400
)
)
*545 (BdJunction
uid 4426,0
ps "OnConnectorStrategy"
shape (Circle
uid 4427,0
va (VaSet
vasetType 1
)
xt "11600,46600,12400,47400"
radius 400
)
)
*546 (BdJunction
uid 4428,0
ps "OnConnectorStrategy"
shape (Circle
uid 4429,0
va (VaSet
vasetType 1
)
xt "79600,46600,80400,47400"
radius 400
)
)
*547 (BdJunction
uid 4430,0
ps "OnConnectorStrategy"
shape (Circle
uid 4431,0
va (VaSet
vasetType 1
)
xt "83600,46600,84400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 59,0
va (VaSet
vasetType 3
)
xt "-2000,8000,129250,47000"
pts [
"-2000,47000"
"117000,47000"
"117000,8000"
"129250,8000"
]
)
start &18
end &296
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 62,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 63,0
va (VaSet
isHidden 1
)
xt "127000,7000,128500,8000"
st "rst_i"
blo "127000,7800"
tm "WireNameMgr"
)
)
on &19
)
*548 (Wire
uid 86,0
shape (OrthoPolyLine
uid 87,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,0,87250,0"
pts [
"86000,0"
"87250,0"
]
)
start &22
end &422
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 90,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91,0
va (VaSet
isHidden 1
)
xt "75000,-1000,83700,0"
st "adc_offset_addr_ch0_i"
blo "75000,-200"
tm "WireNameMgr"
)
)
on &23
)
*549 (Wire
uid 114,0
shape (OrthoPolyLine
uid 115,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,23000,22250,23000"
pts [
"21000,23000"
"22250,23000"
]
)
start &26
end &258
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 119,0
va (VaSet
isHidden 1
)
xt "14000,22000,19300,23000"
st "p_addr_ch0_i"
blo "14000,22800"
tm "WireNameMgr"
)
)
on &27
)
*550 (Wire
uid 142,0
shape (OrthoPolyLine
uid 143,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,0,129250,0"
pts [
"128000,0"
"129250,0"
]
)
start &30
end &299
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 146,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 147,0
va (VaSet
isHidden 1
)
xt "121000,-1000,126100,0"
st "i_addr_ch0_i"
blo "121000,-200"
tm "WireNameMgr"
)
)
on &31
)
*551 (Wire
uid 170,0
shape (OrthoPolyLine
uid 171,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,59000,22250,59000"
pts [
"21000,59000"
"22250,59000"
]
)
start &34
end &340
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 175,0
va (VaSet
isHidden 1
)
xt "14000,58000,19300,59000"
st "d_addr_ch0_i"
blo "14000,58800"
tm "WireNameMgr"
)
)
on &35
)
*552 (Wire
uid 198,0
shape (OrthoPolyLine
uid 199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,23000,91250,23000"
pts [
"90000,23000"
"91250,23000"
]
)
start &38
end &381
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 203,0
va (VaSet
isHidden 1
)
xt "83000,22000,88300,23000"
st "z_addr_ch0_i"
blo "83000,22800"
tm "WireNameMgr"
)
)
on &39
)
*553 (Wire
uid 254,0
shape (OrthoPolyLine
uid 255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,1000,87250,1000"
pts [
"86000,1000"
"87250,1000"
]
)
start &46
end &424
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 259,0
va (VaSet
isHidden 1
)
xt "75000,0,83700,1000"
st "adc_offset_addr_ch1_i"
blo "75000,800"
tm "WireNameMgr"
)
)
on &47
)
*554 (Wire
uid 282,0
shape (OrthoPolyLine
uid 283,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,24000,22250,24000"
pts [
"21000,24000"
"22250,24000"
]
)
start &50
end &260
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 287,0
va (VaSet
isHidden 1
)
xt "14000,23000,19300,24000"
st "p_addr_ch1_i"
blo "14000,23800"
tm "WireNameMgr"
)
)
on &51
)
*555 (Wire
uid 310,0
shape (OrthoPolyLine
uid 311,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,1000,129250,1000"
pts [
"128000,1000"
"129250,1000"
]
)
start &54
end &301
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 315,0
va (VaSet
isHidden 1
)
xt "121000,0,126100,1000"
st "i_addr_ch1_i"
blo "121000,800"
tm "WireNameMgr"
)
)
on &55
)
*556 (Wire
uid 338,0
shape (OrthoPolyLine
uid 339,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,60000,22250,60000"
pts [
"21000,60000"
"22250,60000"
]
)
start &58
end &342
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 343,0
va (VaSet
isHidden 1
)
xt "14000,59000,19300,60000"
st "d_addr_ch1_i"
blo "14000,59800"
tm "WireNameMgr"
)
)
on &59
)
*557 (Wire
uid 366,0
shape (OrthoPolyLine
uid 367,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,24000,91250,24000"
pts [
"90000,24000"
"91250,24000"
]
)
start &62
end &383
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 371,0
va (VaSet
isHidden 1
)
xt "83000,23000,88300,24000"
st "z_addr_ch1_i"
blo "83000,23800"
tm "WireNameMgr"
)
)
on &63
)
*558 (Wire
uid 422,0
shape (OrthoPolyLine
uid 423,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,2000,87250,2000"
pts [
"86000,2000"
"87250,2000"
]
)
start &70
end &426
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 426,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 427,0
va (VaSet
isHidden 1
)
xt "75000,1000,83700,2000"
st "adc_offset_addr_ch2_i"
blo "75000,1800"
tm "WireNameMgr"
)
)
on &71
)
*559 (Wire
uid 450,0
shape (OrthoPolyLine
uid 451,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,25000,22250,25000"
pts [
"21000,25000"
"22250,25000"
]
)
start &74
end &262
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 455,0
va (VaSet
isHidden 1
)
xt "14000,24000,19300,25000"
st "p_addr_ch2_i"
blo "14000,24800"
tm "WireNameMgr"
)
)
on &75
)
*560 (Wire
uid 478,0
shape (OrthoPolyLine
uid 479,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,2000,129250,2000"
pts [
"128000,2000"
"129250,2000"
]
)
start &78
end &303
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 483,0
va (VaSet
isHidden 1
)
xt "121000,1000,126100,2000"
st "i_addr_ch2_i"
blo "121000,1800"
tm "WireNameMgr"
)
)
on &79
)
*561 (Wire
uid 506,0
shape (OrthoPolyLine
uid 507,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,61000,22250,61000"
pts [
"21000,61000"
"22250,61000"
]
)
start &82
end &344
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 511,0
va (VaSet
isHidden 1
)
xt "14000,60000,19300,61000"
st "d_addr_ch2_i"
blo "14000,60800"
tm "WireNameMgr"
)
)
on &83
)
*562 (Wire
uid 534,0
shape (OrthoPolyLine
uid 535,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,25000,91250,25000"
pts [
"90000,25000"
"91250,25000"
]
)
start &86
end &385
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 538,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 539,0
va (VaSet
isHidden 1
)
xt "83000,24000,88300,25000"
st "z_addr_ch2_i"
blo "83000,24800"
tm "WireNameMgr"
)
)
on &87
)
*563 (Wire
uid 590,0
shape (OrthoPolyLine
uid 591,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,3000,87250,3000"
pts [
"86000,3000"
"87250,3000"
]
)
start &94
end &428
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 594,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 595,0
va (VaSet
isHidden 1
)
xt "75000,2000,83700,3000"
st "adc_offset_addr_ch3_i"
blo "75000,2800"
tm "WireNameMgr"
)
)
on &95
)
*564 (Wire
uid 618,0
shape (OrthoPolyLine
uid 619,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,26000,22250,26000"
pts [
"21000,26000"
"22250,26000"
]
)
start &98
end &264
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 623,0
va (VaSet
isHidden 1
)
xt "14000,25000,19300,26000"
st "p_addr_ch3_i"
blo "14000,25800"
tm "WireNameMgr"
)
)
on &99
)
*565 (Wire
uid 646,0
shape (OrthoPolyLine
uid 647,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,3000,129250,3000"
pts [
"128000,3000"
"129250,3000"
]
)
start &102
end &305
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 650,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 651,0
va (VaSet
isHidden 1
)
xt "121000,2000,126100,3000"
st "i_addr_ch3_i"
blo "121000,2800"
tm "WireNameMgr"
)
)
on &103
)
*566 (Wire
uid 674,0
shape (OrthoPolyLine
uid 675,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,62000,22250,62000"
pts [
"21000,62000"
"22250,62000"
]
)
start &106
end &346
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 679,0
va (VaSet
isHidden 1
)
xt "14000,61000,19300,62000"
st "d_addr_ch3_i"
blo "14000,61800"
tm "WireNameMgr"
)
)
on &107
)
*567 (Wire
uid 702,0
shape (OrthoPolyLine
uid 703,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,26000,91250,26000"
pts [
"90000,26000"
"91250,26000"
]
)
start &110
end &387
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 706,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 707,0
va (VaSet
isHidden 1
)
xt "83000,25000,88300,26000"
st "z_addr_ch3_i"
blo "83000,25800"
tm "WireNameMgr"
)
)
on &111
)
*568 (Wire
uid 758,0
shape (OrthoPolyLine
uid 759,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,4000,87250,4000"
pts [
"86000,4000"
"87250,4000"
]
)
start &118
end &430
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 763,0
va (VaSet
isHidden 1
)
xt "75000,3000,83700,4000"
st "adc_offset_addr_ch4_i"
blo "75000,3800"
tm "WireNameMgr"
)
)
on &119
)
*569 (Wire
uid 786,0
shape (OrthoPolyLine
uid 787,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,27000,22250,27000"
pts [
"21000,27000"
"22250,27000"
]
)
start &122
end &266
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 791,0
va (VaSet
isHidden 1
)
xt "14000,26000,19300,27000"
st "p_addr_ch4_i"
blo "14000,26800"
tm "WireNameMgr"
)
)
on &123
)
*570 (Wire
uid 814,0
shape (OrthoPolyLine
uid 815,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,4000,129250,4000"
pts [
"128000,4000"
"129250,4000"
]
)
start &126
end &307
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 819,0
va (VaSet
isHidden 1
)
xt "121000,3000,126100,4000"
st "i_addr_ch4_i"
blo "121000,3800"
tm "WireNameMgr"
)
)
on &127
)
*571 (Wire
uid 842,0
shape (OrthoPolyLine
uid 843,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,63000,22250,63000"
pts [
"21000,63000"
"22250,63000"
]
)
start &130
end &348
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 847,0
va (VaSet
isHidden 1
)
xt "14000,62000,19300,63000"
st "d_addr_ch4_i"
blo "14000,62800"
tm "WireNameMgr"
)
)
on &131
)
*572 (Wire
uid 870,0
shape (OrthoPolyLine
uid 871,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,27000,91250,27000"
pts [
"90000,27000"
"91250,27000"
]
)
start &134
end &389
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 875,0
va (VaSet
isHidden 1
)
xt "83000,26000,88300,27000"
st "z_addr_ch4_i"
blo "83000,26800"
tm "WireNameMgr"
)
)
on &135
)
*573 (Wire
uid 926,0
shape (OrthoPolyLine
uid 927,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,5000,87250,5000"
pts [
"86000,5000"
"87250,5000"
]
)
start &142
end &432
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 931,0
va (VaSet
isHidden 1
)
xt "75000,4000,83700,5000"
st "adc_offset_addr_ch5_i"
blo "75000,4800"
tm "WireNameMgr"
)
)
on &143
)
*574 (Wire
uid 954,0
shape (OrthoPolyLine
uid 955,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,28000,22250,28000"
pts [
"21000,28000"
"22250,28000"
]
)
start &146
end &268
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 959,0
va (VaSet
isHidden 1
)
xt "14000,27000,19300,28000"
st "p_addr_ch5_i"
blo "14000,27800"
tm "WireNameMgr"
)
)
on &147
)
*575 (Wire
uid 982,0
shape (OrthoPolyLine
uid 983,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,5000,129250,5000"
pts [
"128000,5000"
"129250,5000"
]
)
start &150
end &309
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 987,0
va (VaSet
isHidden 1
)
xt "121000,4000,126100,5000"
st "i_addr_ch5_i"
blo "121000,4800"
tm "WireNameMgr"
)
)
on &151
)
*576 (Wire
uid 1010,0
shape (OrthoPolyLine
uid 1011,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,64000,22250,64000"
pts [
"21000,64000"
"22250,64000"
]
)
start &154
end &350
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1015,0
va (VaSet
isHidden 1
)
xt "14000,63000,19300,64000"
st "d_addr_ch5_i"
blo "14000,63800"
tm "WireNameMgr"
)
)
on &155
)
*577 (Wire
uid 1038,0
shape (OrthoPolyLine
uid 1039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,28000,91250,28000"
pts [
"90000,28000"
"91250,28000"
]
)
start &158
end &391
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1043,0
va (VaSet
isHidden 1
)
xt "83000,27000,88300,28000"
st "z_addr_ch5_i"
blo "83000,27800"
tm "WireNameMgr"
)
)
on &159
)
*578 (Wire
uid 1094,0
shape (OrthoPolyLine
uid 1095,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,6000,87250,6000"
pts [
"86000,6000"
"87250,6000"
]
)
start &166
end &434
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1099,0
va (VaSet
isHidden 1
)
xt "75000,5000,83700,6000"
st "adc_offset_addr_ch6_i"
blo "75000,5800"
tm "WireNameMgr"
)
)
on &167
)
*579 (Wire
uid 1122,0
shape (OrthoPolyLine
uid 1123,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,29000,22250,29000"
pts [
"21000,29000"
"22250,29000"
]
)
start &170
end &270
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1127,0
va (VaSet
isHidden 1
)
xt "14000,28000,19300,29000"
st "p_addr_ch6_i"
blo "14000,28800"
tm "WireNameMgr"
)
)
on &171
)
*580 (Wire
uid 1150,0
shape (OrthoPolyLine
uid 1151,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,6000,129250,6000"
pts [
"128000,6000"
"129250,6000"
]
)
start &174
end &311
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1155,0
va (VaSet
isHidden 1
)
xt "121000,5000,126100,6000"
st "i_addr_ch6_i"
blo "121000,5800"
tm "WireNameMgr"
)
)
on &175
)
*581 (Wire
uid 1178,0
shape (OrthoPolyLine
uid 1179,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,65000,22250,65000"
pts [
"21000,65000"
"22250,65000"
]
)
start &178
end &352
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1183,0
va (VaSet
isHidden 1
)
xt "14000,64000,19300,65000"
st "d_addr_ch6_i"
blo "14000,64800"
tm "WireNameMgr"
)
)
on &179
)
*582 (Wire
uid 1206,0
shape (OrthoPolyLine
uid 1207,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,29000,91250,29000"
pts [
"90000,29000"
"91250,29000"
]
)
start &182
end &393
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1211,0
va (VaSet
isHidden 1
)
xt "83000,28000,88300,29000"
st "z_addr_ch6_i"
blo "83000,28800"
tm "WireNameMgr"
)
)
on &183
)
*583 (Wire
uid 1262,0
shape (OrthoPolyLine
uid 1263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,7000,87250,7000"
pts [
"86000,7000"
"87250,7000"
]
)
start &190
end &436
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1266,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1267,0
va (VaSet
isHidden 1
)
xt "75000,6000,83700,7000"
st "adc_offset_addr_ch7_i"
blo "75000,6800"
tm "WireNameMgr"
)
)
on &191
)
*584 (Wire
uid 1290,0
shape (OrthoPolyLine
uid 1291,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,30000,22250,30000"
pts [
"21000,30000"
"22250,30000"
]
)
start &194
end &272
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1294,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1295,0
va (VaSet
isHidden 1
)
xt "14000,29000,19300,30000"
st "p_addr_ch7_i"
blo "14000,29800"
tm "WireNameMgr"
)
)
on &195
)
*585 (Wire
uid 1318,0
shape (OrthoPolyLine
uid 1319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128000,7000,129250,7000"
pts [
"128000,7000"
"129250,7000"
]
)
start &198
end &313
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1323,0
va (VaSet
isHidden 1
)
xt "121000,6000,126100,7000"
st "i_addr_ch7_i"
blo "121000,6800"
tm "WireNameMgr"
)
)
on &199
)
*586 (Wire
uid 1346,0
shape (OrthoPolyLine
uid 1347,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,66000,22250,66000"
pts [
"21000,66000"
"22250,66000"
]
)
start &202
end &354
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1351,0
va (VaSet
isHidden 1
)
xt "14000,65000,19300,66000"
st "d_addr_ch7_i"
blo "14000,65800"
tm "WireNameMgr"
)
)
on &203
)
*587 (Wire
uid 1374,0
shape (OrthoPolyLine
uid 1375,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90000,30000,91250,30000"
pts [
"90000,30000"
"91250,30000"
]
)
start &206
end &395
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1378,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1379,0
va (VaSet
isHidden 1
)
xt "83000,29000,88300,30000"
st "z_addr_ch7_i"
blo "83000,29800"
tm "WireNameMgr"
)
)
on &207
)
*588 (Wire
uid 1584,0
optionalChildren [
*589 (BdJunction
uid 4432,0
ps "OnConnectorStrategy"
shape (Circle
uid 4433,0
va (VaSet
vasetType 1
)
xt "10600,48600,11400,49400"
radius 400
)
)
*590 (BdJunction
uid 4434,0
ps "OnConnectorStrategy"
shape (Circle
uid 4435,0
va (VaSet
vasetType 1
)
xt "9600,48600,10400,49400"
radius 400
)
)
*591 (BdJunction
uid 4436,0
ps "OnConnectorStrategy"
shape (Circle
uid 4437,0
va (VaSet
vasetType 1
)
xt "15600,48600,16400,49400"
radius 400
)
)
*592 (BdJunction
uid 4438,0
ps "OnConnectorStrategy"
shape (Circle
uid 4439,0
va (VaSet
vasetType 1
)
xt "78600,48600,79400,49400"
radius 400
)
)
*593 (BdJunction
uid 4440,0
ps "OnConnectorStrategy"
shape (Circle
uid 4441,0
va (VaSet
vasetType 1
)
xt "82600,48600,83400,49400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1585,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,10000,129250,49000"
pts [
"-2000,49000"
"119000,49000"
"119000,10000"
"129250,10000"
]
)
start &236
end &314
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1589,0
va (VaSet
isHidden 1
)
xt "117000,9000,118600,10000"
st "dat_i"
blo "117000,9800"
tm "WireNameMgr"
)
)
on &237
)
*594 (Wire
uid 1598,0
optionalChildren [
*595 (BdJunction
uid 4442,0
ps "OnConnectorStrategy"
shape (Circle
uid 4443,0
va (VaSet
vasetType 1
)
xt "9600,49600,10400,50400"
radius 400
)
)
*596 (BdJunction
uid 4444,0
ps "OnConnectorStrategy"
shape (Circle
uid 4445,0
va (VaSet
vasetType 1
)
xt "8600,49600,9400,50400"
radius 400
)
)
*597 (BdJunction
uid 4446,0
ps "OnConnectorStrategy"
shape (Circle
uid 4447,0
va (VaSet
vasetType 1
)
xt "7600,49600,8400,50400"
radius 400
)
)
*598 (BdJunction
uid 4448,0
ps "OnConnectorStrategy"
shape (Circle
uid 4449,0
va (VaSet
vasetType 1
)
xt "48600,49600,49400,50400"
radius 400
)
)
*599 (BdJunction
uid 4450,0
ps "OnConnectorStrategy"
shape (Circle
uid 4451,0
va (VaSet
vasetType 1
)
xt "77600,49600,78400,50400"
radius 400
)
)
*600 (BdJunction
uid 4452,0
ps "OnConnectorStrategy"
shape (Circle
uid 4453,0
va (VaSet
vasetType 1
)
xt "81600,49600,82400,50400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1599,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,11000,129250,50000"
pts [
"-2000,50000"
"120000,50000"
"120000,11000"
"129250,11000"
]
)
start &238
end &317
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1603,0
va (VaSet
isHidden 1
)
xt "117000,10000,119100,11000"
st "addr_i"
blo "117000,10800"
tm "WireNameMgr"
)
)
on &239
)
*601 (Wire
uid 1612,0
optionalChildren [
*602 (BdJunction
uid 4454,0
ps "OnConnectorStrategy"
shape (Circle
uid 4455,0
va (VaSet
vasetType 1
)
xt "8600,50600,9400,51400"
radius 400
)
)
*603 (BdJunction
uid 4456,0
ps "OnConnectorStrategy"
shape (Circle
uid 4457,0
va (VaSet
vasetType 1
)
xt "6600,50600,7400,51400"
radius 400
)
)
*604 (BdJunction
uid 4458,0
ps "OnConnectorStrategy"
shape (Circle
uid 4459,0
va (VaSet
vasetType 1
)
xt "5600,50600,6400,51400"
radius 400
)
)
*605 (BdJunction
uid 4460,0
ps "OnConnectorStrategy"
shape (Circle
uid 4461,0
va (VaSet
vasetType 1
)
xt "76600,50600,77400,51400"
radius 400
)
)
*606 (BdJunction
uid 4462,0
ps "OnConnectorStrategy"
shape (Circle
uid 4463,0
va (VaSet
vasetType 1
)
xt "75600,50600,76400,51400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,12000,129250,51000"
pts [
"-2000,51000"
"121000,51000"
"121000,12000"
"129250,12000"
]
)
start &240
end &319
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1616,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1617,0
va (VaSet
isHidden 1
)
xt "115000,11000,116700,12000"
st "tga_i"
blo "115000,11800"
tm "WireNameMgr"
)
)
on &241
)
*607 (Wire
uid 1626,0
optionalChildren [
*608 (BdJunction
uid 4474,0
ps "OnConnectorStrategy"
shape (Circle
uid 4475,0
va (VaSet
vasetType 1
)
xt "2600,51600,3400,52400"
radius 400
)
)
*609 (BdJunction
uid 4476,0
ps "OnConnectorStrategy"
shape (Circle
uid 4477,0
va (VaSet
vasetType 1
)
xt "3600,51600,4400,52400"
radius 400
)
)
*610 (BdJunction
uid 4478,0
ps "OnConnectorStrategy"
shape (Circle
uid 4479,0
va (VaSet
vasetType 1
)
xt "1600,51600,2400,52400"
radius 400
)
)
*611 (BdJunction
uid 4480,0
ps "OnConnectorStrategy"
shape (Circle
uid 4481,0
va (VaSet
vasetType 1
)
xt "72600,51600,73400,52400"
radius 400
)
)
*612 (BdJunction
uid 4482,0
ps "OnConnectorStrategy"
shape (Circle
uid 4483,0
va (VaSet
vasetType 1
)
xt "71600,51600,72400,52400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1627,0
va (VaSet
vasetType 3
)
xt "-2000,13000,129250,52000"
pts [
"-2000,52000"
"122000,52000"
"122000,13000"
"129250,13000"
]
)
start &242
end &321
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1631,0
va (VaSet
isHidden 1
)
xt "127000,12000,128500,13000"
st "we_i"
blo "127000,12800"
tm "WireNameMgr"
)
)
on &243
)
*613 (Wire
uid 1640,0
optionalChildren [
*614 (BdJunction
uid 4464,0
ps "OnConnectorStrategy"
shape (Circle
uid 4465,0
va (VaSet
vasetType 1
)
xt "6600,52600,7400,53400"
radius 400
)
)
*615 (BdJunction
uid 4466,0
ps "OnConnectorStrategy"
shape (Circle
uid 4467,0
va (VaSet
vasetType 1
)
xt "4600,52600,5400,53400"
radius 400
)
)
*616 (BdJunction
uid 4468,0
ps "OnConnectorStrategy"
shape (Circle
uid 4469,0
va (VaSet
vasetType 1
)
xt "3600,52600,4400,53400"
radius 400
)
)
*617 (BdJunction
uid 4470,0
ps "OnConnectorStrategy"
shape (Circle
uid 4471,0
va (VaSet
vasetType 1
)
xt "74600,52600,75400,53400"
radius 400
)
)
*618 (BdJunction
uid 4472,0
ps "OnConnectorStrategy"
shape (Circle
uid 4473,0
va (VaSet
vasetType 1
)
xt "73600,52600,74400,53400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1641,0
va (VaSet
vasetType 3
)
xt "-2000,14000,129250,53000"
pts [
"-2000,53000"
"123000,53000"
"123000,14000"
"129250,14000"
]
)
start &244
end &323
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1645,0
va (VaSet
isHidden 1
)
xt "127000,13000,128600,14000"
st "stb_i"
blo "127000,13800"
tm "WireNameMgr"
)
)
on &245
)
*619 (Wire
uid 1654,0
optionalChildren [
*620 (BdJunction
uid 4484,0
ps "OnConnectorStrategy"
shape (Circle
uid 4485,0
va (VaSet
vasetType 1
)
xt "4600,53600,5400,54400"
radius 400
)
)
*621 (BdJunction
uid 4486,0
ps "OnConnectorStrategy"
shape (Circle
uid 4487,0
va (VaSet
vasetType 1
)
xt "600,53600,1400,54400"
radius 400
)
)
*622 (BdJunction
uid 4488,0
ps "OnConnectorStrategy"
shape (Circle
uid 4489,0
va (VaSet
vasetType 1
)
xt "-400,53600,400,54400"
radius 400
)
)
*623 (BdJunction
uid 4490,0
ps "OnConnectorStrategy"
shape (Circle
uid 4491,0
va (VaSet
vasetType 1
)
xt "70600,53600,71400,54400"
radius 400
)
)
*624 (BdJunction
uid 4492,0
ps "OnConnectorStrategy"
shape (Circle
uid 4493,0
va (VaSet
vasetType 1
)
xt "69600,53600,70400,54400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1655,0
va (VaSet
vasetType 3
)
xt "-2000,15000,129250,54000"
pts [
"-2000,54000"
"124000,54000"
"124000,15000"
"129250,15000"
]
)
start &246
end &325
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1659,0
va (VaSet
isHidden 1
)
xt "127000,14000,128700,15000"
st "cyc_i"
blo "127000,14800"
tm "WireNameMgr"
)
)
on &247
)
*625 (Wire
uid 1668,0
shape (OrthoPolyLine
uid 1669,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "149000,15000,151000,15000"
pts [
"149000,15000"
"151000,15000"
]
)
end &248
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1672,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1673,0
va (VaSet
isHidden 1
)
xt "137000,14000,138800,15000"
st "dat_o"
blo "137000,14800"
tm "WireNameMgr"
)
)
on &249
)
*626 (Wire
uid 1925,0
shape (OrthoPolyLine
uid 1926,0
va (VaSet
vasetType 3
)
xt "16000,38000,22250,48000"
pts [
"16000,48000"
"16000,38000"
"22250,38000"
]
)
start &538
end &253
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1930,0
va (VaSet
isHidden 1
)
xt "19000,37000,21700,38000"
st "clk_50_i"
blo "19000,37800"
tm "WireNameMgr"
)
)
on &17
)
*627 (Wire
uid 1931,0
shape (OrthoPolyLine
uid 1932,0
va (VaSet
vasetType 3
)
xt "15000,37000,22250,47000"
pts [
"15000,47000"
"15000,37000"
"22250,37000"
]
)
start &544
end &255
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1936,0
va (VaSet
isHidden 1
)
xt "20000,36000,21500,37000"
st "rst_i"
blo "20000,36800"
tm "WireNameMgr"
)
)
on &19
)
*628 (Wire
uid 1937,0
shape (OrthoPolyLine
uid 1938,0
va (VaSet
vasetType 3
)
xt "36750,23000,38000,23000"
pts [
"36750,23000"
"38000,23000"
]
)
start &256
end &24
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1942,0
va (VaSet
isHidden 1
)
xt "30000,22000,35000,23000"
st "p_dat_ch0_o"
blo "30000,22800"
tm "WireNameMgr"
)
)
on &25
)
*629 (Wire
uid 1949,0
shape (OrthoPolyLine
uid 1950,0
va (VaSet
vasetType 3
)
xt "36750,24000,38000,24000"
pts [
"36750,24000"
"38000,24000"
]
)
start &259
end &48
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1954,0
va (VaSet
isHidden 1
)
xt "30000,23000,35000,24000"
st "p_dat_ch1_o"
blo "30000,23800"
tm "WireNameMgr"
)
)
on &49
)
*630 (Wire
uid 1961,0
shape (OrthoPolyLine
uid 1962,0
va (VaSet
vasetType 3
)
xt "36750,25000,38000,25000"
pts [
"36750,25000"
"38000,25000"
]
)
start &261
end &72
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1966,0
va (VaSet
isHidden 1
)
xt "30000,24000,35000,25000"
st "p_dat_ch2_o"
blo "30000,24800"
tm "WireNameMgr"
)
)
on &73
)
*631 (Wire
uid 1973,0
shape (OrthoPolyLine
uid 1974,0
va (VaSet
vasetType 3
)
xt "36750,26000,38000,26000"
pts [
"36750,26000"
"38000,26000"
]
)
start &263
end &96
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1978,0
va (VaSet
isHidden 1
)
xt "30000,25000,35000,26000"
st "p_dat_ch3_o"
blo "30000,25800"
tm "WireNameMgr"
)
)
on &97
)
*632 (Wire
uid 1985,0
shape (OrthoPolyLine
uid 1986,0
va (VaSet
vasetType 3
)
xt "36750,27000,38000,27000"
pts [
"36750,27000"
"38000,27000"
]
)
start &265
end &120
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1990,0
va (VaSet
isHidden 1
)
xt "30000,26000,35000,27000"
st "p_dat_ch4_o"
blo "30000,26800"
tm "WireNameMgr"
)
)
on &121
)
*633 (Wire
uid 1997,0
shape (OrthoPolyLine
uid 1998,0
va (VaSet
vasetType 3
)
xt "36750,28000,38000,28000"
pts [
"36750,28000"
"38000,28000"
]
)
start &267
end &144
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2002,0
va (VaSet
isHidden 1
)
xt "30000,27000,35000,28000"
st "p_dat_ch5_o"
blo "30000,27800"
tm "WireNameMgr"
)
)
on &145
)
*634 (Wire
uid 2009,0
shape (OrthoPolyLine
uid 2010,0
va (VaSet
vasetType 3
)
xt "36750,29000,38000,29000"
pts [
"36750,29000"
"38000,29000"
]
)
start &269
end &168
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2014,0
va (VaSet
isHidden 1
)
xt "30000,28000,35000,29000"
st "p_dat_ch6_o"
blo "30000,28800"
tm "WireNameMgr"
)
)
on &169
)
*635 (Wire
uid 2021,0
shape (OrthoPolyLine
uid 2022,0
va (VaSet
vasetType 3
)
xt "36750,30000,38000,30000"
pts [
"36750,30000"
"38000,30000"
]
)
start &271
end &192
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2026,0
va (VaSet
isHidden 1
)
xt "30000,29000,35000,30000"
st "p_dat_ch7_o"
blo "30000,29800"
tm "WireNameMgr"
)
)
on &193
)
*636 (Wire
uid 2033,0
shape (OrthoPolyLine
uid 2034,0
va (VaSet
vasetType 3
)
xt "10000,36000,22250,49000"
pts [
"10000,49000"
"10000,36000"
"22250,36000"
]
)
start &590
end &273
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2038,0
va (VaSet
isHidden 1
)
xt "10000,35000,11600,36000"
st "dat_i"
blo "10000,35800"
tm "WireNameMgr"
)
)
on &237
)
*637 (Wire
uid 2039,0
shape (OrthoPolyLine
uid 2040,0
va (VaSet
vasetType 3
)
xt "9000,35000,22250,50000"
pts [
"9000,50000"
"9000,35000"
"22250,35000"
]
)
start &596
end &276
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2044,0
va (VaSet
isHidden 1
)
xt "10000,34000,12100,35000"
st "addr_i"
blo "10000,34800"
tm "WireNameMgr"
)
)
on &239
)
*638 (Wire
uid 2045,0
shape (OrthoPolyLine
uid 2046,0
va (VaSet
vasetType 3
)
xt "7000,34000,22250,51000"
pts [
"7000,51000"
"7000,34000"
"22250,34000"
]
)
start &603
end &278
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2050,0
va (VaSet
isHidden 1
)
xt "8000,33000,9700,34000"
st "tga_i"
blo "8000,33800"
tm "WireNameMgr"
)
)
on &241
)
*639 (Wire
uid 2051,0
shape (OrthoPolyLine
uid 2052,0
va (VaSet
vasetType 3
)
xt "4000,32000,22250,52000"
pts [
"4000,52000"
"4000,32000"
"22250,32000"
]
)
start &609
end &280
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2056,0
va (VaSet
isHidden 1
)
xt "20000,31000,21500,32000"
st "we_i"
blo "20000,31800"
tm "WireNameMgr"
)
)
on &243
)
*640 (Wire
uid 2057,0
shape (OrthoPolyLine
uid 2058,0
va (VaSet
vasetType 3
)
xt "5000,33000,22250,53000"
pts [
"5000,53000"
"5000,33000"
"22250,33000"
]
)
start &615
end &282
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2062,0
va (VaSet
isHidden 1
)
xt "20000,32000,21600,33000"
st "stb_i"
blo "20000,32800"
tm "WireNameMgr"
)
)
on &245
)
*641 (Wire
uid 2063,0
shape (OrthoPolyLine
uid 2064,0
va (VaSet
vasetType 3
)
xt "1000,31000,22250,54000"
pts [
"1000,54000"
"1000,31000"
"22250,31000"
]
)
start &621
end &284
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2068,0
va (VaSet
isHidden 1
)
xt "20000,30000,21700,31000"
st "cyc_i"
blo "20000,30800"
tm "WireNameMgr"
)
)
on &247
)
*642 (Wire
uid 2069,0
shape (OrthoPolyLine
uid 2070,0
va (VaSet
vasetType 3
)
xt "36750,30000,61000,31000"
pts [
"36750,31000"
"42000,31000"
"42000,30000"
"61000,30000"
]
)
start &286
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
va (VaSet
isHidden 1
)
xt "46000,29000,49600,30000"
st "qa_p_bank"
blo "46000,29800"
tm "WireNameMgr"
)
)
on &1
)
*643 (Wire
uid 2075,0
shape (OrthoPolyLine
uid 2076,0
va (VaSet
vasetType 3
)
xt "36750,31000,61000,32000"
pts [
"36750,32000"
"43000,32000"
"43000,31000"
"61000,31000"
]
)
start &288
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2080,0
va (VaSet
isHidden 1
)
xt "55000,30000,59600,31000"
st "ack_p_bank"
blo "55000,30800"
tm "WireNameMgr"
)
)
on &8
)
*644 (Wire
uid 2333,0
shape (OrthoPolyLine
uid 2334,0
va (VaSet
vasetType 3
)
xt "142750,0,144000,0"
pts [
"142750,0"
"144000,0"
]
)
start &297
end &28
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2337,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2338,0
va (VaSet
isHidden 1
)
xt "136000,-1000,140800,0"
st "i_dat_ch0_o"
blo "136000,-200"
tm "WireNameMgr"
)
)
on &29
)
*645 (Wire
uid 2345,0
shape (OrthoPolyLine
uid 2346,0
va (VaSet
vasetType 3
)
xt "142750,1000,144000,1000"
pts [
"142750,1000"
"144000,1000"
]
)
start &300
end &52
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2350,0
va (VaSet
isHidden 1
)
xt "136000,0,140800,1000"
st "i_dat_ch1_o"
blo "136000,800"
tm "WireNameMgr"
)
)
on &53
)
*646 (Wire
uid 2357,0
shape (OrthoPolyLine
uid 2358,0
va (VaSet
vasetType 3
)
xt "142750,2000,144000,2000"
pts [
"142750,2000"
"144000,2000"
]
)
start &302
end &76
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2362,0
va (VaSet
isHidden 1
)
xt "136000,1000,140800,2000"
st "i_dat_ch2_o"
blo "136000,1800"
tm "WireNameMgr"
)
)
on &77
)
*647 (Wire
uid 2369,0
shape (OrthoPolyLine
uid 2370,0
va (VaSet
vasetType 3
)
xt "142750,3000,144000,3000"
pts [
"142750,3000"
"144000,3000"
]
)
start &304
end &100
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2373,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2374,0
va (VaSet
isHidden 1
)
xt "136000,2000,140800,3000"
st "i_dat_ch3_o"
blo "136000,2800"
tm "WireNameMgr"
)
)
on &101
)
*648 (Wire
uid 2381,0
shape (OrthoPolyLine
uid 2382,0
va (VaSet
vasetType 3
)
xt "142750,4000,144000,4000"
pts [
"142750,4000"
"144000,4000"
]
)
start &306
end &124
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2386,0
va (VaSet
isHidden 1
)
xt "136000,3000,140800,4000"
st "i_dat_ch4_o"
blo "136000,3800"
tm "WireNameMgr"
)
)
on &125
)
*649 (Wire
uid 2393,0
shape (OrthoPolyLine
uid 2394,0
va (VaSet
vasetType 3
)
xt "142750,5000,144000,5000"
pts [
"142750,5000"
"144000,5000"
]
)
start &308
end &148
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2398,0
va (VaSet
isHidden 1
)
xt "136000,4000,140800,5000"
st "i_dat_ch5_o"
blo "136000,4800"
tm "WireNameMgr"
)
)
on &149
)
*650 (Wire
uid 2405,0
shape (OrthoPolyLine
uid 2406,0
va (VaSet
vasetType 3
)
xt "142750,6000,144000,6000"
pts [
"142750,6000"
"144000,6000"
]
)
start &310
end &172
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2410,0
va (VaSet
isHidden 1
)
xt "136000,5000,140800,6000"
st "i_dat_ch6_o"
blo "136000,5800"
tm "WireNameMgr"
)
)
on &173
)
*651 (Wire
uid 2417,0
shape (OrthoPolyLine
uid 2418,0
va (VaSet
vasetType 3
)
xt "142750,7000,144000,7000"
pts [
"142750,7000"
"144000,7000"
]
)
start &312
end &196
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2422,0
va (VaSet
isHidden 1
)
xt "136000,6000,140800,7000"
st "i_dat_ch7_o"
blo "136000,6800"
tm "WireNameMgr"
)
)
on &197
)
*652 (Wire
uid 2465,0
shape (OrthoPolyLine
uid 2466,0
va (VaSet
vasetType 3
)
xt "51000,15000,148000,44000"
pts [
"142750,15000"
"148000,15000"
"148000,44000"
"51000,44000"
"51000,34000"
"61000,34000"
]
)
start &327
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2470,0
va (VaSet
isHidden 1
)
xt "47000,33000,50400,34000"
st "qa_i_bank"
blo "47000,33800"
tm "WireNameMgr"
)
)
on &3
)
*653 (Wire
uid 2471,0
shape (OrthoPolyLine
uid 2472,0
va (VaSet
vasetType 3
)
xt "50000,14000,149000,45000"
pts [
"142750,14000"
"149000,14000"
"149000,45000"
"50000,45000"
"50000,33000"
"61000,33000"
]
)
start &329
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2476,0
va (VaSet
isHidden 1
)
xt "56000,32000,60400,33000"
st "ack_i_bank"
blo "56000,32800"
tm "WireNameMgr"
)
)
on &9
)
*654 (Wire
uid 2717,0
shape (OrthoPolyLine
uid 2718,0
va (VaSet
vasetType 3
)
xt "14000,48000,22250,74000"
pts [
"14000,48000"
"14000,74000"
"22250,74000"
]
)
start &539
end &335
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2722,0
va (VaSet
isHidden 1
)
xt "19000,73000,21700,74000"
st "clk_50_i"
blo "19000,73800"
tm "WireNameMgr"
)
)
on &17
)
*655 (Wire
uid 2723,0
shape (OrthoPolyLine
uid 2724,0
va (VaSet
vasetType 3
)
xt "12000,47000,22250,73000"
pts [
"12000,47000"
"12000,73000"
"22250,73000"
]
)
start &545
end &337
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2728,0
va (VaSet
isHidden 1
)
xt "20000,72000,21500,73000"
st "rst_i"
blo "20000,72800"
tm "WireNameMgr"
)
)
on &19
)
*656 (Wire
uid 2729,0
shape (OrthoPolyLine
uid 2730,0
va (VaSet
vasetType 3
)
xt "36750,59000,38000,59000"
pts [
"36750,59000"
"38000,59000"
]
)
start &338
end &32
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2733,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2734,0
va (VaSet
isHidden 1
)
xt "30000,58000,35000,59000"
st "d_dat_ch0_o"
blo "30000,58800"
tm "WireNameMgr"
)
)
on &33
)
*657 (Wire
uid 2741,0
shape (OrthoPolyLine
uid 2742,0
va (VaSet
vasetType 3
)
xt "36750,60000,38000,60000"
pts [
"36750,60000"
"38000,60000"
]
)
start &341
end &56
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2746,0
va (VaSet
isHidden 1
)
xt "30000,59000,35000,60000"
st "d_dat_ch1_o"
blo "30000,59800"
tm "WireNameMgr"
)
)
on &57
)
*658 (Wire
uid 2753,0
shape (OrthoPolyLine
uid 2754,0
va (VaSet
vasetType 3
)
xt "36750,61000,38000,61000"
pts [
"36750,61000"
"38000,61000"
]
)
start &343
end &80
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2758,0
va (VaSet
isHidden 1
)
xt "30000,60000,35000,61000"
st "d_dat_ch2_o"
blo "30000,60800"
tm "WireNameMgr"
)
)
on &81
)
*659 (Wire
uid 2765,0
shape (OrthoPolyLine
uid 2766,0
va (VaSet
vasetType 3
)
xt "36750,62000,38000,62000"
pts [
"36750,62000"
"38000,62000"
]
)
start &345
end &104
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2770,0
va (VaSet
isHidden 1
)
xt "30000,61000,35000,62000"
st "d_dat_ch3_o"
blo "30000,61800"
tm "WireNameMgr"
)
)
on &105
)
*660 (Wire
uid 2777,0
shape (OrthoPolyLine
uid 2778,0
va (VaSet
vasetType 3
)
xt "36750,63000,38000,63000"
pts [
"36750,63000"
"38000,63000"
]
)
start &347
end &128
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2782,0
va (VaSet
isHidden 1
)
xt "30000,62000,35000,63000"
st "d_dat_ch4_o"
blo "30000,62800"
tm "WireNameMgr"
)
)
on &129
)
*661 (Wire
uid 2789,0
shape (OrthoPolyLine
uid 2790,0
va (VaSet
vasetType 3
)
xt "36750,64000,38000,64000"
pts [
"36750,64000"
"38000,64000"
]
)
start &349
end &152
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2794,0
va (VaSet
isHidden 1
)
xt "30000,63000,35000,64000"
st "d_dat_ch5_o"
blo "30000,63800"
tm "WireNameMgr"
)
)
on &153
)
*662 (Wire
uid 2801,0
shape (OrthoPolyLine
uid 2802,0
va (VaSet
vasetType 3
)
xt "36750,65000,38000,65000"
pts [
"36750,65000"
"38000,65000"
]
)
start &351
end &176
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2806,0
va (VaSet
isHidden 1
)
xt "30000,64000,35000,65000"
st "d_dat_ch6_o"
blo "30000,64800"
tm "WireNameMgr"
)
)
on &177
)
*663 (Wire
uid 2813,0
shape (OrthoPolyLine
uid 2814,0
va (VaSet
vasetType 3
)
xt "36750,66000,38000,66000"
pts [
"36750,66000"
"38000,66000"
]
)
start &353
end &200
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2818,0
va (VaSet
isHidden 1
)
xt "30000,65000,35000,66000"
st "d_dat_ch7_o"
blo "30000,65800"
tm "WireNameMgr"
)
)
on &201
)
*664 (Wire
uid 2825,0
shape (OrthoPolyLine
uid 2826,0
va (VaSet
vasetType 3
)
xt "16000,49000,22250,72000"
pts [
"16000,49000"
"16000,72000"
"22250,72000"
]
)
start &591
end &355
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2830,0
va (VaSet
isHidden 1
)
xt "10000,71000,11600,72000"
st "dat_i"
blo "10000,71800"
tm "WireNameMgr"
)
)
on &237
)
*665 (Wire
uid 2831,0
shape (OrthoPolyLine
uid 2832,0
va (VaSet
vasetType 3
)
xt "8000,50000,22250,71000"
pts [
"8000,50000"
"8000,71000"
"22250,71000"
]
)
start &597
end &358
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2836,0
va (VaSet
isHidden 1
)
xt "10000,70000,12100,71000"
st "addr_i"
blo "10000,70800"
tm "WireNameMgr"
)
)
on &239
)
*666 (Wire
uid 2837,0
shape (OrthoPolyLine
uid 2838,0
va (VaSet
vasetType 3
)
xt "6000,51000,22250,70000"
pts [
"6000,51000"
"6000,70000"
"22250,70000"
]
)
start &604
end &360
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2842,0
va (VaSet
isHidden 1
)
xt "8000,69000,9700,70000"
st "tga_i"
blo "8000,69800"
tm "WireNameMgr"
)
)
on &241
)
*667 (Wire
uid 2843,0
shape (OrthoPolyLine
uid 2844,0
va (VaSet
vasetType 3
)
xt "2000,52000,22250,68000"
pts [
"2000,52000"
"2000,68000"
"22250,68000"
]
)
start &610
end &362
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2848,0
va (VaSet
isHidden 1
)
xt "20000,67000,21500,68000"
st "we_i"
blo "20000,67800"
tm "WireNameMgr"
)
)
on &243
)
*668 (Wire
uid 2849,0
shape (OrthoPolyLine
uid 2850,0
va (VaSet
vasetType 3
)
xt "4000,53000,22250,69000"
pts [
"4000,53000"
"4000,69000"
"22250,69000"
]
)
start &616
end &364
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2854,0
va (VaSet
isHidden 1
)
xt "20000,68000,21600,69000"
st "stb_i"
blo "20000,68800"
tm "WireNameMgr"
)
)
on &245
)
*669 (Wire
uid 2855,0
shape (OrthoPolyLine
uid 2856,0
va (VaSet
vasetType 3
)
xt "0,54000,22250,67000"
pts [
"0,54000"
"0,67000"
"22250,67000"
]
)
start &622
end &366
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2860,0
va (VaSet
isHidden 1
)
xt "20000,66000,21700,67000"
st "cyc_i"
blo "20000,66800"
tm "WireNameMgr"
)
)
on &247
)
*670 (Wire
uid 2861,0
shape (OrthoPolyLine
uid 2862,0
va (VaSet
vasetType 3
)
xt "36750,29000,61000,68000"
pts [
"36750,68000"
"45000,68000"
"45000,29000"
"61000,29000"
]
)
start &368
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2866,0
va (VaSet
isHidden 1
)
xt "46000,28000,49600,29000"
st "qa_d_bank"
blo "46000,28800"
tm "WireNameMgr"
)
)
on &4
)
*671 (Wire
uid 2867,0
shape (OrthoPolyLine
uid 2868,0
va (VaSet
vasetType 3
)
xt "36750,28000,61000,67000"
pts [
"36750,67000"
"44000,67000"
"44000,28000"
"61000,28000"
]
)
start &370
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2872,0
va (VaSet
isHidden 1
)
xt "55000,27000,59600,28000"
st "ack_d_bank"
blo "55000,27800"
tm "WireNameMgr"
)
)
on &10
)
*672 (Wire
uid 3113,0
shape (OrthoPolyLine
uid 3114,0
va (VaSet
vasetType 3
)
xt "85000,38000,91250,48000"
pts [
"85000,48000"
"85000,38000"
"91250,38000"
]
)
start &541
end &376
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3118,0
va (VaSet
isHidden 1
)
xt "88000,37000,90700,38000"
st "clk_50_i"
blo "88000,37800"
tm "WireNameMgr"
)
)
on &17
)
*673 (Wire
uid 3119,0
shape (OrthoPolyLine
uid 3120,0
va (VaSet
vasetType 3
)
xt "84000,37000,91250,47000"
pts [
"84000,47000"
"84000,37000"
"91250,37000"
]
)
start &547
end &378
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3123,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3124,0
va (VaSet
isHidden 1
)
xt "89000,36000,90500,37000"
st "rst_i"
blo "89000,36800"
tm "WireNameMgr"
)
)
on &19
)
*674 (Wire
uid 3125,0
shape (OrthoPolyLine
uid 3126,0
va (VaSet
vasetType 3
)
xt "105750,23000,107000,23000"
pts [
"105750,23000"
"107000,23000"
]
)
start &379
end &36
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3130,0
va (VaSet
isHidden 1
)
xt "99000,22000,104000,23000"
st "z_dat_ch0_o"
blo "99000,22800"
tm "WireNameMgr"
)
)
on &37
)
*675 (Wire
uid 3137,0
shape (OrthoPolyLine
uid 3138,0
va (VaSet
vasetType 3
)
xt "105750,24000,107000,24000"
pts [
"105750,24000"
"107000,24000"
]
)
start &382
end &60
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3142,0
va (VaSet
isHidden 1
)
xt "99000,23000,104000,24000"
st "z_dat_ch1_o"
blo "99000,23800"
tm "WireNameMgr"
)
)
on &61
)
*676 (Wire
uid 3149,0
shape (OrthoPolyLine
uid 3150,0
va (VaSet
vasetType 3
)
xt "105750,25000,107000,25000"
pts [
"105750,25000"
"107000,25000"
]
)
start &384
end &84
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3154,0
va (VaSet
isHidden 1
)
xt "99000,24000,104000,25000"
st "z_dat_ch2_o"
blo "99000,24800"
tm "WireNameMgr"
)
)
on &85
)
*677 (Wire
uid 3161,0
shape (OrthoPolyLine
uid 3162,0
va (VaSet
vasetType 3
)
xt "105750,26000,107000,26000"
pts [
"105750,26000"
"107000,26000"
]
)
start &386
end &108
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3166,0
va (VaSet
isHidden 1
)
xt "99000,25000,104000,26000"
st "z_dat_ch3_o"
blo "99000,25800"
tm "WireNameMgr"
)
)
on &109
)
*678 (Wire
uid 3173,0
shape (OrthoPolyLine
uid 3174,0
va (VaSet
vasetType 3
)
xt "105750,27000,107000,27000"
pts [
"105750,27000"
"107000,27000"
]
)
start &388
end &132
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3178,0
va (VaSet
isHidden 1
)
xt "99000,26000,104000,27000"
st "z_dat_ch4_o"
blo "99000,26800"
tm "WireNameMgr"
)
)
on &133
)
*679 (Wire
uid 3185,0
shape (OrthoPolyLine
uid 3186,0
va (VaSet
vasetType 3
)
xt "105750,28000,107000,28000"
pts [
"105750,28000"
"107000,28000"
]
)
start &390
end &156
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3190,0
va (VaSet
isHidden 1
)
xt "99000,27000,104000,28000"
st "z_dat_ch5_o"
blo "99000,27800"
tm "WireNameMgr"
)
)
on &157
)
*680 (Wire
uid 3197,0
shape (OrthoPolyLine
uid 3198,0
va (VaSet
vasetType 3
)
xt "105750,29000,107000,29000"
pts [
"105750,29000"
"107000,29000"
]
)
start &392
end &180
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3202,0
va (VaSet
isHidden 1
)
xt "99000,28000,104000,29000"
st "z_dat_ch6_o"
blo "99000,28800"
tm "WireNameMgr"
)
)
on &181
)
*681 (Wire
uid 3209,0
shape (OrthoPolyLine
uid 3210,0
va (VaSet
vasetType 3
)
xt "105750,30000,107000,30000"
pts [
"105750,30000"
"107000,30000"
]
)
start &394
end &204
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3214,0
va (VaSet
isHidden 1
)
xt "99000,29000,104000,30000"
st "z_dat_ch7_o"
blo "99000,29800"
tm "WireNameMgr"
)
)
on &205
)
*682 (Wire
uid 3221,0
shape (OrthoPolyLine
uid 3222,0
va (VaSet
vasetType 3
)
xt "83000,36000,91250,49000"
pts [
"83000,49000"
"83000,36000"
"91250,36000"
]
)
start &593
end &396
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3226,0
va (VaSet
isHidden 1
)
xt "79000,35000,80600,36000"
st "dat_i"
blo "79000,35800"
tm "WireNameMgr"
)
)
on &237
)
*683 (Wire
uid 3227,0
shape (OrthoPolyLine
uid 3228,0
va (VaSet
vasetType 3
)
xt "82000,35000,91250,50000"
pts [
"82000,50000"
"82000,35000"
"91250,35000"
]
)
start &600
end &399
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3232,0
va (VaSet
isHidden 1
)
xt "79000,34000,81100,35000"
st "addr_i"
blo "79000,34800"
tm "WireNameMgr"
)
)
on &239
)
*684 (Wire
uid 3233,0
shape (OrthoPolyLine
uid 3234,0
va (VaSet
vasetType 3
)
xt "76000,34000,91250,51000"
pts [
"76000,51000"
"76000,34000"
"91250,34000"
]
)
start &606
end &401
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3238,0
va (VaSet
isHidden 1
)
xt "77000,33000,78700,34000"
st "tga_i"
blo "77000,33800"
tm "WireNameMgr"
)
)
on &241
)
*685 (Wire
uid 3239,0
shape (OrthoPolyLine
uid 3240,0
va (VaSet
vasetType 3
)
xt "72000,32000,91250,52000"
pts [
"72000,52000"
"72000,32000"
"91250,32000"
]
)
start &612
end &403
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3244,0
va (VaSet
isHidden 1
)
xt "89000,31000,90500,32000"
st "we_i"
blo "89000,31800"
tm "WireNameMgr"
)
)
on &243
)
*686 (Wire
uid 3245,0
shape (OrthoPolyLine
uid 3246,0
va (VaSet
vasetType 3
)
xt "74000,33000,91250,53000"
pts [
"74000,53000"
"74000,33000"
"91250,33000"
]
)
start &618
end &405
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3250,0
va (VaSet
isHidden 1
)
xt "89000,32000,90600,33000"
st "stb_i"
blo "89000,32800"
tm "WireNameMgr"
)
)
on &245
)
*687 (Wire
uid 3251,0
shape (OrthoPolyLine
uid 3252,0
va (VaSet
vasetType 3
)
xt "70000,31000,91250,54000"
pts [
"70000,54000"
"70000,31000"
"91250,31000"
]
)
start &624
end &407
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3256,0
va (VaSet
isHidden 1
)
xt "89000,30000,90700,31000"
st "cyc_i"
blo "89000,30800"
tm "WireNameMgr"
)
)
on &247
)
*688 (Wire
uid 3257,0
shape (OrthoPolyLine
uid 3258,0
va (VaSet
vasetType 3
)
xt "55000,38000,111000,40000"
pts [
"105750,38000"
"111000,38000"
"111000,40000"
"55000,40000"
"55000,38000"
"61000,38000"
]
)
start &409
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3262,0
va (VaSet
isHidden 1
)
xt "46000,37000,49600,38000"
st "qa_z_bank"
blo "46000,37800"
tm "WireNameMgr"
)
)
on &5
)
*689 (Wire
uid 3263,0
shape (OrthoPolyLine
uid 3264,0
va (VaSet
vasetType 3
)
xt "54000,37000,112000,41000"
pts [
"105750,37000"
"112000,37000"
"112000,41000"
"54000,41000"
"54000,37000"
"61000,37000"
]
)
start &411
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3268,0
va (VaSet
isHidden 1
)
xt "55000,36000,59600,37000"
st "ack_z_bank"
blo "55000,36800"
tm "WireNameMgr"
)
)
on &11
)
*690 (Wire
uid 3509,0
shape (OrthoPolyLine
uid 3510,0
va (VaSet
vasetType 3
)
xt "81000,15000,87250,48000"
pts [
"81000,48000"
"81000,15000"
"87250,15000"
]
)
start &540
end &417
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3514,0
va (VaSet
isHidden 1
)
xt "84000,14000,86700,15000"
st "clk_50_i"
blo "84000,14800"
tm "WireNameMgr"
)
)
on &17
)
*691 (Wire
uid 3515,0
shape (OrthoPolyLine
uid 3516,0
va (VaSet
vasetType 3
)
xt "80000,14000,87250,47000"
pts [
"80000,47000"
"80000,14000"
"87250,14000"
]
)
start &546
end &419
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3520,0
va (VaSet
isHidden 1
)
xt "85000,13000,86500,14000"
st "rst_i"
blo "85000,13800"
tm "WireNameMgr"
)
)
on &19
)
*692 (Wire
uid 3521,0
shape (OrthoPolyLine
uid 3522,0
va (VaSet
vasetType 3
)
xt "108750,0,110000,0"
pts [
"108750,0"
"110000,0"
]
)
start &420
end &20
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3526,0
va (VaSet
isHidden 1
)
xt "99000,-1000,107400,0"
st "adc_offset_dat_ch0_o"
blo "99000,-200"
tm "WireNameMgr"
)
)
on &21
)
*693 (Wire
uid 3533,0
shape (OrthoPolyLine
uid 3534,0
va (VaSet
vasetType 3
)
xt "108750,1000,110000,1000"
pts [
"108750,1000"
"110000,1000"
]
)
start &423
end &44
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3538,0
va (VaSet
isHidden 1
)
xt "99000,0,107400,1000"
st "adc_offset_dat_ch1_o"
blo "99000,800"
tm "WireNameMgr"
)
)
on &45
)
*694 (Wire
uid 3545,0
shape (OrthoPolyLine
uid 3546,0
va (VaSet
vasetType 3
)
xt "108750,2000,110000,2000"
pts [
"108750,2000"
"110000,2000"
]
)
start &425
end &68
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3550,0
va (VaSet
isHidden 1
)
xt "99000,1000,107400,2000"
st "adc_offset_dat_ch2_o"
blo "99000,1800"
tm "WireNameMgr"
)
)
on &69
)
*695 (Wire
uid 3557,0
shape (OrthoPolyLine
uid 3558,0
va (VaSet
vasetType 3
)
xt "108750,3000,110000,3000"
pts [
"108750,3000"
"110000,3000"
]
)
start &427
end &92
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3562,0
va (VaSet
isHidden 1
)
xt "99000,2000,107400,3000"
st "adc_offset_dat_ch3_o"
blo "99000,2800"
tm "WireNameMgr"
)
)
on &93
)
*696 (Wire
uid 3569,0
shape (OrthoPolyLine
uid 3570,0
va (VaSet
vasetType 3
)
xt "108750,4000,110000,4000"
pts [
"108750,4000"
"110000,4000"
]
)
start &429
end &116
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3574,0
va (VaSet
isHidden 1
)
xt "99000,3000,107400,4000"
st "adc_offset_dat_ch4_o"
blo "99000,3800"
tm "WireNameMgr"
)
)
on &117
)
*697 (Wire
uid 3581,0
shape (OrthoPolyLine
uid 3582,0
va (VaSet
vasetType 3
)
xt "108750,5000,110000,5000"
pts [
"108750,5000"
"110000,5000"
]
)
start &431
end &140
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3586,0
va (VaSet
isHidden 1
)
xt "99000,4000,107400,5000"
st "adc_offset_dat_ch5_o"
blo "99000,4800"
tm "WireNameMgr"
)
)
on &141
)
*698 (Wire
uid 3593,0
shape (OrthoPolyLine
uid 3594,0
va (VaSet
vasetType 3
)
xt "108750,6000,110000,6000"
pts [
"108750,6000"
"110000,6000"
]
)
start &433
end &164
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3598,0
va (VaSet
isHidden 1
)
xt "99000,5000,107400,6000"
st "adc_offset_dat_ch6_o"
blo "99000,5800"
tm "WireNameMgr"
)
)
on &165
)
*699 (Wire
uid 3605,0
shape (OrthoPolyLine
uid 3606,0
va (VaSet
vasetType 3
)
xt "108750,7000,110000,7000"
pts [
"108750,7000"
"110000,7000"
]
)
start &435
end &188
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3610,0
va (VaSet
isHidden 1
)
xt "99000,6000,107400,7000"
st "adc_offset_dat_ch7_o"
blo "99000,6800"
tm "WireNameMgr"
)
)
on &189
)
*700 (Wire
uid 3617,0
shape (OrthoPolyLine
uid 3618,0
va (VaSet
vasetType 3
)
xt "79000,13000,87250,49000"
pts [
"79000,49000"
"79000,13000"
"87250,13000"
]
)
start &592
end &437
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3622,0
va (VaSet
isHidden 1
)
xt "75000,12000,76600,13000"
st "dat_i"
blo "75000,12800"
tm "WireNameMgr"
)
)
on &237
)
*701 (Wire
uid 3623,0
shape (OrthoPolyLine
uid 3624,0
va (VaSet
vasetType 3
)
xt "78000,12000,87250,50000"
pts [
"78000,50000"
"78000,12000"
"87250,12000"
]
)
start &599
end &440
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3628,0
va (VaSet
isHidden 1
)
xt "75000,11000,77100,12000"
st "addr_i"
blo "75000,11800"
tm "WireNameMgr"
)
)
on &239
)
*702 (Wire
uid 3629,0
shape (OrthoPolyLine
uid 3630,0
va (VaSet
vasetType 3
)
xt "77000,11000,87250,51000"
pts [
"77000,51000"
"77000,11000"
"87250,11000"
]
)
start &605
end &442
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3634,0
va (VaSet
isHidden 1
)
xt "73000,10000,74700,11000"
st "tga_i"
blo "73000,10800"
tm "WireNameMgr"
)
)
on &241
)
*703 (Wire
uid 3635,0
shape (OrthoPolyLine
uid 3636,0
va (VaSet
vasetType 3
)
xt "73000,9000,87250,52000"
pts [
"73000,52000"
"73000,9000"
"87250,9000"
]
)
start &611
end &444
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3640,0
va (VaSet
isHidden 1
)
xt "85000,8000,86500,9000"
st "we_i"
blo "85000,8800"
tm "WireNameMgr"
)
)
on &243
)
*704 (Wire
uid 3641,0
shape (OrthoPolyLine
uid 3642,0
va (VaSet
vasetType 3
)
xt "75000,10000,87250,53000"
pts [
"75000,53000"
"75000,10000"
"87250,10000"
]
)
start &617
end &446
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3646,0
va (VaSet
isHidden 1
)
xt "85000,9000,86600,10000"
st "stb_i"
blo "85000,9800"
tm "WireNameMgr"
)
)
on &245
)
*705 (Wire
uid 3647,0
shape (OrthoPolyLine
uid 3648,0
va (VaSet
vasetType 3
)
xt "71000,8000,87250,54000"
pts [
"71000,54000"
"71000,8000"
"87250,8000"
]
)
start &623
end &448
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3652,0
va (VaSet
isHidden 1
)
xt "85000,7000,86700,8000"
st "cyc_i"
blo "85000,7800"
tm "WireNameMgr"
)
)
on &247
)
*706 (Wire
uid 3653,0
shape (OrthoPolyLine
uid 3654,0
va (VaSet
vasetType 3
)
xt "53000,15000,114000,42000"
pts [
"108750,15000"
"114000,15000"
"114000,42000"
"53000,42000"
"53000,36000"
"61000,36000"
]
)
start &450
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3658,0
va (VaSet
isHidden 1
)
xt "43000,35000,50400,36000"
st "qa_adc_offset_bank"
blo "43000,35800"
tm "WireNameMgr"
)
)
on &6
)
*707 (Wire
uid 3659,0
shape (OrthoPolyLine
uid 3660,0
va (VaSet
vasetType 3
)
xt "52000,14000,115000,43000"
pts [
"108750,14000"
"115000,14000"
"115000,43000"
"52000,43000"
"52000,35000"
"61000,35000"
]
)
start &452
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3664,0
va (VaSet
isHidden 1
)
xt "53000,34000,60600,35000"
st "ack_adc_offset_bank"
blo "53000,34800"
tm "WireNameMgr"
)
)
on &12
)
*708 (Wire
uid 4003,0
shape (OrthoPolyLine
uid 4004,0
va (VaSet
vasetType 3
)
xt "15000,48000,21250,111000"
pts [
"15000,48000"
"15000,111000"
"21250,111000"
]
)
start &537
end &458
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4008,0
va (VaSet
isHidden 1
)
xt "18000,110000,20700,111000"
st "clk_50_i"
blo "18000,110800"
tm "WireNameMgr"
)
)
on &17
)
*709 (Wire
uid 4009,0
shape (OrthoPolyLine
uid 4010,0
va (VaSet
vasetType 3
)
xt "13000,47000,21250,110000"
pts [
"13000,47000"
"13000,110000"
"21250,110000"
]
)
start &543
end &460
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4013,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4014,0
va (VaSet
isHidden 1
)
xt "19000,109000,20500,110000"
st "rst_i"
blo "19000,109800"
tm "WireNameMgr"
)
)
on &19
)
*710 (Wire
uid 4015,0
shape (OrthoPolyLine
uid 4016,0
va (VaSet
vasetType 3
)
xt "37750,82000,39000,82000"
pts [
"37750,82000"
"39000,82000"
]
)
start &461
end &40
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4020,0
va (VaSet
isHidden 1
)
xt "31000,81000,36800,82000"
st "sa_bias_ch0_o"
blo "31000,81800"
tm "WireNameMgr"
)
)
on &41
)
*711 (Wire
uid 4021,0
shape (OrthoPolyLine
uid 4022,0
va (VaSet
vasetType 3
)
xt "37750,83000,39000,83000"
pts [
"37750,83000"
"39000,83000"
]
)
start &463
end &42
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4026,0
va (VaSet
isHidden 1
)
xt "30000,82000,36400,83000"
st "offset_dat_ch0_o"
blo "30000,82800"
tm "WireNameMgr"
)
)
on &43
)
*712 (Wire
uid 4027,0
shape (OrthoPolyLine
uid 4028,0
va (VaSet
vasetType 3
)
xt "37750,84000,39000,84000"
pts [
"37750,84000"
"39000,84000"
]
)
start &464
end &64
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4032,0
va (VaSet
isHidden 1
)
xt "31000,83000,36800,84000"
st "sa_bias_ch1_o"
blo "31000,83800"
tm "WireNameMgr"
)
)
on &65
)
*713 (Wire
uid 4033,0
shape (OrthoPolyLine
uid 4034,0
va (VaSet
vasetType 3
)
xt "37750,85000,39000,85000"
pts [
"37750,85000"
"39000,85000"
]
)
start &465
end &66
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4038,0
va (VaSet
isHidden 1
)
xt "30000,84000,36400,85000"
st "offset_dat_ch1_o"
blo "30000,84800"
tm "WireNameMgr"
)
)
on &67
)
*714 (Wire
uid 4039,0
shape (OrthoPolyLine
uid 4040,0
va (VaSet
vasetType 3
)
xt "37750,86000,39000,86000"
pts [
"37750,86000"
"39000,86000"
]
)
start &466
end &88
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4044,0
va (VaSet
isHidden 1
)
xt "31000,85000,36800,86000"
st "sa_bias_ch2_o"
blo "31000,85800"
tm "WireNameMgr"
)
)
on &89
)
*715 (Wire
uid 4045,0
shape (OrthoPolyLine
uid 4046,0
va (VaSet
vasetType 3
)
xt "37750,87000,39000,87000"
pts [
"37750,87000"
"39000,87000"
]
)
start &467
end &90
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4050,0
va (VaSet
isHidden 1
)
xt "30000,86000,36400,87000"
st "offset_dat_ch2_o"
blo "30000,86800"
tm "WireNameMgr"
)
)
on &91
)
*716 (Wire
uid 4051,0
shape (OrthoPolyLine
uid 4052,0
va (VaSet
vasetType 3
)
xt "37750,88000,39000,88000"
pts [
"37750,88000"
"39000,88000"
]
)
start &468
end &112
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4056,0
va (VaSet
isHidden 1
)
xt "31000,87000,36800,88000"
st "sa_bias_ch3_o"
blo "31000,87800"
tm "WireNameMgr"
)
)
on &113
)
*717 (Wire
uid 4057,0
shape (OrthoPolyLine
uid 4058,0
va (VaSet
vasetType 3
)
xt "37750,89000,39000,89000"
pts [
"37750,89000"
"39000,89000"
]
)
start &469
end &114
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4062,0
va (VaSet
isHidden 1
)
xt "30000,88000,36400,89000"
st "offset_dat_ch3_o"
blo "30000,88800"
tm "WireNameMgr"
)
)
on &115
)
*718 (Wire
uid 4063,0
shape (OrthoPolyLine
uid 4064,0
va (VaSet
vasetType 3
)
xt "37750,90000,39000,90000"
pts [
"37750,90000"
"39000,90000"
]
)
start &470
end &136
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4068,0
va (VaSet
isHidden 1
)
xt "31000,89000,36800,90000"
st "sa_bias_ch4_o"
blo "31000,89800"
tm "WireNameMgr"
)
)
on &137
)
*719 (Wire
uid 4069,0
shape (OrthoPolyLine
uid 4070,0
va (VaSet
vasetType 3
)
xt "37750,91000,39000,91000"
pts [
"37750,91000"
"39000,91000"
]
)
start &471
end &138
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4074,0
va (VaSet
isHidden 1
)
xt "30000,90000,36400,91000"
st "offset_dat_ch4_o"
blo "30000,90800"
tm "WireNameMgr"
)
)
on &139
)
*720 (Wire
uid 4075,0
shape (OrthoPolyLine
uid 4076,0
va (VaSet
vasetType 3
)
xt "37750,92000,39000,92000"
pts [
"37750,92000"
"39000,92000"
]
)
start &472
end &160
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4079,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4080,0
va (VaSet
isHidden 1
)
xt "31000,91000,36800,92000"
st "sa_bias_ch5_o"
blo "31000,91800"
tm "WireNameMgr"
)
)
on &161
)
*721 (Wire
uid 4081,0
shape (OrthoPolyLine
uid 4082,0
va (VaSet
vasetType 3
)
xt "37750,93000,39000,93000"
pts [
"37750,93000"
"39000,93000"
]
)
start &473
end &162
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4086,0
va (VaSet
isHidden 1
)
xt "30000,92000,36400,93000"
st "offset_dat_ch5_o"
blo "30000,92800"
tm "WireNameMgr"
)
)
on &163
)
*722 (Wire
uid 4087,0
shape (OrthoPolyLine
uid 4088,0
va (VaSet
vasetType 3
)
xt "37750,94000,39000,94000"
pts [
"37750,94000"
"39000,94000"
]
)
start &474
end &184
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4091,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4092,0
va (VaSet
isHidden 1
)
xt "31000,93000,36800,94000"
st "sa_bias_ch6_o"
blo "31000,93800"
tm "WireNameMgr"
)
)
on &185
)
*723 (Wire
uid 4093,0
shape (OrthoPolyLine
uid 4094,0
va (VaSet
vasetType 3
)
xt "37750,95000,39000,95000"
pts [
"37750,95000"
"39000,95000"
]
)
start &475
end &186
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4098,0
va (VaSet
isHidden 1
)
xt "30000,94000,36400,95000"
st "offset_dat_ch6_o"
blo "30000,94800"
tm "WireNameMgr"
)
)
on &187
)
*724 (Wire
uid 4099,0
shape (OrthoPolyLine
uid 4100,0
va (VaSet
vasetType 3
)
xt "37750,96000,39000,96000"
pts [
"37750,96000"
"39000,96000"
]
)
start &476
end &208
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4104,0
va (VaSet
isHidden 1
)
xt "31000,95000,36800,96000"
st "sa_bias_ch7_o"
blo "31000,95800"
tm "WireNameMgr"
)
)
on &209
)
*725 (Wire
uid 4105,0
shape (OrthoPolyLine
uid 4106,0
va (VaSet
vasetType 3
)
xt "37750,97000,39000,97000"
pts [
"37750,97000"
"39000,97000"
]
)
start &477
end &210
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4110,0
va (VaSet
isHidden 1
)
xt "30000,96000,36400,97000"
st "offset_dat_ch7_o"
blo "30000,96800"
tm "WireNameMgr"
)
)
on &211
)
*726 (Wire
uid 4111,0
shape (OrthoPolyLine
uid 4112,0
va (VaSet
vasetType 3
)
xt "37750,98000,39000,98000"
pts [
"37750,98000"
"39000,98000"
]
)
start &478
end &212
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4116,0
va (VaSet
isHidden 1
)
xt "31000,97000,36500,98000"
st "filter_coeff0_o"
blo "31000,97800"
tm "WireNameMgr"
)
)
on &213
)
*727 (Wire
uid 4117,0
shape (OrthoPolyLine
uid 4118,0
va (VaSet
vasetType 3
)
xt "37750,99000,39000,99000"
pts [
"37750,99000"
"39000,99000"
]
)
start &480
end &214
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4122,0
va (VaSet
isHidden 1
)
xt "31000,98000,36500,99000"
st "filter_coeff1_o"
blo "31000,98800"
tm "WireNameMgr"
)
)
on &215
)
*728 (Wire
uid 4123,0
shape (OrthoPolyLine
uid 4124,0
va (VaSet
vasetType 3
)
xt "37750,100000,39000,100000"
pts [
"37750,100000"
"39000,100000"
]
)
start &481
end &216
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4128,0
va (VaSet
isHidden 1
)
xt "31000,99000,36500,100000"
st "filter_coeff2_o"
blo "31000,99800"
tm "WireNameMgr"
)
)
on &217
)
*729 (Wire
uid 4129,0
shape (OrthoPolyLine
uid 4130,0
va (VaSet
vasetType 3
)
xt "37750,101000,39000,101000"
pts [
"37750,101000"
"39000,101000"
]
)
start &482
end &218
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4134,0
va (VaSet
isHidden 1
)
xt "31000,100000,36500,101000"
st "filter_coeff3_o"
blo "31000,100800"
tm "WireNameMgr"
)
)
on &219
)
*730 (Wire
uid 4135,0
shape (OrthoPolyLine
uid 4136,0
va (VaSet
vasetType 3
)
xt "37750,102000,39000,102000"
pts [
"37750,102000"
"39000,102000"
]
)
start &483
end &220
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4140,0
va (VaSet
isHidden 1
)
xt "31000,101000,36500,102000"
st "filter_coeff4_o"
blo "31000,101800"
tm "WireNameMgr"
)
)
on &221
)
*731 (Wire
uid 4141,0
shape (OrthoPolyLine
uid 4142,0
va (VaSet
vasetType 3
)
xt "37750,103000,39000,103000"
pts [
"37750,103000"
"39000,103000"
]
)
start &484
end &222
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4146,0
va (VaSet
isHidden 1
)
xt "31000,102000,36500,103000"
st "filter_coeff5_o"
blo "31000,102800"
tm "WireNameMgr"
)
)
on &223
)
*732 (Wire
uid 4147,0
shape (OrthoPolyLine
uid 4148,0
va (VaSet
vasetType 3
)
xt "37750,104000,39000,104000"
pts [
"37750,104000"
"39000,104000"
]
)
start &485
end &224
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4152,0
va (VaSet
isHidden 1
)
xt "31000,103000,36500,104000"
st "filter_coeff6_o"
blo "31000,103800"
tm "WireNameMgr"
)
)
on &225
)
*733 (Wire
uid 4153,0
shape (OrthoPolyLine
uid 4154,0
va (VaSet
vasetType 3
)
xt "37750,105000,39000,105000"
pts [
"37750,105000"
"39000,105000"
]
)
start &486
end &226
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4158,0
va (VaSet
isHidden 1
)
xt "29000,104000,34600,105000"
st "servo_mode_o"
blo "29000,104800"
tm "WireNameMgr"
)
)
on &227
)
*734 (Wire
uid 4159,0
shape (OrthoPolyLine
uid 4160,0
va (VaSet
vasetType 3
)
xt "37750,106000,39000,106000"
pts [
"37750,106000"
"39000,106000"
]
)
start &487
end &228
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4164,0
va (VaSet
isHidden 1
)
xt "29000,105000,35900,106000"
st "ramp_step_size_o"
blo "29000,105800"
tm "WireNameMgr"
)
)
on &229
)
*735 (Wire
uid 4165,0
shape (OrthoPolyLine
uid 4166,0
va (VaSet
vasetType 3
)
xt "37750,107000,39000,107000"
pts [
"37750,107000"
"39000,107000"
]
)
start &488
end &230
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4170,0
va (VaSet
isHidden 1
)
xt "31000,106000,36100,107000"
st "ramp_amp_o"
blo "31000,106800"
tm "WireNameMgr"
)
)
on &231
)
*736 (Wire
uid 4171,0
shape (OrthoPolyLine
uid 4172,0
va (VaSet
vasetType 3
)
xt "37750,108000,39000,108000"
pts [
"37750,108000"
"39000,108000"
]
)
start &489
end &232
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4176,0
va (VaSet
isHidden 1
)
xt "31000,107000,35700,108000"
st "const_val_o"
blo "31000,107800"
tm "WireNameMgr"
)
)
on &233
)
*737 (Wire
uid 4177,0
shape (OrthoPolyLine
uid 4178,0
va (VaSet
vasetType 3
)
xt "37750,109000,39000,109000"
pts [
"37750,109000"
"39000,109000"
]
)
start &490
end &234
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4182,0
va (VaSet
isHidden 1
)
xt "28000,108000,38300,109000"
st "num_ramp_frame_cycles_o"
blo "28000,108800"
tm "WireNameMgr"
)
)
on &235
)
*738 (Wire
uid 4183,0
shape (OrthoPolyLine
uid 4184,0
va (VaSet
vasetType 3
)
xt "11000,49000,21250,109000"
pts [
"11000,49000"
"11000,109000"
"21250,109000"
]
)
start &589
end &491
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4188,0
va (VaSet
isHidden 1
)
xt "9000,108000,10600,109000"
st "dat_i"
blo "9000,108800"
tm "WireNameMgr"
)
)
on &237
)
*739 (Wire
uid 4189,0
shape (OrthoPolyLine
uid 4190,0
va (VaSet
vasetType 3
)
xt "10000,50000,21250,108000"
pts [
"10000,50000"
"10000,108000"
"21250,108000"
]
)
start &595
end &494
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4194,0
va (VaSet
isHidden 1
)
xt "9000,107000,11100,108000"
st "addr_i"
blo "9000,107800"
tm "WireNameMgr"
)
)
on &239
)
*740 (Wire
uid 4195,0
shape (OrthoPolyLine
uid 4196,0
va (VaSet
vasetType 3
)
xt "9000,51000,21250,107000"
pts [
"9000,51000"
"9000,107000"
"21250,107000"
]
)
start &602
end &496
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4200,0
va (VaSet
isHidden 1
)
xt "7000,106000,8700,107000"
st "tga_i"
blo "7000,106800"
tm "WireNameMgr"
)
)
on &241
)
*741 (Wire
uid 4201,0
shape (OrthoPolyLine
uid 4202,0
va (VaSet
vasetType 3
)
xt "3000,52000,21250,105000"
pts [
"3000,52000"
"3000,105000"
"21250,105000"
]
)
start &608
end &498
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4206,0
va (VaSet
isHidden 1
)
xt "19000,104000,20500,105000"
st "we_i"
blo "19000,104800"
tm "WireNameMgr"
)
)
on &243
)
*742 (Wire
uid 4207,0
shape (OrthoPolyLine
uid 4208,0
va (VaSet
vasetType 3
)
xt "7000,53000,21250,106000"
pts [
"7000,53000"
"7000,106000"
"21250,106000"
]
)
start &614
end &500
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4212,0
va (VaSet
isHidden 1
)
xt "19000,105000,20600,106000"
st "stb_i"
blo "19000,105800"
tm "WireNameMgr"
)
)
on &245
)
*743 (Wire
uid 4213,0
shape (OrthoPolyLine
uid 4214,0
va (VaSet
vasetType 3
)
xt "5000,54000,21250,104000"
pts [
"5000,54000"
"5000,104000"
"21250,104000"
]
)
start &620
end &502
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4218,0
va (VaSet
isHidden 1
)
xt "19000,103000,20700,104000"
st "cyc_i"
blo "19000,103800"
tm "WireNameMgr"
)
)
on &247
)
*744 (Wire
uid 4219,0
shape (OrthoPolyLine
uid 4220,0
va (VaSet
vasetType 3
)
xt "37750,27000,61000,111000"
pts [
"37750,111000"
"47000,111000"
"47000,27000"
"61000,27000"
]
)
start &504
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 4223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4224,0
va (VaSet
isHidden 1
)
xt "45000,26000,50600,27000"
st "qa_misc_bank"
blo "45000,26800"
tm "WireNameMgr"
)
)
on &7
)
*745 (Wire
uid 4225,0
shape (OrthoPolyLine
uid 4226,0
va (VaSet
vasetType 3
)
xt "37750,26000,61000,110000"
pts [
"37750,110000"
"46000,110000"
"46000,26000"
"61000,26000"
]
)
start &506
end &511
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 4229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4230,0
va (VaSet
isHidden 1
)
xt "55000,25000,60800,26000"
st "ack_misc_bank"
blo "55000,25800"
tm "WireNameMgr"
)
)
on &13
)
*746 (Wire
uid 4291,0
shape (OrthoPolyLine
uid 4292,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "49000,32000,61000,50000"
pts [
"49000,50000"
"49000,32000"
"61000,32000"
]
)
start &598
end &511
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4298,0
va (VaSet
isHidden 1
)
xt "48000,31000,50100,32000"
st "addr_i"
blo "48000,31800"
tm "WireNameMgr"
)
)
on &239
)
*747 (Wire
uid 4347,0
shape (OrthoPolyLine
uid 4348,0
va (VaSet
vasetType 3
)
xt "64000,26000,65000,26000"
pts [
"64000,26000"
"65000,26000"
]
)
start &511
end &250
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4354,0
va (VaSet
isHidden 1
)
xt "64000,25000,65900,26000"
st "ack_o"
blo "64000,25800"
tm "WireNameMgr"
)
)
on &251
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *748 (PackageList
uid 4494,0
stg "VerticalLayoutStrategy"
textVec [
*749 (Text
uid 4495,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "1000,117000,6400,118000"
st "Package List"
blo "1000,117800"
)
*750 (MLText
uid 4496,0
va (VaSet
isHidden 1
)
xt "1000,118000,11900,121000"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 4497,0
stg "VerticalLayoutStrategy"
textVec [
*751 (Text
uid 4498,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,117000,29100,118000"
st "Compiler Directives"
blo "21000,117800"
)
*752 (Text
uid 4499,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,118000,30600,119000"
st "Pre-module directives:"
blo "21000,118800"
)
*753 (MLText
uid 4500,0
va (VaSet
isHidden 1
)
xt "21000,119000,28500,121000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*754 (Text
uid 4501,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,121000,31100,122000"
st "Post-module directives:"
blo "21000,121800"
)
*755 (MLText
uid 4502,0
va (VaSet
isHidden 1
)
xt "21000,117000,21000,117000"
tm "BdCompilerDirectivesTextMgr"
)
*756 (Text
uid 4503,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,122000,30900,123000"
st "End-module directives:"
blo "21000,122800"
)
*757 (MLText
uid 4504,0
va (VaSet
isHidden 1
)
xt "21000,123000,21000,123000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,895,750"
viewArea "-7700,-1000,155800,130000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 4504,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3400,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*758 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,3500,5600,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*759 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,4500,5400,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*760 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,5500,3000,6500"
st "I0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
gi *761 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*762 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3050,4500"
st "Library"
blo "550,4300"
)
*763 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*764 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1150,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*765 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3400,4500"
st "Library"
blo "900,4300"
)
*766 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
)
*767 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1500,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*768 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3000,4500"
st "Library"
blo "500,4300"
)
*769 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*770 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1100,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*771 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2550,4500"
st "Library"
blo "50,4300"
)
*772 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*773 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,650,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*774 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,4000,4650,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*775 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,5000,3750,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1500,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*776 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*777 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*778 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*779 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,117000,19400,118000"
st "Declarations"
blo "14000,117800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,118000,16300,119000"
st "Ports:"
blo "14000,118800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,213400,17400,214400"
st "Pre User:"
blo "14000,214200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,117000,14000,117000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,214400,21100,215400"
st "Diagram Signals:"
blo "14000,215200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,236200,18700,237200"
st "Post User:"
blo "14000,237000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,117000,14000,117000"
tm "BdDeclarativeTextMgr"
)
)
createCompDecls 0
ordering 1
)
