ALIGNMENT_MODE,VAR_0
APE1_MTYPE,VAR_1
DEFAULT_MTYPE,VAR_2
ELEMENT_SIZE,VAR_3
GRBM_CNTL,VAR_4
INDEX_STRIDE,VAR_5
MTYPE_NC,VAR_6
MTYPE_UC,VAR_7
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT,VAR_8
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT,VAR_9
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT,VAR_10
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT,VAR_11
PIPE_ORDER_TS0,VAR_12
PIPE_ORDER_TS1,VAR_13
PIPE_ORDER_TS2,VAR_14
PIPE_ORDER_TS3,VAR_15
READ_TIMEOUT,VAR_16
REG_SET_FIELD,FUNC_0
RREG32,FUNC_1
SH_MEM_ALIGNMENT_MODE_UNALIGNED,VAR_17
SH_MEM_CONFIG,VAR_18
SH_STATIC_MEM_CONFIG,VAR_19
SPI_ARB_PRIORITY,VAR_20
SWIZZLE_ENABLE,VAR_21
WREG32,FUNC_2
WREG32_FIELD,FUNC_3
gfx_v8_0_config_init,FUNC_4
gfx_v8_0_get_cu_info,FUNC_5
gfx_v8_0_init_compute_vmid,FUNC_6
gfx_v8_0_init_gds_vmid,FUNC_7
gfx_v8_0_select_se_sh,FUNC_8
gfx_v8_0_setup_rb,FUNC_9
gfx_v8_0_tiling_mode_table_init,FUNC_10
mmDMIF_ADDR_CALC,VAR_22
mmGB_ADDR_CONFIG,VAR_23
mmHDP_ADDR_CONFIG,VAR_24
mmPA_SC_FIFO_SIZE,VAR_25
mmSH_MEM_APE1_BASE,VAR_26
mmSH_MEM_APE1_LIMIT,VAR_27
mmSH_MEM_BASES,VAR_28
mmSH_MEM_CONFIG,VAR_29
mmSH_STATIC_MEM_CONFIG,VAR_30
mmSPI_ARB_PRIORITY,VAR_31
mutex_lock,FUNC_11
mutex_unlock,FUNC_12
vi_srbm_select,FUNC_13
gfx_v8_0_constants_init,FUNC_14
adev,VAR_32
tmp,VAR_33
sh_static_mem_cfg,VAR_34
i,VAR_35
