Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 10 19:22:37 2023
| Host         : R9-5950X running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_control_timing_summary_routed.rpt -pb main_control_timing_summary_routed.pb -rpx main_control_timing_summary_routed.rpx -warn_on_violation
| Design       : main_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         53          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        2           
SYNTH-10   Warning           Wide multiplier                                     6           
TIMING-16  Warning           Large setup violation                               3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (95)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: nolabel_line63/baudrate_gen/baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (95)
-------------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.991       -5.967                      3                  665        0.215        0.000                      0                  665        3.000        0.000                       0                   320  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
nolabel_line55/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0         {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line55/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              -1.991       -5.967                      3                  584        0.215        0.000                      0                  584        9.500        0.000                       0                   282  
  clkfbout_clk_wiz_0                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                        3.678        0.000                      0                   65        0.280        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       16.149        0.000                      0                   16        0.586        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line55/inst/clk_in1
  To Clock:  nolabel_line55/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line55/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line55/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -1.991ns,  Total Violation       -5.967ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.991ns  (required time - arrival time)
  Source:                 nolabel_line61/x_counter_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.899ns  (logic 7.681ns (35.074%)  route 14.218ns (64.926%))
  Logic Levels:           27  (CARRY4=8 LUT3=2 LUT4=1 LUT5=4 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.566     1.566    nolabel_line61/clk_out1
    SLICE_X41Y6          FDRE                                         r  nolabel_line61/x_counter_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  nolabel_line61/x_counter_reg[2]_rep__4/Q
                         net (fo=110, routed)         0.884     2.907    nolabel_line61/x_counter_reg[2]_rep__4_n_0
    SLICE_X40Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.031 f  nolabel_line61/rgb_reg[2]_i_6123/O
                         net (fo=22, routed)          1.158     4.189    nolabel_line61/rgb_reg[2]_i_6123_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.313 r  nolabel_line61/rgb_reg[2]_i_6126/O
                         net (fo=4, routed)           0.739     5.052    nolabel_line61/rgb_reg[2]_i_6126_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I0_O)        0.124     5.176 r  nolabel_line61/rgb_reg[2]_i_7009/O
                         net (fo=1, routed)           0.000     5.176    nolabel_line61/rgb_reg[2]_i_7009_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.574 r  nolabel_line61/rgb_reg_reg[2]_i_6653/CO[3]
                         net (fo=1, routed)           0.000     5.574    nolabel_line61/rgb_reg_reg[2]_i_6653_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.688 f  nolabel_line61/rgb_reg_reg[2]_i_6101/CO[3]
                         net (fo=44, routed)          1.055     6.743    nolabel_line61/rgb_reg_reg[2]_i_6101_n_0
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.124     6.867 r  nolabel_line61/rgb_reg[2]_i_6114/O
                         net (fo=2, routed)           0.457     7.325    nolabel_line61/rgb_reg[2]_i_6114_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.449 r  nolabel_line61/rgb_reg[2]_i_6117/O
                         net (fo=1, routed)           0.000     7.449    nolabel_line61/rgb_reg[2]_i_6117_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.850 r  nolabel_line61/rgb_reg_reg[2]_i_5491/CO[3]
                         net (fo=1, routed)           0.000     7.850    nolabel_line61/rgb_reg_reg[2]_i_5491_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.072 r  nolabel_line61/rgb_reg_reg[2]_i_5000/O[0]
                         net (fo=4, routed)           0.881     8.953    nolabel_line61/rgb_reg_reg[2]_i_5000_n_7
    SLICE_X48Y17         LUT6 (Prop_lut6_I2_O)        0.299     9.252 r  nolabel_line61/rgb_reg[2]_i_4665/O
                         net (fo=2, routed)           0.783    10.035    nolabel_line61/rgb_reg[2]_i_4665_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.159 r  nolabel_line61/rgb_reg[2]_i_4669/O
                         net (fo=1, routed)           0.000    10.159    nolabel_line61/rgb_reg[2]_i_4669_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.706 r  nolabel_line61/rgb_reg_reg[2]_i_4417/O[2]
                         net (fo=2, routed)           0.450    11.156    nolabel_line61/rgb_reg_reg[2]_i_4417_n_5
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    11.882 r  nolabel_line61/rgb_reg_reg[2]_i_4660/O[1]
                         net (fo=1, routed)           0.742    12.624    nolabel_line61/rgb_reg_reg[2]_i_4660_n_6
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.303    12.927 r  nolabel_line61/rgb_reg[2]_i_4415/O
                         net (fo=1, routed)           0.000    12.927    nolabel_line61/rgb_reg[2]_i_4415_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.507 r  nolabel_line61/rgb_reg_reg[2]_i_3092/O[2]
                         net (fo=5, routed)           1.120    14.627    nolabel_line61/rgb_reg_reg[2]_i_3092_n_5
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.302    14.929 r  nolabel_line61/rgb_reg[2]_i_3106/O
                         net (fo=2, routed)           0.950    15.878    nolabel_line61/rgb_reg[2]_i_3106_n_0
    SLICE_X56Y25         LUT3 (Prop_lut3_I2_O)        0.124    16.002 r  nolabel_line61/rgb_reg[2]_i_2312/O
                         net (fo=1, routed)           0.000    16.002    nolabel_line61/rgb_reg[2]_i_2312_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.645 r  nolabel_line61/rgb_reg_reg[2]_i_1015/O[3]
                         net (fo=112, routed)         1.691    18.336    nolabel_line61/rgb_reg_reg[2]_i_1015_n_4
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.307    18.643 r  nolabel_line61/rgb_reg[2]_i_3885/O
                         net (fo=1, routed)           0.000    18.643    nolabel_line61/rgb_reg[2]_i_3885_n_0
    SLICE_X51Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 r  nolabel_line61/rgb_reg_reg[2]_i_2341/O
                         net (fo=1, routed)           0.000    18.860    nolabel_line61/rgb_reg_reg[2]_i_2341_n_0
    SLICE_X51Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    18.954 r  nolabel_line61/rgb_reg_reg[2]_i_1029/O
                         net (fo=1, routed)           0.642    19.596    nolabel_line61/rgb_reg_reg[2]_i_1029_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.316    19.912 r  nolabel_line61/rgb_reg[2]_i_405/O
                         net (fo=1, routed)           0.816    20.727    nolabel_line61/rgb_reg[2]_i_405_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.124    20.851 r  nolabel_line61/rgb_reg[2]_i_157/O
                         net (fo=1, routed)           0.000    20.851    nolabel_line61/rgb_reg[2]_i_157_n_0
    SLICE_X49Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    21.068 r  nolabel_line61/rgb_reg_reg[2]_i_66/O
                         net (fo=1, routed)           0.768    21.836    nolabel_line61/nolabel_line58/upperText2[2]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.299    22.135 r  nolabel_line61/rgb_reg[2]_i_18/O
                         net (fo=1, routed)           0.629    22.765    nolabel_line61/rgb_reg[2]_i_18_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    22.889 r  nolabel_line61/rgb_reg[2]_i_4/O
                         net (fo=3, routed)           0.453    23.342    nolabel_line61/rgb_reg[2]_i_4_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.466 r  nolabel_line61/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    23.466    nolabel_line58/rgb_reg_reg[2]_1[2]
    SLICE_X40Y22         FDRE                                         r  nolabel_line58/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.433    21.433    nolabel_line58/clk_out1
    SLICE_X40Y22         FDRE                                         r  nolabel_line58/rgb_reg_reg[2]/C
                         clock pessimism              0.094    21.527    
                         clock uncertainty           -0.084    21.444    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.031    21.475    nolabel_line58/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.475    
                         arrival time                         -23.466    
  -------------------------------------------------------------------
                         slack                                 -1.991    

Slack (VIOLATED) :        -1.991ns  (required time - arrival time)
  Source:                 nolabel_line61/x_counter_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.899ns  (logic 7.681ns (35.074%)  route 14.218ns (64.926%))
  Logic Levels:           27  (CARRY4=8 LUT3=2 LUT4=1 LUT5=4 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.566     1.566    nolabel_line61/clk_out1
    SLICE_X41Y6          FDRE                                         r  nolabel_line61/x_counter_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  nolabel_line61/x_counter_reg[2]_rep__4/Q
                         net (fo=110, routed)         0.884     2.907    nolabel_line61/x_counter_reg[2]_rep__4_n_0
    SLICE_X40Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.031 f  nolabel_line61/rgb_reg[2]_i_6123/O
                         net (fo=22, routed)          1.158     4.189    nolabel_line61/rgb_reg[2]_i_6123_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.313 r  nolabel_line61/rgb_reg[2]_i_6126/O
                         net (fo=4, routed)           0.739     5.052    nolabel_line61/rgb_reg[2]_i_6126_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I0_O)        0.124     5.176 r  nolabel_line61/rgb_reg[2]_i_7009/O
                         net (fo=1, routed)           0.000     5.176    nolabel_line61/rgb_reg[2]_i_7009_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.574 r  nolabel_line61/rgb_reg_reg[2]_i_6653/CO[3]
                         net (fo=1, routed)           0.000     5.574    nolabel_line61/rgb_reg_reg[2]_i_6653_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.688 f  nolabel_line61/rgb_reg_reg[2]_i_6101/CO[3]
                         net (fo=44, routed)          1.055     6.743    nolabel_line61/rgb_reg_reg[2]_i_6101_n_0
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.124     6.867 r  nolabel_line61/rgb_reg[2]_i_6114/O
                         net (fo=2, routed)           0.457     7.325    nolabel_line61/rgb_reg[2]_i_6114_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.449 r  nolabel_line61/rgb_reg[2]_i_6117/O
                         net (fo=1, routed)           0.000     7.449    nolabel_line61/rgb_reg[2]_i_6117_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.850 r  nolabel_line61/rgb_reg_reg[2]_i_5491/CO[3]
                         net (fo=1, routed)           0.000     7.850    nolabel_line61/rgb_reg_reg[2]_i_5491_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.072 r  nolabel_line61/rgb_reg_reg[2]_i_5000/O[0]
                         net (fo=4, routed)           0.881     8.953    nolabel_line61/rgb_reg_reg[2]_i_5000_n_7
    SLICE_X48Y17         LUT6 (Prop_lut6_I2_O)        0.299     9.252 r  nolabel_line61/rgb_reg[2]_i_4665/O
                         net (fo=2, routed)           0.783    10.035    nolabel_line61/rgb_reg[2]_i_4665_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.159 r  nolabel_line61/rgb_reg[2]_i_4669/O
                         net (fo=1, routed)           0.000    10.159    nolabel_line61/rgb_reg[2]_i_4669_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.706 r  nolabel_line61/rgb_reg_reg[2]_i_4417/O[2]
                         net (fo=2, routed)           0.450    11.156    nolabel_line61/rgb_reg_reg[2]_i_4417_n_5
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    11.882 r  nolabel_line61/rgb_reg_reg[2]_i_4660/O[1]
                         net (fo=1, routed)           0.742    12.624    nolabel_line61/rgb_reg_reg[2]_i_4660_n_6
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.303    12.927 r  nolabel_line61/rgb_reg[2]_i_4415/O
                         net (fo=1, routed)           0.000    12.927    nolabel_line61/rgb_reg[2]_i_4415_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.507 r  nolabel_line61/rgb_reg_reg[2]_i_3092/O[2]
                         net (fo=5, routed)           1.120    14.627    nolabel_line61/rgb_reg_reg[2]_i_3092_n_5
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.302    14.929 r  nolabel_line61/rgb_reg[2]_i_3106/O
                         net (fo=2, routed)           0.950    15.878    nolabel_line61/rgb_reg[2]_i_3106_n_0
    SLICE_X56Y25         LUT3 (Prop_lut3_I2_O)        0.124    16.002 r  nolabel_line61/rgb_reg[2]_i_2312/O
                         net (fo=1, routed)           0.000    16.002    nolabel_line61/rgb_reg[2]_i_2312_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.645 r  nolabel_line61/rgb_reg_reg[2]_i_1015/O[3]
                         net (fo=112, routed)         1.691    18.336    nolabel_line61/rgb_reg_reg[2]_i_1015_n_4
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.307    18.643 r  nolabel_line61/rgb_reg[2]_i_3885/O
                         net (fo=1, routed)           0.000    18.643    nolabel_line61/rgb_reg[2]_i_3885_n_0
    SLICE_X51Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 r  nolabel_line61/rgb_reg_reg[2]_i_2341/O
                         net (fo=1, routed)           0.000    18.860    nolabel_line61/rgb_reg_reg[2]_i_2341_n_0
    SLICE_X51Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    18.954 r  nolabel_line61/rgb_reg_reg[2]_i_1029/O
                         net (fo=1, routed)           0.642    19.596    nolabel_line61/rgb_reg_reg[2]_i_1029_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.316    19.912 r  nolabel_line61/rgb_reg[2]_i_405/O
                         net (fo=1, routed)           0.816    20.727    nolabel_line61/rgb_reg[2]_i_405_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.124    20.851 r  nolabel_line61/rgb_reg[2]_i_157/O
                         net (fo=1, routed)           0.000    20.851    nolabel_line61/rgb_reg[2]_i_157_n_0
    SLICE_X49Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    21.068 r  nolabel_line61/rgb_reg_reg[2]_i_66/O
                         net (fo=1, routed)           0.768    21.836    nolabel_line61/nolabel_line58/upperText2[2]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.299    22.135 r  nolabel_line61/rgb_reg[2]_i_18/O
                         net (fo=1, routed)           0.629    22.765    nolabel_line61/rgb_reg[2]_i_18_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    22.889 r  nolabel_line61/rgb_reg[2]_i_4/O
                         net (fo=3, routed)           0.453    23.342    nolabel_line61/rgb_reg[2]_i_4_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.466 r  nolabel_line61/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    23.466    nolabel_line58/rgb_reg_reg[2]_1[0]
    SLICE_X40Y22         FDRE                                         r  nolabel_line58/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.433    21.433    nolabel_line58/clk_out1
    SLICE_X40Y22         FDRE                                         r  nolabel_line58/rgb_reg_reg[0]/C
                         clock pessimism              0.094    21.527    
                         clock uncertainty           -0.084    21.444    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.031    21.475    nolabel_line58/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.475    
                         arrival time                         -23.466    
  -------------------------------------------------------------------
                         slack                                 -1.991    

Slack (VIOLATED) :        -1.985ns  (required time - arrival time)
  Source:                 nolabel_line61/x_counter_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.895ns  (logic 7.681ns (35.081%)  route 14.214ns (64.919%))
  Logic Levels:           27  (CARRY4=8 LUT3=2 LUT4=1 LUT5=4 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.566     1.566    nolabel_line61/clk_out1
    SLICE_X41Y6          FDRE                                         r  nolabel_line61/x_counter_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     2.022 r  nolabel_line61/x_counter_reg[2]_rep__4/Q
                         net (fo=110, routed)         0.884     2.907    nolabel_line61/x_counter_reg[2]_rep__4_n_0
    SLICE_X40Y8          LUT4 (Prop_lut4_I1_O)        0.124     3.031 f  nolabel_line61/rgb_reg[2]_i_6123/O
                         net (fo=22, routed)          1.158     4.189    nolabel_line61/rgb_reg[2]_i_6123_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.124     4.313 r  nolabel_line61/rgb_reg[2]_i_6126/O
                         net (fo=4, routed)           0.739     5.052    nolabel_line61/rgb_reg[2]_i_6126_n_0
    SLICE_X48Y8          LUT5 (Prop_lut5_I0_O)        0.124     5.176 r  nolabel_line61/rgb_reg[2]_i_7009/O
                         net (fo=1, routed)           0.000     5.176    nolabel_line61/rgb_reg[2]_i_7009_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.574 r  nolabel_line61/rgb_reg_reg[2]_i_6653/CO[3]
                         net (fo=1, routed)           0.000     5.574    nolabel_line61/rgb_reg_reg[2]_i_6653_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.688 f  nolabel_line61/rgb_reg_reg[2]_i_6101/CO[3]
                         net (fo=44, routed)          1.055     6.743    nolabel_line61/rgb_reg_reg[2]_i_6101_n_0
    SLICE_X50Y9          LUT3 (Prop_lut3_I2_O)        0.124     6.867 r  nolabel_line61/rgb_reg[2]_i_6114/O
                         net (fo=2, routed)           0.457     7.325    nolabel_line61/rgb_reg[2]_i_6114_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I4_O)        0.124     7.449 r  nolabel_line61/rgb_reg[2]_i_6117/O
                         net (fo=1, routed)           0.000     7.449    nolabel_line61/rgb_reg[2]_i_6117_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.850 r  nolabel_line61/rgb_reg_reg[2]_i_5491/CO[3]
                         net (fo=1, routed)           0.000     7.850    nolabel_line61/rgb_reg_reg[2]_i_5491_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.072 r  nolabel_line61/rgb_reg_reg[2]_i_5000/O[0]
                         net (fo=4, routed)           0.881     8.953    nolabel_line61/rgb_reg_reg[2]_i_5000_n_7
    SLICE_X48Y17         LUT6 (Prop_lut6_I2_O)        0.299     9.252 r  nolabel_line61/rgb_reg[2]_i_4665/O
                         net (fo=2, routed)           0.783    10.035    nolabel_line61/rgb_reg[2]_i_4665_n_0
    SLICE_X49Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.159 r  nolabel_line61/rgb_reg[2]_i_4669/O
                         net (fo=1, routed)           0.000    10.159    nolabel_line61/rgb_reg[2]_i_4669_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.706 r  nolabel_line61/rgb_reg_reg[2]_i_4417/O[2]
                         net (fo=2, routed)           0.450    11.156    nolabel_line61/rgb_reg_reg[2]_i_4417_n_5
    SLICE_X49Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    11.882 r  nolabel_line61/rgb_reg_reg[2]_i_4660/O[1]
                         net (fo=1, routed)           0.742    12.624    nolabel_line61/rgb_reg_reg[2]_i_4660_n_6
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.303    12.927 r  nolabel_line61/rgb_reg[2]_i_4415/O
                         net (fo=1, routed)           0.000    12.927    nolabel_line61/rgb_reg[2]_i_4415_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.507 r  nolabel_line61/rgb_reg_reg[2]_i_3092/O[2]
                         net (fo=5, routed)           1.120    14.627    nolabel_line61/rgb_reg_reg[2]_i_3092_n_5
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.302    14.929 r  nolabel_line61/rgb_reg[2]_i_3106/O
                         net (fo=2, routed)           0.950    15.878    nolabel_line61/rgb_reg[2]_i_3106_n_0
    SLICE_X56Y25         LUT3 (Prop_lut3_I2_O)        0.124    16.002 r  nolabel_line61/rgb_reg[2]_i_2312/O
                         net (fo=1, routed)           0.000    16.002    nolabel_line61/rgb_reg[2]_i_2312_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.645 r  nolabel_line61/rgb_reg_reg[2]_i_1015/O[3]
                         net (fo=112, routed)         1.691    18.336    nolabel_line61/rgb_reg_reg[2]_i_1015_n_4
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.307    18.643 r  nolabel_line61/rgb_reg[2]_i_3885/O
                         net (fo=1, routed)           0.000    18.643    nolabel_line61/rgb_reg[2]_i_3885_n_0
    SLICE_X51Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    18.860 r  nolabel_line61/rgb_reg_reg[2]_i_2341/O
                         net (fo=1, routed)           0.000    18.860    nolabel_line61/rgb_reg_reg[2]_i_2341_n_0
    SLICE_X51Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    18.954 r  nolabel_line61/rgb_reg_reg[2]_i_1029/O
                         net (fo=1, routed)           0.642    19.596    nolabel_line61/rgb_reg_reg[2]_i_1029_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.316    19.912 r  nolabel_line61/rgb_reg[2]_i_405/O
                         net (fo=1, routed)           0.816    20.727    nolabel_line61/rgb_reg[2]_i_405_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.124    20.851 r  nolabel_line61/rgb_reg[2]_i_157/O
                         net (fo=1, routed)           0.000    20.851    nolabel_line61/rgb_reg[2]_i_157_n_0
    SLICE_X49Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    21.068 r  nolabel_line61/rgb_reg_reg[2]_i_66/O
                         net (fo=1, routed)           0.768    21.836    nolabel_line61/nolabel_line58/upperText2[2]
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.299    22.135 r  nolabel_line61/rgb_reg[2]_i_18/O
                         net (fo=1, routed)           0.629    22.765    nolabel_line61/rgb_reg[2]_i_18_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    22.889 r  nolabel_line61/rgb_reg[2]_i_4/O
                         net (fo=3, routed)           0.448    23.337    nolabel_line61/rgb_reg[2]_i_4_n_0
    SLICE_X40Y22         LUT6 (Prop_lut6_I2_O)        0.124    23.461 r  nolabel_line61/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    23.461    nolabel_line58/rgb_reg_reg[2]_1[1]
    SLICE_X40Y22         FDRE                                         r  nolabel_line58/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.433    21.433    nolabel_line58/clk_out1
    SLICE_X40Y22         FDRE                                         r  nolabel_line58/rgb_reg_reg[1]/C
                         clock pessimism              0.094    21.527    
                         clock uncertainty           -0.084    21.444    
    SLICE_X40Y22         FDRE (Setup_fdre_C_D)        0.032    21.476    nolabel_line58/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.476    
                         arrival time                         -23.461    
  -------------------------------------------------------------------
                         slack                                 -1.985    

Slack (MET) :             11.268ns  (required time - arrival time)
  Source:                 nolabel_line58/ball_c_t_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/ball_c_l_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 1.338ns (15.404%)  route 7.348ns (84.596%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.636     1.636    nolabel_line58/clk_out1
    SLICE_X0Y10          FDCE                                         r  nolabel_line58/ball_c_t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  nolabel_line58/ball_c_t_reg[16]/Q
                         net (fo=10, routed)          1.645     3.700    nolabel_line58/ball_c_t[16]
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299     3.999 f  nolabel_line58/player1_score_digit1[3]_i_14/O
                         net (fo=1, routed)           0.452     4.451    nolabel_line58/player1_score_digit1[3]_i_14_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.575 r  nolabel_line58/player1_score_digit1[3]_i_10/O
                         net (fo=1, routed)           0.591     5.167    nolabel_line58/player1_score_digit1[3]_i_10_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.291 f  nolabel_line58/player1_score_digit1[3]_i_6/O
                         net (fo=2, routed)           0.685     5.976    nolabel_line58/player1_score_digit1[3]_i_6_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.100 f  nolabel_line58/player2_score_digit2[3]_i_3/O
                         net (fo=3, routed)           1.008     7.108    nolabel_line58/scoreChecker2
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.232 f  nolabel_line58/vertical_velocity_reg[30]_i_3/O
                         net (fo=72, routed)          2.967    10.198    nolabel_line58/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124    10.322 r  nolabel_line58/ball_c_l[0]_i_1/O
                         net (fo=1, routed)           0.000    10.322    nolabel_line58/ball_c_l[0]_i_1_n_0
    SLICE_X6Y7           FDCE                                         r  nolabel_line58/ball_c_l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.516    21.516    nolabel_line58/clk_out1
    SLICE_X6Y7           FDCE                                         r  nolabel_line58/ball_c_l_reg[0]/C
                         clock pessimism              0.080    21.596    
                         clock uncertainty           -0.084    21.513    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.077    21.590    nolabel_line58/ball_c_l_reg[0]
  -------------------------------------------------------------------
                         required time                         21.590    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                 11.268    

Slack (MET) :             11.282ns  (required time - arrival time)
  Source:                 nolabel_line58/ball_c_t_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/ball_c_l_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 1.338ns (15.422%)  route 7.338ns (84.578%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.636     1.636    nolabel_line58/clk_out1
    SLICE_X0Y10          FDCE                                         r  nolabel_line58/ball_c_t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     2.055 f  nolabel_line58/ball_c_t_reg[16]/Q
                         net (fo=10, routed)          1.645     3.700    nolabel_line58/ball_c_t[16]
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299     3.999 r  nolabel_line58/player1_score_digit1[3]_i_14/O
                         net (fo=1, routed)           0.452     4.451    nolabel_line58/player1_score_digit1[3]_i_14_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.575 f  nolabel_line58/player1_score_digit1[3]_i_10/O
                         net (fo=1, routed)           0.591     5.167    nolabel_line58/player1_score_digit1[3]_i_10_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.291 r  nolabel_line58/player1_score_digit1[3]_i_6/O
                         net (fo=2, routed)           0.685     5.976    nolabel_line58/player1_score_digit1[3]_i_6_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  nolabel_line58/player2_score_digit2[3]_i_3/O
                         net (fo=3, routed)           1.008     7.108    nolabel_line58/scoreChecker2
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.232 r  nolabel_line58/vertical_velocity_reg[30]_i_3/O
                         net (fo=72, routed)          2.957    10.188    nolabel_line58/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124    10.312 r  nolabel_line58/ball_c_l[2]_i_1/O
                         net (fo=1, routed)           0.000    10.312    nolabel_line58/ball_c_l[2]_i_1_n_0
    SLICE_X6Y7           FDPE                                         r  nolabel_line58/ball_c_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.516    21.516    nolabel_line58/clk_out1
    SLICE_X6Y7           FDPE                                         r  nolabel_line58/ball_c_l_reg[2]/C
                         clock pessimism              0.080    21.596    
                         clock uncertainty           -0.084    21.513    
    SLICE_X6Y7           FDPE (Setup_fdpe_C_D)        0.081    21.594    nolabel_line58/ball_c_l_reg[2]
  -------------------------------------------------------------------
                         required time                         21.594    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 11.282    

Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 nolabel_line58/ball_c_t_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/ball_c_l_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 1.364ns (15.657%)  route 7.348ns (84.343%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.636     1.636    nolabel_line58/clk_out1
    SLICE_X0Y10          FDCE                                         r  nolabel_line58/ball_c_t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  nolabel_line58/ball_c_t_reg[16]/Q
                         net (fo=10, routed)          1.645     3.700    nolabel_line58/ball_c_t[16]
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299     3.999 f  nolabel_line58/player1_score_digit1[3]_i_14/O
                         net (fo=1, routed)           0.452     4.451    nolabel_line58/player1_score_digit1[3]_i_14_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.575 r  nolabel_line58/player1_score_digit1[3]_i_10/O
                         net (fo=1, routed)           0.591     5.167    nolabel_line58/player1_score_digit1[3]_i_10_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.291 f  nolabel_line58/player1_score_digit1[3]_i_6/O
                         net (fo=2, routed)           0.685     5.976    nolabel_line58/player1_score_digit1[3]_i_6_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.100 f  nolabel_line58/player2_score_digit2[3]_i_3/O
                         net (fo=3, routed)           1.008     7.108    nolabel_line58/scoreChecker2
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.232 f  nolabel_line58/vertical_velocity_reg[30]_i_3/O
                         net (fo=72, routed)          2.967    10.198    nolabel_line58/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.150    10.348 r  nolabel_line58/ball_c_l[1]_i_1/O
                         net (fo=1, routed)           0.000    10.348    nolabel_line58/ball_c_l[1]_i_1_n_0
    SLICE_X6Y7           FDCE                                         r  nolabel_line58/ball_c_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.516    21.516    nolabel_line58/clk_out1
    SLICE_X6Y7           FDCE                                         r  nolabel_line58/ball_c_l_reg[1]/C
                         clock pessimism              0.080    21.596    
                         clock uncertainty           -0.084    21.513    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.118    21.631    nolabel_line58/ball_c_l_reg[1]
  -------------------------------------------------------------------
                         required time                         21.631    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 11.283    

Slack (MET) :             11.291ns  (required time - arrival time)
  Source:                 nolabel_line58/ball_c_t_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/ball_c_l_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.704ns  (logic 1.366ns (15.694%)  route 7.338ns (84.306%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.636     1.636    nolabel_line58/clk_out1
    SLICE_X0Y10          FDCE                                         r  nolabel_line58/ball_c_t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     2.055 f  nolabel_line58/ball_c_t_reg[16]/Q
                         net (fo=10, routed)          1.645     3.700    nolabel_line58/ball_c_t[16]
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299     3.999 r  nolabel_line58/player1_score_digit1[3]_i_14/O
                         net (fo=1, routed)           0.452     4.451    nolabel_line58/player1_score_digit1[3]_i_14_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.575 f  nolabel_line58/player1_score_digit1[3]_i_10/O
                         net (fo=1, routed)           0.591     5.167    nolabel_line58/player1_score_digit1[3]_i_10_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.291 r  nolabel_line58/player1_score_digit1[3]_i_6/O
                         net (fo=2, routed)           0.685     5.976    nolabel_line58/player1_score_digit1[3]_i_6_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  nolabel_line58/player2_score_digit2[3]_i_3/O
                         net (fo=3, routed)           1.008     7.108    nolabel_line58/scoreChecker2
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.232 r  nolabel_line58/vertical_velocity_reg[30]_i_3/O
                         net (fo=72, routed)          2.957    10.188    nolabel_line58/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.152    10.340 r  nolabel_line58/ball_c_l[3]_i_1/O
                         net (fo=1, routed)           0.000    10.340    nolabel_line58/ball_c_l[3]_i_1_n_0
    SLICE_X6Y7           FDPE                                         r  nolabel_line58/ball_c_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.516    21.516    nolabel_line58/clk_out1
    SLICE_X6Y7           FDPE                                         r  nolabel_line58/ball_c_l_reg[3]/C
                         clock pessimism              0.080    21.596    
                         clock uncertainty           -0.084    21.513    
    SLICE_X6Y7           FDPE (Setup_fdpe_C_D)        0.118    21.631    nolabel_line58/ball_c_l_reg[3]
  -------------------------------------------------------------------
                         required time                         21.631    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                 11.291    

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 nolabel_line58/ball_c_t_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/vertical_velocity_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 1.586ns (18.357%)  route 7.054ns (81.643%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.636     1.636    nolabel_line58/clk_out1
    SLICE_X0Y10          FDCE                                         r  nolabel_line58/ball_c_t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     2.055 f  nolabel_line58/ball_c_t_reg[16]/Q
                         net (fo=10, routed)          1.645     3.700    nolabel_line58/ball_c_t[16]
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299     3.999 r  nolabel_line58/player1_score_digit1[3]_i_14/O
                         net (fo=1, routed)           0.452     4.451    nolabel_line58/player1_score_digit1[3]_i_14_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.575 f  nolabel_line58/player1_score_digit1[3]_i_10/O
                         net (fo=1, routed)           0.591     5.167    nolabel_line58/player1_score_digit1[3]_i_10_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.291 r  nolabel_line58/player1_score_digit1[3]_i_6/O
                         net (fo=2, routed)           0.685     5.976    nolabel_line58/player1_score_digit1[3]_i_6_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  nolabel_line58/player2_score_digit2[3]_i_3/O
                         net (fo=3, routed)           1.008     7.108    nolabel_line58/scoreChecker2
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.232 r  nolabel_line58/vertical_velocity_reg[30]_i_3/O
                         net (fo=72, routed)          1.599     8.831    nolabel_line58/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  nolabel_line58/vertical_velocity_reg[1]_i_2/O
                         net (fo=2, routed)           0.299     9.253    nolabel_line58/vertical_velocity_reg[1]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.377 r  nolabel_line58/vertical_velocity_reg[30]_i_4/O
                         net (fo=3, routed)           0.775    10.152    nolabel_line58/vertical_velocity_reg[30]_i_4_n_0
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.124    10.276 r  nolabel_line58/vertical_velocity_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.276    nolabel_line58/vertical_velocity_reg[1]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  nolabel_line58/vertical_velocity_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.514    21.514    nolabel_line58/clk_out1
    SLICE_X2Y13          FDCE                                         r  nolabel_line58/vertical_velocity_reg_reg[1]/C
                         clock pessimism              0.094    21.608    
                         clock uncertainty           -0.084    21.525    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.079    21.604    nolabel_line58/vertical_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.604    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                 11.327    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 nolabel_line58/ball_c_t_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/vertical_velocity_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 1.586ns (18.393%)  route 7.037ns (81.607%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.636     1.636    nolabel_line58/clk_out1
    SLICE_X0Y10          FDCE                                         r  nolabel_line58/ball_c_t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     2.055 f  nolabel_line58/ball_c_t_reg[16]/Q
                         net (fo=10, routed)          1.645     3.700    nolabel_line58/ball_c_t[16]
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299     3.999 r  nolabel_line58/player1_score_digit1[3]_i_14/O
                         net (fo=1, routed)           0.452     4.451    nolabel_line58/player1_score_digit1[3]_i_14_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.575 f  nolabel_line58/player1_score_digit1[3]_i_10/O
                         net (fo=1, routed)           0.591     5.167    nolabel_line58/player1_score_digit1[3]_i_10_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.291 r  nolabel_line58/player1_score_digit1[3]_i_6/O
                         net (fo=2, routed)           0.685     5.976    nolabel_line58/player1_score_digit1[3]_i_6_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.100 r  nolabel_line58/player2_score_digit2[3]_i_3/O
                         net (fo=3, routed)           1.008     7.108    nolabel_line58/scoreChecker2
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.232 r  nolabel_line58/vertical_velocity_reg[30]_i_3/O
                         net (fo=72, routed)          1.599     8.831    nolabel_line58/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  nolabel_line58/vertical_velocity_reg[1]_i_2/O
                         net (fo=2, routed)           0.299     9.253    nolabel_line58/vertical_velocity_reg[1]_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.377 r  nolabel_line58/vertical_velocity_reg[30]_i_4/O
                         net (fo=3, routed)           0.758    10.135    nolabel_line58/vertical_velocity_reg[30]_i_4_n_0
    SLICE_X2Y13          LUT4 (Prop_lut4_I2_O)        0.124    10.259 r  nolabel_line58/vertical_velocity_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.259    nolabel_line58/vertical_velocity_reg[0]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  nolabel_line58/vertical_velocity_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.514    21.514    nolabel_line58/clk_out1
    SLICE_X2Y13          FDCE                                         r  nolabel_line58/vertical_velocity_reg_reg[0]/C
                         clock pessimism              0.094    21.608    
                         clock uncertainty           -0.084    21.525    
    SLICE_X2Y13          FDCE (Setup_fdce_C_D)        0.079    21.604    nolabel_line58/vertical_velocity_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.604    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 nolabel_line58/ball_c_t_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/ball_c_t_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 1.338ns (15.682%)  route 7.194ns (84.318%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.636     1.636    nolabel_line58/clk_out1
    SLICE_X0Y10          FDCE                                         r  nolabel_line58/ball_c_t_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  nolabel_line58/ball_c_t_reg[16]/Q
                         net (fo=10, routed)          1.645     3.700    nolabel_line58/ball_c_t[16]
    SLICE_X8Y12          LUT2 (Prop_lut2_I1_O)        0.299     3.999 f  nolabel_line58/player1_score_digit1[3]_i_14/O
                         net (fo=1, routed)           0.452     4.451    nolabel_line58/player1_score_digit1[3]_i_14_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124     4.575 r  nolabel_line58/player1_score_digit1[3]_i_10/O
                         net (fo=1, routed)           0.591     5.167    nolabel_line58/player1_score_digit1[3]_i_10_n_0
    SLICE_X8Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.291 f  nolabel_line58/player1_score_digit1[3]_i_6/O
                         net (fo=2, routed)           0.685     5.976    nolabel_line58/player1_score_digit1[3]_i_6_n_0
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124     6.100 f  nolabel_line58/player2_score_digit2[3]_i_3/O
                         net (fo=3, routed)           1.008     7.108    nolabel_line58/scoreChecker2
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.232 f  nolabel_line58/vertical_velocity_reg[30]_i_3/O
                         net (fo=72, routed)          2.813    10.044    nolabel_line58/vertical_velocity_reg[30]_i_3_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.124    10.168 r  nolabel_line58/ball_c_t[6]_i_1/O
                         net (fo=1, routed)           0.000    10.168    nolabel_line58/ball_c_t[6]_i_1_n_0
    SLICE_X6Y7           FDCE                                         r  nolabel_line58/ball_c_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.516    21.516    nolabel_line58/clk_out1
    SLICE_X6Y7           FDCE                                         r  nolabel_line58/ball_c_t_reg[6]/C
                         clock pessimism              0.080    21.596    
                         clock uncertainty           -0.084    21.513    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.079    21.592    nolabel_line58/ball_c_t_reg[6]
  -------------------------------------------------------------------
                         required time                         21.592    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 11.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 nolabel_line61/counter_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line61/counter_h_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.202%)  route 0.173ns (47.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.596     0.596    nolabel_line61/clk_out1
    SLICE_X0Y0           FDCE                                         r  nolabel_line61/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.737 r  nolabel_line61/counter_h_reg[0]/Q
                         net (fo=8, routed)           0.173     0.910    nolabel_line61/counter_h_reg[0]
    SLICE_X2Y0           LUT3 (Prop_lut3_I1_O)        0.048     0.958 r  nolabel_line61/counter_h[2]_i_1/O
                         net (fo=1, routed)           0.000     0.958    nolabel_line61/p_0_in__2[2]
    SLICE_X2Y0           FDCE                                         r  nolabel_line61/counter_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.867     0.867    nolabel_line61/clk_out1
    SLICE_X2Y0           FDCE                                         r  nolabel_line61/counter_h_reg[2]/C
                         clock pessimism             -0.255     0.612    
    SLICE_X2Y0           FDCE (Hold_fdce_C_D)         0.131     0.743    nolabel_line61/counter_h_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 nolabel_line61/counter_v_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line61/counter_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.594     0.594    nolabel_line61/clk_out1
    SLICE_X6Y2           FDCE                                         r  nolabel_line61/counter_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     0.758 r  nolabel_line61/counter_v_reg[7]/Q
                         net (fo=6, routed)           0.115     0.873    nolabel_line61/counter_v_reg[7]
    SLICE_X7Y2           LUT6 (Prop_lut6_I2_O)        0.045     0.918 r  nolabel_line61/counter_v[9]_i_2/O
                         net (fo=1, routed)           0.000     0.918    nolabel_line61/p_0_in__0__0[9]
    SLICE_X7Y2           FDCE                                         r  nolabel_line61/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.865     0.865    nolabel_line61/clk_out1
    SLICE_X7Y2           FDCE                                         r  nolabel_line61/counter_v_reg[9]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X7Y2           FDCE (Hold_fdce_C_D)         0.091     0.698    nolabel_line61/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 nolabel_line61/counter_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line61/counter_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.803%)  route 0.173ns (48.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.596     0.596    nolabel_line61/clk_out1
    SLICE_X0Y0           FDCE                                         r  nolabel_line61/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.737 r  nolabel_line61/counter_h_reg[0]/Q
                         net (fo=8, routed)           0.173     0.910    nolabel_line61/counter_h_reg[0]
    SLICE_X2Y0           LUT2 (Prop_lut2_I1_O)        0.045     0.955 r  nolabel_line61/counter_h[1]_i_1/O
                         net (fo=1, routed)           0.000     0.955    nolabel_line61/p_0_in__2[1]
    SLICE_X2Y0           FDCE                                         r  nolabel_line61/counter_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.867     0.867    nolabel_line61/clk_out1
    SLICE_X2Y0           FDCE                                         r  nolabel_line61/counter_h_reg[1]/C
                         clock pessimism             -0.255     0.612    
    SLICE_X2Y0           FDCE (Hold_fdce_C_D)         0.120     0.732    nolabel_line61/counter_h_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 nolabel_line61/counter_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line61/counter_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.232%)  route 0.177ns (48.768%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.596     0.596    nolabel_line61/clk_out1
    SLICE_X0Y0           FDCE                                         r  nolabel_line61/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     0.737 r  nolabel_line61/counter_h_reg[0]/Q
                         net (fo=8, routed)           0.177     0.914    nolabel_line61/counter_h_reg[0]
    SLICE_X2Y0           LUT4 (Prop_lut4_I2_O)        0.045     0.959 r  nolabel_line61/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000     0.959    nolabel_line61/p_0_in__2[3]
    SLICE_X2Y0           FDCE                                         r  nolabel_line61/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.867     0.867    nolabel_line61/clk_out1
    SLICE_X2Y0           FDCE                                         r  nolabel_line61/counter_h_reg[3]/C
                         clock pessimism             -0.255     0.612    
    SLICE_X2Y0           FDCE (Hold_fdce_C_D)         0.121     0.733    nolabel_line61/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 nolabel_line61/counter_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line61/counter_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.151%)  route 0.105ns (29.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.594     0.594    nolabel_line61/clk_out1
    SLICE_X6Y1           FDCE                                         r  nolabel_line61/counter_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.148     0.742 r  nolabel_line61/counter_v_reg[4]/Q
                         net (fo=10, routed)          0.105     0.846    nolabel_line61/counter_v_reg[4]
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.098     0.944 r  nolabel_line61/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.944    nolabel_line61/p_0_in__0__0[5]
    SLICE_X6Y1           FDCE                                         r  nolabel_line61/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.865     0.865    nolabel_line61/clk_out1
    SLICE_X6Y1           FDCE                                         r  nolabel_line61/counter_v_reg[5]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.120     0.714    nolabel_line61/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 nolabel_line61/counter_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line61/counter_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.960%)  route 0.141ns (43.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.596     0.596    nolabel_line61/clk_out1
    SLICE_X1Y0           FDCE                                         r  nolabel_line61/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     0.737 r  nolabel_line61/counter_h_reg[5]/Q
                         net (fo=5, routed)           0.141     0.877    nolabel_line61/counter_h_reg[5]
    SLICE_X1Y0           LUT4 (Prop_lut4_I2_O)        0.045     0.922 r  nolabel_line61/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000     0.922    nolabel_line61/p_0_in__2[5]
    SLICE_X1Y0           FDCE                                         r  nolabel_line61/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.867     0.867    nolabel_line61/clk_out1
    SLICE_X1Y0           FDCE                                         r  nolabel_line61/counter_h_reg[5]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.091     0.687    nolabel_line61/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line58/topbar_l_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/topbar_l_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.556     0.556    nolabel_line58/clk_out1
    SLICE_X8Y22          FDCE                                         r  nolabel_line58/topbar_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     0.720 r  nolabel_line58/topbar_l_reg[3]/Q
                         net (fo=14, routed)          0.079     0.799    nolabel_line58/topbar_l_reg[9]_0[2]
    SLICE_X8Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.928 r  nolabel_line58/topbar_l_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.928    nolabel_line58/topbar_l_reg[1]_i_2_n_4
    SLICE_X8Y22          FDCE                                         r  nolabel_line58/topbar_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.823     0.823    nolabel_line58/clk_out1
    SLICE_X8Y22          FDCE                                         r  nolabel_line58/topbar_l_reg[4]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X8Y22          FDCE (Hold_fdce_C_D)         0.134     0.690    nolabel_line58/topbar_l_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line58/vertical_velocity_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/vertical_velocity_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.591     0.591    nolabel_line58/clk_out1
    SLICE_X2Y13          FDCE                                         r  nolabel_line58/vertical_velocity_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     0.755 r  nolabel_line58/vertical_velocity_reg_reg[1]/Q
                         net (fo=2, routed)           0.151     0.906    nolabel_line58/vertical_velocity_reg_reg_n_0_[1]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     0.951 r  nolabel_line58/vertical_velocity_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.951    nolabel_line58/vertical_velocity_reg[1]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  nolabel_line58/vertical_velocity_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.861     0.861    nolabel_line58/clk_out1
    SLICE_X2Y13          FDCE                                         r  nolabel_line58/vertical_velocity_reg_reg[1]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.121     0.712    nolabel_line58/vertical_velocity_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 nolabel_line61/counter_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line61/counter_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.594     0.594    nolabel_line61/clk_out1
    SLICE_X7Y0           FDCE                                         r  nolabel_line61/counter_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.141     0.735 r  nolabel_line61/counter_v_reg[6]/Q
                         net (fo=7, routed)           0.152     0.887    nolabel_line61/counter_v_reg[6]
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.045     0.932 r  nolabel_line61/counter_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.932    nolabel_line61/p_0_in__0__0[6]
    SLICE_X7Y0           FDCE                                         r  nolabel_line61/counter_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.865     0.865    nolabel_line61/clk_out1
    SLICE_X7Y0           FDCE                                         r  nolabel_line61/counter_v_reg[6]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X7Y0           FDCE (Hold_fdce_C_D)         0.092     0.686    nolabel_line61/counter_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line58/refresh_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line58/refresh_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.563     0.563    nolabel_line58/clk_out1
    SLICE_X12Y37         FDRE                                         r  nolabel_line58/refresh_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  nolabel_line58/refresh_reg_reg[0]/Q
                         net (fo=3, routed)           0.175     0.902    nolabel_line58/refresh_reg[0]
    SLICE_X12Y37         LUT1 (Prop_lut1_I0_O)        0.043     0.945 r  nolabel_line58/refresh_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.945    nolabel_line58/refresh_next0[0]
    SLICE_X12Y37         FDRE                                         r  nolabel_line58/refresh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.832     0.832    nolabel_line58/clk_out1
    SLICE_X12Y37         FDRE                                         r  nolabel_line58/refresh_reg_reg[0]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.133     0.696    nolabel_line58/refresh_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line55/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    nolabel_line55/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y37     player1_score_digit1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y37     player1_score_digit1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y37     player1_score_digit1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y37     player1_score_digit1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X30Y37     player1_score_digit2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X30Y37     player1_score_digit2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X29Y37     player1_score_digit2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X29Y37     player1_score_digit2_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y37     player1_score_digit2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y37     player1_score_digit2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y37     player1_score_digit1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y37     player1_score_digit2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y37     player1_score_digit2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line55/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    nolabel_line55/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line55/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.271ns (38.768%)  route 3.587ns (61.232%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.176    10.939    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    nolabel_line63/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.271ns (38.768%)  route 3.587ns (61.232%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.176    10.939    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    nolabel_line63/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.271ns (38.768%)  route 3.587ns (61.232%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.176    10.939    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    nolabel_line63/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 2.271ns (38.768%)  route 3.587ns (61.232%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.176    10.939    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.440    14.781    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.300    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X36Y36         FDRE (Setup_fdre_C_R)       -0.429    14.617    nolabel_line63/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 2.271ns (39.387%)  route 3.495ns (60.613%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.084    10.847    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[4]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    nolabel_line63/baudrate_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 2.271ns (39.387%)  route 3.495ns (60.613%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.084    10.847    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[5]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    nolabel_line63/baudrate_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 2.271ns (39.387%)  route 3.495ns (60.613%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.084    10.847    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[6]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    nolabel_line63/baudrate_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 2.271ns (39.387%)  route 3.495ns (60.613%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.084    10.847    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.441    14.782    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[7]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    nolabel_line63/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.271ns (39.724%)  route 3.446ns (60.276%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.035    10.798    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y38         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y38         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[10]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    nolabel_line63/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  3.796    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.271ns (39.724%)  route 3.446ns (60.276%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.081    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  nolabel_line63/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.648     6.185    nolabel_line63/baudrate_gen/counter_reg[0]
    SLICE_X37Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.765 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.765    nolabel_line63/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.879 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.879    nolabel_line63/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.993 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.993    nolabel_line63/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.107 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.107    nolabel_line63/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.221 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.221    nolabel_line63/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.335 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.335    nolabel_line63/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.574 f  nolabel_line63/baudrate_gen/counter_reg[0]_i_11/O[2]
                         net (fo=1, routed)           0.957     8.531    nolabel_line63/baudrate_gen/p_0_in__1[27]
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.302     8.833 f  nolabel_line63/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.806     9.639    nolabel_line63/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.763 r  nolabel_line63/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.035    10.798    nolabel_line63/baudrate_gen/clear
    SLICE_X36Y38         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y38         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[11]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X36Y38         FDRE (Setup_fdre_C_R)       -0.429    14.594    nolabel_line63/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  3.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line63/baudrate_gen/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.716    nolabel_line63/baudrate_gen/counter_reg[2]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.827    nolabel_line63/baudrate_gen/counter_reg[0]_i_2_n_5
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    nolabel_line63/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line63/baudrate_gen/counter_reg[18]/Q
                         net (fo=2, routed)           0.133     1.719    nolabel_line63/baudrate_gen/counter_reg[18]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  nolabel_line63/baudrate_gen/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    nolabel_line63/baudrate_gen/counter_reg[16]_i_1_n_5
    SLICE_X36Y40         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y40         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line63/baudrate_gen/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y41         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line63/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.719    nolabel_line63/baudrate_gen/counter_reg[22]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  nolabel_line63/baudrate_gen/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    nolabel_line63/baudrate_gen/counter_reg[20]_i_1_n_5
    SLICE_X36Y41         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y41         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[22]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line63/baudrate_gen/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line63/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.719    nolabel_line63/baudrate_gen/counter_reg[26]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  nolabel_line63/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    nolabel_line63/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X36Y42         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y42         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line63/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y43         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line63/baudrate_gen/counter_reg[30]/Q
                         net (fo=2, routed)           0.133     1.720    nolabel_line63/baudrate_gen/counter_reg[30]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  nolabel_line63/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    nolabel_line63/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y43         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line63/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line63/baudrate_gen/counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.717    nolabel_line63/baudrate_gen/counter_reg[6]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  nolabel_line63/baudrate_gen/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    nolabel_line63/baudrate_gen/counter_reg[4]_i_1_n_5
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y37         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[6]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    nolabel_line63/baudrate_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y38         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line63/baudrate_gen/counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.718    nolabel_line63/baudrate_gen/counter_reg[10]
    SLICE_X36Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  nolabel_line63/baudrate_gen/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    nolabel_line63/baudrate_gen/counter_reg[8]_i_1_n_5
    SLICE_X36Y38         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y38         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[10]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    nolabel_line63/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y39         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line63/baudrate_gen/counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.718    nolabel_line63/baudrate_gen/counter_reg[14]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  nolabel_line63/baudrate_gen/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    nolabel_line63/baudrate_gen/counter_reg[12]_i_1_n_5
    SLICE_X36Y39         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y39         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[14]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    nolabel_line63/baudrate_gen/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/baud_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y45         FDRE                                         r  nolabel_line63/baudrate_gen/baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line63/baudrate_gen/baud_reg/Q
                         net (fo=2, routed)           0.185     1.772    nolabel_line63/baudrate_gen/baud
    SLICE_X36Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  nolabel_line63/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     1.817    nolabel_line63/baudrate_gen/baud_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  nolabel_line63/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y45         FDRE                                         r  nolabel_line63/baudrate_gen/baud_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    nolabel_line63/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line63/baudrate_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line63/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line63/baudrate_gen/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.716    nolabel_line63/baudrate_gen/counter_reg[2]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.860 r  nolabel_line63/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.860    nolabel_line63/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    nolabel_line63/baudrate_gen/clk
    SLICE_X36Y36         FDRE                                         r  nolabel_line63/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    nolabel_line63/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   nolabel_line63/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y36   nolabel_line63/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   nolabel_line63/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   nolabel_line63/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   nolabel_line63/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y39   nolabel_line63/baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   nolabel_line63/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line63/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line63/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   nolabel_line63/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   nolabel_line63/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   nolabel_line63/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   nolabel_line63/baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line63/baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   nolabel_line63/baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   nolabel_line63/baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36   nolabel_line63/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   nolabel_line63/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   nolabel_line63/baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   nolabel_line63/baudrate_gen/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.149ns  (required time - arrival time)
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.040%)  route 2.521ns (74.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.561     1.561    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  player1_score_digit1_reg[0]/Q
                         net (fo=149, routed)         0.946     2.926    player1_score_digit1[0]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.299     3.225 f  player1_score_digit1[3]_i_5/O
                         net (fo=1, routed)           0.689     3.915    player1_score_digit1[3]_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.039 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     4.924    player1_score_digit1[3]_i_3_n_0
    SLICE_X31Y37         FDCE                                         f  player1_score_digit1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441    21.441    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[0]/C
                         clock pessimism              0.120    21.561    
                         clock uncertainty           -0.084    21.478    
    SLICE_X31Y37         FDCE (Recov_fdce_C_CLR)     -0.405    21.073    player1_score_digit1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 16.149    

Slack (MET) :             16.149ns  (required time - arrival time)
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.040%)  route 2.521ns (74.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.561     1.561    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  player1_score_digit1_reg[0]/Q
                         net (fo=149, routed)         0.946     2.926    player1_score_digit1[0]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.299     3.225 f  player1_score_digit1[3]_i_5/O
                         net (fo=1, routed)           0.689     3.915    player1_score_digit1[3]_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.039 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     4.924    player1_score_digit1[3]_i_3_n_0
    SLICE_X31Y37         FDCE                                         f  player1_score_digit1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441    21.441    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[1]/C
                         clock pessimism              0.120    21.561    
                         clock uncertainty           -0.084    21.478    
    SLICE_X31Y37         FDCE (Recov_fdce_C_CLR)     -0.405    21.073    player1_score_digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 16.149    

Slack (MET) :             16.149ns  (required time - arrival time)
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.040%)  route 2.521ns (74.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.561     1.561    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  player1_score_digit1_reg[0]/Q
                         net (fo=149, routed)         0.946     2.926    player1_score_digit1[0]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.299     3.225 f  player1_score_digit1[3]_i_5/O
                         net (fo=1, routed)           0.689     3.915    player1_score_digit1[3]_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.039 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     4.924    player1_score_digit1[3]_i_3_n_0
    SLICE_X31Y37         FDCE                                         f  player1_score_digit1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441    21.441    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[2]/C
                         clock pessimism              0.120    21.561    
                         clock uncertainty           -0.084    21.478    
    SLICE_X31Y37         FDCE (Recov_fdce_C_CLR)     -0.405    21.073    player1_score_digit1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 16.149    

Slack (MET) :             16.149ns  (required time - arrival time)
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.040%)  route 2.521ns (74.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.561     1.561    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  player1_score_digit1_reg[0]/Q
                         net (fo=149, routed)         0.946     2.926    player1_score_digit1[0]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.299     3.225 f  player1_score_digit1[3]_i_5/O
                         net (fo=1, routed)           0.689     3.915    player1_score_digit1[3]_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.039 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     4.924    player1_score_digit1[3]_i_3_n_0
    SLICE_X31Y37         FDCE                                         f  player1_score_digit1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441    21.441    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[3]/C
                         clock pessimism              0.120    21.561    
                         clock uncertainty           -0.084    21.478    
    SLICE_X31Y37         FDCE (Recov_fdce_C_CLR)     -0.405    21.073    player1_score_digit1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 16.149    

Slack (MET) :             16.171ns  (required time - arrival time)
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.040%)  route 2.521ns (74.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.561     1.561    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  player1_score_digit1_reg[0]/Q
                         net (fo=149, routed)         0.946     2.926    player1_score_digit1[0]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.299     3.225 f  player1_score_digit1[3]_i_5/O
                         net (fo=1, routed)           0.689     3.915    player1_score_digit1[3]_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.039 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     4.924    player1_score_digit1[3]_i_3_n_0
    SLICE_X30Y37         FDCE                                         f  player1_score_digit2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441    21.441    clk_50
    SLICE_X30Y37         FDCE                                         r  player1_score_digit2_reg[1]/C
                         clock pessimism              0.098    21.539    
                         clock uncertainty           -0.084    21.456    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.361    21.095    player1_score_digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         21.095    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 16.171    

Slack (MET) :             16.213ns  (required time - arrival time)
  Source:                 player1_score_digit1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.040%)  route 2.521ns (74.960%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.561     1.561    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  player1_score_digit1_reg[0]/Q
                         net (fo=149, routed)         0.946     2.926    player1_score_digit1[0]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.299     3.225 f  player1_score_digit1[3]_i_5/O
                         net (fo=1, routed)           0.689     3.915    player1_score_digit1[3]_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124     4.039 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     4.924    player1_score_digit1[3]_i_3_n_0
    SLICE_X30Y37         FDCE                                         f  player1_score_digit2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441    21.441    clk_50
    SLICE_X30Y37         FDCE                                         r  player1_score_digit2_reg[0]/C
                         clock pessimism              0.098    21.539    
                         clock uncertainty           -0.084    21.456    
    SLICE_X30Y37         FDCE (Recov_fdce_C_CLR)     -0.319    21.137    player1_score_digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         21.137    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                 16.213    

Slack (MET) :             16.350ns  (required time - arrival time)
  Source:                 player2_score_digit1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 1.127ns (36.088%)  route 1.996ns (63.912%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.442 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    clk_50
    SLICE_X30Y36         FDCE                                         r  player2_score_digit1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.478     2.038 f  player2_score_digit1_reg[3]/Q
                         net (fo=7, routed)           1.019     3.058    player2_score_digit1[3]
    SLICE_X29Y35         LUT4 (Prop_lut4_I2_O)        0.323     3.381 f  player2_score_digit1[3]_i_4/O
                         net (fo=1, routed)           0.436     3.817    player2_score_digit1[3]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I5_O)        0.326     4.143 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.540     4.683    player2_score_digit1[3]_i_3_n_0
    SLICE_X29Y36         FDCE                                         f  player2_score_digit1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.442    21.442    clk_50
    SLICE_X29Y36         FDCE                                         r  player2_score_digit1_reg[2]/C
                         clock pessimism              0.080    21.522    
                         clock uncertainty           -0.084    21.439    
    SLICE_X29Y36         FDCE (Recov_fdce_C_CLR)     -0.405    21.034    player2_score_digit1_reg[2]
  -------------------------------------------------------------------
                         required time                         21.034    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                 16.350    

Slack (MET) :             16.403ns  (required time - arrival time)
  Source:                 player2_score_digit1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.127ns (36.516%)  route 1.959ns (63.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 21.440 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    clk_50
    SLICE_X30Y36         FDCE                                         r  player2_score_digit1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.478     2.038 f  player2_score_digit1_reg[3]/Q
                         net (fo=7, routed)           1.019     3.058    player2_score_digit1[3]
    SLICE_X29Y35         LUT4 (Prop_lut4_I2_O)        0.323     3.381 f  player2_score_digit1[3]_i_4/O
                         net (fo=1, routed)           0.436     3.817    player2_score_digit1[3]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I5_O)        0.326     4.143 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.504     4.647    player2_score_digit1[3]_i_3_n_0
    SLICE_X31Y36         FDCE                                         f  player2_score_digit2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.440    21.440    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
                         clock pessimism              0.098    21.538    
                         clock uncertainty           -0.084    21.455    
    SLICE_X31Y36         FDCE (Recov_fdce_C_CLR)     -0.405    21.050    player2_score_digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         21.050    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                 16.403    

Slack (MET) :             16.403ns  (required time - arrival time)
  Source:                 player2_score_digit1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.127ns (36.516%)  route 1.959ns (63.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 21.440 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    clk_50
    SLICE_X30Y36         FDCE                                         r  player2_score_digit1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.478     2.038 f  player2_score_digit1_reg[3]/Q
                         net (fo=7, routed)           1.019     3.058    player2_score_digit1[3]
    SLICE_X29Y35         LUT4 (Prop_lut4_I2_O)        0.323     3.381 f  player2_score_digit1[3]_i_4/O
                         net (fo=1, routed)           0.436     3.817    player2_score_digit1[3]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I5_O)        0.326     4.143 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.504     4.647    player2_score_digit1[3]_i_3_n_0
    SLICE_X31Y36         FDCE                                         f  player2_score_digit2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.440    21.440    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[1]/C
                         clock pessimism              0.098    21.538    
                         clock uncertainty           -0.084    21.455    
    SLICE_X31Y36         FDCE (Recov_fdce_C_CLR)     -0.405    21.050    player2_score_digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         21.050    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                 16.403    

Slack (MET) :             16.403ns  (required time - arrival time)
  Source:                 player2_score_digit1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 1.127ns (36.516%)  route 1.959ns (63.484%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 21.440 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    clk_50
    SLICE_X30Y36         FDCE                                         r  player2_score_digit1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDCE (Prop_fdce_C_Q)         0.478     2.038 f  player2_score_digit1_reg[3]/Q
                         net (fo=7, routed)           1.019     3.058    player2_score_digit1[3]
    SLICE_X29Y35         LUT4 (Prop_lut4_I2_O)        0.323     3.381 f  player2_score_digit1[3]_i_4/O
                         net (fo=1, routed)           0.436     3.817    player2_score_digit1[3]_i_4_n_0
    SLICE_X29Y35         LUT6 (Prop_lut6_I5_O)        0.326     4.143 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.504     4.647    player2_score_digit1[3]_i_3_n_0
    SLICE_X31Y36         FDCE                                         f  player2_score_digit2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    21.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.440    21.440    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[2]/C
                         clock pessimism              0.098    21.538    
                         clock uncertainty           -0.084    21.455    
    SLICE_X31Y36         FDCE (Recov_fdce_C_CLR)     -0.405    21.050    player2_score_digit2_reg[2]
  -------------------------------------------------------------------
                         required time                         21.050    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                 16.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 player2_score_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.178%)  route 0.343ns (64.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  player2_score_digit2_reg[0]/Q
                         net (fo=9, routed)           0.156     0.855    player2_score_digit2[0]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.900 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.187     1.087    player2_score_digit1[3]_i_3_n_0
    SLICE_X29Y36         FDCE                                         f  player2_score_digit1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.828     0.828    clk_50
    SLICE_X29Y36         FDCE                                         r  player2_score_digit1_reg[2]/C
                         clock pessimism             -0.234     0.594    
    SLICE_X29Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.502    player2_score_digit1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 player2_score_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.891%)  route 0.347ns (65.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  player2_score_digit2_reg[0]/Q
                         net (fo=9, routed)           0.156     0.855    player2_score_digit2[0]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.900 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.192     1.092    player2_score_digit1[3]_i_3_n_0
    SLICE_X30Y36         FDCE                                         f  player2_score_digit1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.827     0.827    clk_50
    SLICE_X30Y36         FDCE                                         r  player2_score_digit1_reg[0]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.505    player2_score_digit1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 player2_score_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.891%)  route 0.347ns (65.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  player2_score_digit2_reg[0]/Q
                         net (fo=9, routed)           0.156     0.855    player2_score_digit2[0]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.900 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.192     1.092    player2_score_digit1[3]_i_3_n_0
    SLICE_X30Y36         FDCE                                         f  player2_score_digit1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.827     0.827    clk_50
    SLICE_X30Y36         FDCE                                         r  player2_score_digit1_reg[1]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.505    player2_score_digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 player2_score_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.891%)  route 0.347ns (65.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  player2_score_digit2_reg[0]/Q
                         net (fo=9, routed)           0.156     0.855    player2_score_digit2[0]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.900 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.192     1.092    player2_score_digit1[3]_i_3_n_0
    SLICE_X30Y36         FDCE                                         f  player2_score_digit1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.827     0.827    clk_50
    SLICE_X30Y36         FDCE                                         r  player2_score_digit1_reg[3]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.505    player2_score_digit1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 player2_score_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.891%)  route 0.347ns (65.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  player2_score_digit2_reg[0]/Q
                         net (fo=9, routed)           0.156     0.855    player2_score_digit2[0]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.900 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.192     1.092    player2_score_digit1[3]_i_3_n_0
    SLICE_X31Y36         FDCE                                         f  player2_score_digit2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.827     0.827    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X31Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.467    player2_score_digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 player2_score_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.891%)  route 0.347ns (65.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  player2_score_digit2_reg[0]/Q
                         net (fo=9, routed)           0.156     0.855    player2_score_digit2[0]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.900 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.192     1.092    player2_score_digit1[3]_i_3_n_0
    SLICE_X31Y36         FDCE                                         f  player2_score_digit2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.827     0.827    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[1]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X31Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.467    player2_score_digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 player2_score_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.891%)  route 0.347ns (65.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  player2_score_digit2_reg[0]/Q
                         net (fo=9, routed)           0.156     0.855    player2_score_digit2[0]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.900 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.192     1.092    player2_score_digit1[3]_i_3_n_0
    SLICE_X31Y36         FDCE                                         f  player2_score_digit2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.827     0.827    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[2]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X31Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.467    player2_score_digit2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 player2_score_digit2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player2_score_digit2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.891%)  route 0.347ns (65.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  player2_score_digit2_reg[0]/Q
                         net (fo=9, routed)           0.156     0.855    player2_score_digit2[0]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.900 f  player2_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.192     1.092    player2_score_digit1[3]_i_3_n_0
    SLICE_X31Y36         FDCE                                         f  player2_score_digit2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.827     0.827    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[3]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X31Y36         FDCE (Remov_fdce_C_CLR)     -0.092     0.467    player2_score_digit2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 player1_score_digit2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.640%)  route 0.367ns (66.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.560     0.560    clk_50
    SLICE_X29Y37         FDCE                                         r  player1_score_digit2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  player1_score_digit2_reg[2]/Q
                         net (fo=7, routed)           0.151     0.851    player1_score_digit2[2]
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.896 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.216     1.113    player1_score_digit1[3]_i_3_n_0
    SLICE_X29Y37         FDCE                                         f  player1_score_digit2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.829     0.829    clk_50
    SLICE_X29Y37         FDCE                                         r  player1_score_digit2_reg[2]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.468    player1_score_digit2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 player1_score_digit2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            player1_score_digit2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.640%)  route 0.367ns (66.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.560     0.560    clk_50
    SLICE_X29Y37         FDCE                                         r  player1_score_digit2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  player1_score_digit2_reg[2]/Q
                         net (fo=7, routed)           0.151     0.851    player1_score_digit2[2]
    SLICE_X30Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.896 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.216     1.113    player1_score_digit1[3]_i_3_n_0
    SLICE_X29Y37         FDCE                                         f  player1_score_digit2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.829     0.829    clk_50
    SLICE_X29Y37         FDCE                                         r  player1_score_digit2_reg[3]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.468    player1_score_digit2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.468    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.645    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line63/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 4.036ns (52.861%)  route 3.599ns (47.139%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE                         0.000     0.000 r  nolabel_line63/transmitter/bit_out_reg/C
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line63/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           3.599     4.117    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.635 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     7.635    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line63/receiver/done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 1.704ns (28.004%)  route 4.381ns (71.996%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.095     5.551    nolabel_line63/receiver/RsRx_IBUF
    SLICE_X10Y36         LUT4 (Prop_lut4_I2_O)        0.124     5.675 r  nolabel_line63/receiver/done_i_2/O
                         net (fo=1, routed)           0.286     5.962    nolabel_line63/receiver/done_i_2_n_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.086 r  nolabel_line63/receiver/done_i_1/O
                         net (fo=1, routed)           0.000     6.086    nolabel_line63/receiver/done_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  nolabel_line63/receiver/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line63/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.031ns  (logic 1.580ns (26.203%)  route 4.450ns (73.797%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.450     5.907    nolabel_line63/receiver/RsRx_IBUF
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.031 r  nolabel_line63/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     6.031    nolabel_line63/receiver/receiving_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  nolabel_line63/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line63/receiver/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 1.580ns (26.535%)  route 4.375ns (73.465%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.375     5.831    nolabel_line63/receiver/RsRx_IBUF
    SLICE_X8Y36          LUT6 (Prop_lut6_I0_O)        0.124     5.955 r  nolabel_line63/receiver/data[7]_i_1/O
                         net (fo=1, routed)           0.000     5.955    nolabel_line63/receiver/data[7]_i_1_n_0
    SLICE_X8Y36          FDRE                                         r  nolabel_line63/receiver/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line63/receiver/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.910ns  (logic 1.580ns (26.737%)  route 4.330ns (73.263%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.330     5.786    nolabel_line63/receiver/RsRx_IBUF
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.910 r  nolabel_line63/receiver/data[1]_i_1/O
                         net (fo=1, routed)           0.000     5.910    nolabel_line63/receiver/data[1]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  nolabel_line63/receiver/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line63/receiver/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.905ns  (logic 1.580ns (26.760%)  route 4.325ns (73.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.325     5.781    nolabel_line63/receiver/RsRx_IBUF
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.905 r  nolabel_line63/receiver/data[6]_i_1/O
                         net (fo=1, routed)           0.000     5.905    nolabel_line63/receiver/data[6]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  nolabel_line63/receiver/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line63/receiver/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 1.580ns (26.801%)  route 4.316ns (73.199%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.316     5.772    nolabel_line63/receiver/RsRx_IBUF
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.896 r  nolabel_line63/receiver/data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.896    nolabel_line63/receiver/data[2]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  nolabel_line63/receiver/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line63/receiver/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 1.580ns (27.539%)  route 4.158ns (72.461%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.158     5.614    nolabel_line63/receiver/RsRx_IBUF
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     5.738 r  nolabel_line63/receiver/data[3]_i_1/O
                         net (fo=1, routed)           0.000     5.738    nolabel_line63/receiver/data[3]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  nolabel_line63/receiver/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line63/receiver/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.737ns  (logic 1.580ns (27.543%)  route 4.157ns (72.457%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.157     5.613    nolabel_line63/receiver/RsRx_IBUF
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nolabel_line63/receiver/data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.737    nolabel_line63/receiver/data[5]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  nolabel_line63/receiver/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            nolabel_line63/receiver/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.737ns  (logic 1.580ns (27.543%)  route 4.157ns (72.457%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          4.157     5.613    nolabel_line63/receiver/RsRx_IBUF
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124     5.737 r  nolabel_line63/receiver/data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.737    nolabel_line63/receiver/data[4]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  nolabel_line63/receiver/data_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line63/payload_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE                         0.000     0.000 r  nolabel_line63/payload_reg[0]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/payload_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    nolabel_line63/transmitter/Q[0]
    SLICE_X10Y38         FDRE                                         r  nolabel_line63/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line63/payload_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE                         0.000     0.000 r  nolabel_line63/payload_reg[1]/C
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/payload_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    nolabel_line63/transmitter/Q[1]
    SLICE_X10Y38         FDRE                                         r  nolabel_line63/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line63/receiver/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/payload_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.717%)  route 0.161ns (53.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE                         0.000     0.000 r  nolabel_line63/receiver/data_reg[0]/C
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/receiver/data_reg[0]/Q
                         net (fo=7, routed)           0.161     0.302    nolabel_line63/incoming_data[0]
    SLICE_X11Y37         FDRE                                         r  nolabel_line63/payload_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line63/receiver/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/payload_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.141ns (42.402%)  route 0.192ns (57.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE                         0.000     0.000 r  nolabel_line63/receiver/data_reg[5]/C
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/receiver/data_reg[5]/Q
                         net (fo=7, routed)           0.192     0.333    nolabel_line63/incoming_data[5]
    SLICE_X10Y37         FDRE                                         r  nolabel_line63/payload_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line63/payload_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  nolabel_line63/payload_reg[7]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line63/payload_reg[7]/Q
                         net (fo=1, routed)           0.170     0.334    nolabel_line63/transmitter/Q[7]
    SLICE_X10Y38         FDRE                                         r  nolabel_line63/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line63/receiver/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/payload_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.768%)  route 0.197ns (58.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE                         0.000     0.000 r  nolabel_line63/receiver/data_reg[6]/C
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/receiver/data_reg[6]/Q
                         net (fo=8, routed)           0.197     0.338    nolabel_line63/incoming_data[6]
    SLICE_X10Y37         FDRE                                         r  nolabel_line63/payload_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line63/receiver/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/receiver/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.613%)  route 0.155ns (45.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE                         0.000     0.000 r  nolabel_line63/receiver/data_reg[4]/C
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/receiver/data_reg[4]/Q
                         net (fo=7, routed)           0.155     0.296    nolabel_line63/receiver/incoming_data[4]
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.341 r  nolabel_line63/receiver/data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.341    nolabel_line63/receiver/data[4]_i_1_n_0
    SLICE_X9Y38          FDRE                                         r  nolabel_line63/receiver/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line63/payload_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.164ns (48.144%)  route 0.177ns (51.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE                         0.000     0.000 r  nolabel_line63/payload_reg[6]/C
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line63/payload_reg[6]/Q
                         net (fo=1, routed)           0.177     0.341    nolabel_line63/transmitter/Q[6]
    SLICE_X8Y39          FDRE                                         r  nolabel_line63/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line63/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.326%)  route 0.137ns (39.674%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE                         0.000     0.000 r  nolabel_line63/transmitter/count_reg[7]/C
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line63/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.137     0.301    nolabel_line63/transmitter/count_reg[7]
    SLICE_X9Y40          LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  nolabel_line63/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.346    nolabel_line63/transmitter/sending_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  nolabel_line63/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line63/enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line63/transmitter/last_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.164ns (46.799%)  route 0.186ns (53.201%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE                         0.000     0.000 r  nolabel_line63/enable_reg/C
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line63/enable_reg/Q
                         net (fo=2, routed)           0.186     0.350    nolabel_line63/transmitter/last_enable_reg_0
    SLICE_X9Y40          FDRE                                         r  nolabel_line63/transmitter/last_enable_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player1_score_digit1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 4.606ns (45.874%)  route 5.435ns (54.126%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.561     1.561    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  player1_score_digit1_reg[2]/Q
                         net (fo=9, routed)           1.024     3.004    nolabel_line104/Q[2]
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.296     3.300 r  nolabel_line104/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.874     4.175    nolabel_line104/a_OBUF_inst_i_2_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.153     4.328 r  nolabel_line104/g_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.537     7.865    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.738    11.603 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    11.603    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player2_score_digit2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.915ns  (logic 4.590ns (46.294%)  route 5.325ns (53.706%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.419     1.979 r  player2_score_digit2_reg[3]/Q
                         net (fo=6, routed)           1.136     3.115    nolabel_line104/g_OBUF_inst_i_1_1[3]
    SLICE_X30Y36         LUT6 (Prop_lut6_I2_O)        0.297     3.412 f  nolabel_line104/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.848     4.260    nolabel_line104/a_OBUF_inst_i_5_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.150     4.410 r  nolabel_line104/e_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.341     7.751    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.724    11.475 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    11.475    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player2_score_digit2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.532ns  (logic 4.376ns (45.906%)  route 5.156ns (54.094%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.419     1.979 f  player2_score_digit2_reg[3]/Q
                         net (fo=6, routed)           1.136     3.115    nolabel_line104/g_OBUF_inst_i_1_1[3]
    SLICE_X30Y36         LUT6 (Prop_lut6_I2_O)        0.297     3.412 r  nolabel_line104/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.838     4.250    nolabel_line104/a_OBUF_inst_i_5_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.124     4.374 r  nolabel_line104/d_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.182     7.557    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.092 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    11.092    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player2_score_digit2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.528ns  (logic 4.375ns (45.921%)  route 5.152ns (54.079%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.419     1.979 r  player2_score_digit2_reg[3]/Q
                         net (fo=6, routed)           1.136     3.115    nolabel_line104/g_OBUF_inst_i_1_1[3]
    SLICE_X30Y36         LUT6 (Prop_lut6_I2_O)        0.297     3.412 f  nolabel_line104/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.848     4.260    nolabel_line104/a_OBUF_inst_i_5_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.124     4.384 r  nolabel_line104/c_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.168     7.553    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.088 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    11.088    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player2_score_digit2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 4.621ns (48.571%)  route 4.893ns (51.429%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    clk_50
    SLICE_X31Y36         FDCE                                         r  player2_score_digit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDCE (Prop_fdce_C_Q)         0.419     1.979 r  player2_score_digit2_reg[3]/Q
                         net (fo=6, routed)           1.136     3.115    nolabel_line104/g_OBUF_inst_i_1_1[3]
    SLICE_X30Y36         LUT6 (Prop_lut6_I2_O)        0.297     3.412 f  nolabel_line104/a_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.838     4.250    nolabel_line104/a_OBUF_inst_i_5_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.152     4.402 r  nolabel_line104/b_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.919     7.321    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.753    11.075 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    11.075    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1_score_digit1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 4.343ns (45.804%)  route 5.139ns (54.196%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.561     1.561    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  player1_score_digit1_reg[2]/Q
                         net (fo=9, routed)           1.024     3.004    nolabel_line104/Q[2]
    SLICE_X30Y36         LUT6 (Prop_lut6_I0_O)        0.296     3.300 r  nolabel_line104/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.874     4.175    nolabel_line104/a_OBUF_inst_i_2_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I1_O)        0.124     4.299 r  nolabel_line104/f_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.241     7.540    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.044 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    11.044    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line104/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.078ns  (logic 4.215ns (46.426%)  route 4.864ns (53.574%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    nolabel_line104/clk_out1
    SLICE_X31Y35         FDRE                                         r  nolabel_line104/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  nolabel_line104/count_reg[17]/Q
                         net (fo=9, routed)           1.160     3.177    nolabel_line104/p_0_in[1]
    SLICE_X29Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.301 r  nolabel_line104/a_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.864     4.164    nolabel_line104/a_OBUF_inst_i_4_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.288 r  nolabel_line104/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.840     7.128    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.639 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    10.639    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line104/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.001ns  (logic 4.103ns (51.279%)  route 3.898ns (48.721%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    nolabel_line104/clk_out1
    SLICE_X31Y35         FDRE                                         r  nolabel_line104/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  nolabel_line104/count_reg[17]/Q
                         net (fo=9, routed)           1.004     3.020    nolabel_line104/p_0_in[1]
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     3.144 r  nolabel_line104/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.895     6.039    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.562 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.562    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line104/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 4.326ns (54.514%)  route 3.610ns (45.486%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    nolabel_line104/clk_out1
    SLICE_X31Y35         FDRE                                         r  nolabel_line104/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  nolabel_line104/count_reg[17]/Q
                         net (fo=9, routed)           1.004     3.020    nolabel_line104/p_0_in[1]
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.152     3.172 r  nolabel_line104/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.606     5.778    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     9.497 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.497    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line104/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.812ns  (logic 4.079ns (52.217%)  route 3.733ns (47.783%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.560     1.560    nolabel_line104/clk_out1
    SLICE_X31Y35         FDRE                                         r  nolabel_line104/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456     2.016 f  nolabel_line104/count_reg[16]/Q
                         net (fo=9, routed)           0.840     2.856    nolabel_line104/p_0_in[0]
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.124     2.980 r  nolabel_line104/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.893     5.873    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     9.372 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.372    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line61/vertical_scanning_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vertical_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.345ns (68.178%)  route 0.628ns (31.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.594     0.594    nolabel_line61/clk_out1
    SLICE_X7Y1           FDRE                                         r  nolabel_line61/vertical_scanning_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  nolabel_line61/vertical_scanning_buffer_reg/Q
                         net (fo=1, routed)           0.628     1.363    vertical_sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.567 r  vertical_sync_OBUF_inst/O
                         net (fo=0)                   0.000     2.567    vertical_sync
    R19                                                               r  vertical_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line61/horizontal_scanning_buffer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            horizontal_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.339ns (67.602%)  route 0.642ns (32.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.595     0.595    nolabel_line61/clk_out1
    SLICE_X0Y3           FDCE                                         r  nolabel_line61/horizontal_scanning_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     0.736 r  nolabel_line61/horizontal_scanning_buffer_reg/Q
                         net (fo=1, routed)           0.642     1.377    horizontal_sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.575 r  horizontal_sync_OBUF_inst/O
                         net (fo=0)                   0.000     2.575    horizontal_sync
    P19                                                               r  horizontal_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line58/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.345ns (57.441%)  route 0.996ns (42.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.553     0.553    nolabel_line58/clk_out1
    SLICE_X40Y22         FDRE                                         r  nolabel_line58/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  nolabel_line58/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.996     1.690    rgb_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.894 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.894    rgb[2]
    N19                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line58/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.367ns (57.406%)  route 1.014ns (42.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.553     0.553    nolabel_line58/clk_out1
    SLICE_X40Y22         FDRE                                         r  nolabel_line58/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  nolabel_line58/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.014     1.708    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.933 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.933    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line104/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.462ns (58.132%)  route 1.053ns (41.868%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    nolabel_line104/clk_out1
    SLICE_X31Y35         FDRE                                         r  nolabel_line104/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  nolabel_line104/count_reg[16]/Q
                         net (fo=9, routed)           0.314     1.014    nolabel_line104/p_0_in[0]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.043     1.057 r  nolabel_line104/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.739     1.796    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.074 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.074    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player2_score_digit1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.443ns (55.950%)  route 1.136ns (44.050%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    clk_50
    SLICE_X29Y36         FDCE                                         r  player2_score_digit1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 f  player2_score_digit1_reg[2]/Q
                         net (fo=8, routed)           0.151     0.851    nolabel_line104/g_OBUF_inst_i_1_2[2]
    SLICE_X30Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.896 r  nolabel_line104/a_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.133     1.029    nolabel_line104/a_OBUF_inst_i_2_n_0
    SLICE_X30Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.074 r  nolabel_line104/a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.852     1.926    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.137 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     3.137    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line104/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.453ns (56.316%)  route 1.127ns (43.684%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    nolabel_line104/clk_out1
    SLICE_X31Y35         FDRE                                         r  nolabel_line104/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  nolabel_line104/count_reg[17]/Q
                         net (fo=9, routed)           0.313     1.013    nolabel_line104/p_0_in[1]
    SLICE_X36Y35         LUT2 (Prop_lut2_I1_O)        0.046     1.059 r  nolabel_line104/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.814     1.873    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.139 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.139    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line58/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.372ns (52.994%)  route 1.217ns (47.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.553     0.553    nolabel_line58/clk_out1
    SLICE_X40Y22         FDRE                                         r  nolabel_line58/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  nolabel_line58/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.217     1.911    rgb_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.142 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.142    rgb[1]
    D17                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line104/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.386ns (53.255%)  route 1.217ns (46.745%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    nolabel_line104/clk_out1
    SLICE_X31Y35         FDRE                                         r  nolabel_line104/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  nolabel_line104/count_reg[17]/Q
                         net (fo=9, routed)           0.313     1.013    nolabel_line104/p_0_in[1]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.058 r  nolabel_line104/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.904     1.961    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.162 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.162    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line104/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.410ns (53.272%)  route 1.237ns (46.728%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.559     0.559    nolabel_line104/clk_out1
    SLICE_X31Y35         FDRE                                         r  nolabel_line104/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  nolabel_line104/count_reg[16]/Q
                         net (fo=9, routed)           0.314     1.014    nolabel_line104/p_0_in[0]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.059 r  nolabel_line104/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.923     1.981    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.205 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.205    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line55/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     6.575    nolabel_line55/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  nolabel_line55/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    nolabel_line55/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  nolabel_line55/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    nolabel_line55/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  nolabel_line55/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line55/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line55/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    nolabel_line55/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  nolabel_line55/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    nolabel_line55/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line55/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    nolabel_line55/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  nolabel_line55/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           432 Endpoints
Min Delay           432 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            player1_score_digit1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.555ns  (logic 1.585ns (18.532%)  route 6.969ns (81.468%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         6.084     7.545    reset_IBUF
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.669 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     8.555    player1_score_digit1[3]_i_3_n_0
    SLICE_X31Y37         FDCE                                         f  player1_score_digit1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441     1.441    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            player1_score_digit1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.555ns  (logic 1.585ns (18.532%)  route 6.969ns (81.468%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         6.084     7.545    reset_IBUF
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.669 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     8.555    player1_score_digit1[3]_i_3_n_0
    SLICE_X31Y37         FDCE                                         f  player1_score_digit1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441     1.441    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            player1_score_digit1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.555ns  (logic 1.585ns (18.532%)  route 6.969ns (81.468%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         6.084     7.545    reset_IBUF
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.669 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     8.555    player1_score_digit1[3]_i_3_n_0
    SLICE_X31Y37         FDCE                                         f  player1_score_digit1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441     1.441    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            player1_score_digit1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.555ns  (logic 1.585ns (18.532%)  route 6.969ns (81.468%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         6.084     7.545    reset_IBUF
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.669 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     8.555    player1_score_digit1[3]_i_3_n_0
    SLICE_X31Y37         FDCE                                         f  player1_score_digit1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441     1.441    clk_50
    SLICE_X31Y37         FDCE                                         r  player1_score_digit1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            player1_score_digit2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.555ns  (logic 1.585ns (18.532%)  route 6.969ns (81.468%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         6.084     7.545    reset_IBUF
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.669 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     8.555    player1_score_digit1[3]_i_3_n_0
    SLICE_X30Y37         FDCE                                         f  player1_score_digit2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441     1.441    clk_50
    SLICE_X30Y37         FDCE                                         r  player1_score_digit2_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            player1_score_digit2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.555ns  (logic 1.585ns (18.532%)  route 6.969ns (81.468%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         6.084     7.545    reset_IBUF
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.669 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.885     8.555    player1_score_digit1[3]_i_3_n_0
    SLICE_X30Y37         FDCE                                         f  player1_score_digit2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.441     1.441    clk_50
    SLICE_X30Y37         FDCE                                         r  player1_score_digit2_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line61/x_counter_reg[3]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.448ns  (logic 1.585ns (18.766%)  route 6.863ns (81.234%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         2.603     4.064    nolabel_line61/reset_IBUF
    SLICE_X13Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.188 r  nolabel_line61/x_counter[9]_i_2/O
                         net (fo=46, routed)          4.260     8.448    nolabel_line61/x_counter
    SLICE_X50Y6          FDRE                                         r  nolabel_line61/x_counter_reg[3]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.452     1.452    nolabel_line61/clk_out1
    SLICE_X50Y6          FDRE                                         r  nolabel_line61/x_counter_reg[3]_rep__3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line61/x_counter_reg[4]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.259ns  (logic 1.585ns (19.196%)  route 6.673ns (80.804%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         2.603     4.064    nolabel_line61/reset_IBUF
    SLICE_X13Y1          LUT4 (Prop_lut4_I0_O)        0.124     4.188 r  nolabel_line61/x_counter[9]_i_2/O
                         net (fo=46, routed)          4.070     8.259    nolabel_line61/x_counter
    SLICE_X51Y6          FDRE                                         r  nolabel_line61/x_counter_reg[4]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.452     1.452    nolabel_line61/clk_out1
    SLICE_X51Y6          FDRE                                         r  nolabel_line61/x_counter_reg[4]_rep__2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            player1_score_digit2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.250ns  (logic 1.585ns (19.217%)  route 6.664ns (80.783%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         6.084     7.545    reset_IBUF
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.669 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.580     8.250    player1_score_digit1[3]_i_3_n_0
    SLICE_X29Y37         FDCE                                         f  player1_score_digit2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.443     1.443    clk_50
    SLICE_X29Y37         FDCE                                         r  player1_score_digit2_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            player1_score_digit2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.250ns  (logic 1.585ns (19.217%)  route 6.664ns (80.783%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  reset_IBUF_inst/O
                         net (fo=163, routed)         6.084     7.545    reset_IBUF
    SLICE_X30Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.669 f  player1_score_digit1[3]_i_3/O
                         net (fo=8, routed)           0.580     8.250    player1_score_digit1[3]_i_3_n_0
    SLICE_X29Y37         FDCE                                         f  player1_score_digit2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457     1.457    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         1.443     1.443    clk_50
    SLICE_X29Y37         FDCE                                         r  player1_score_digit2_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line63/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line58/topbar_l_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.252ns (46.972%)  route 0.284ns (53.028%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  nolabel_line63/top_button_l_reg/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/top_button_l_reg/Q
                         net (fo=59, routed)          0.284     0.425    nolabel_line58/top_button_l
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.045     0.470 r  nolabel_line58/topbar_l[29]_i_5/O
                         net (fo=1, routed)           0.000     0.470    nolabel_line58/topbar_l[29]_i_5_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.536 r  nolabel_line58/topbar_l_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.536    nolabel_line58/topbar_l_reg[29]_i_1_n_6
    SLICE_X8Y29          FDCE                                         r  nolabel_line58/topbar_l_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.825     0.825    nolabel_line58/clk_out1
    SLICE_X8Y29          FDCE                                         r  nolabel_line58/topbar_l_reg[30]/C

Slack:                    inf
  Source:                 nolabel_line63/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line58/topbar_l_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.256ns (47.718%)  route 0.280ns (52.282%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  nolabel_line63/top_button_l_reg/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/top_button_l_reg/Q
                         net (fo=59, routed)          0.280     0.421    nolabel_line58/top_button_l
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.045     0.466 r  nolabel_line58/topbar_l[29]_i_6/O
                         net (fo=1, routed)           0.000     0.466    nolabel_line58/topbar_l[29]_i_6_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.536 r  nolabel_line58/topbar_l_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.536    nolabel_line58/topbar_l_reg[29]_i_1_n_7
    SLICE_X8Y29          FDCE                                         r  nolabel_line58/topbar_l_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.825     0.825    nolabel_line58/clk_out1
    SLICE_X8Y29          FDCE                                         r  nolabel_line58/topbar_l_reg[29]/C

Slack:                    inf
  Source:                 nolabel_line63/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line58/topbar_l_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.250ns (45.035%)  route 0.305ns (54.965%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  nolabel_line63/top_button_l_reg/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/top_button_l_reg/Q
                         net (fo=59, routed)          0.305     0.446    nolabel_line58/top_button_l
    SLICE_X8Y28          LUT3 (Prop_lut3_I0_O)        0.045     0.491 r  nolabel_line58/topbar_l[25]_i_6/O
                         net (fo=1, routed)           0.000     0.491    nolabel_line58/topbar_l[25]_i_6_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.555 r  nolabel_line58/topbar_l_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.555    nolabel_line58/topbar_l_reg[25]_i_1_n_4
    SLICE_X8Y28          FDCE                                         r  nolabel_line58/topbar_l_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.824     0.824    nolabel_line58/clk_out1
    SLICE_X8Y28          FDCE                                         r  nolabel_line58/topbar_l_reg[28]/C

Slack:                    inf
  Source:                 nolabel_line63/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line58/topbar_l_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.251ns (43.872%)  route 0.321ns (56.128%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  nolabel_line63/top_button_l_reg/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/top_button_l_reg/Q
                         net (fo=59, routed)          0.321     0.462    nolabel_line58/top_button_l
    SLICE_X8Y28          LUT3 (Prop_lut3_I0_O)        0.045     0.507 r  nolabel_line58/topbar_l[25]_i_7/O
                         net (fo=1, routed)           0.000     0.507    nolabel_line58/topbar_l[25]_i_7_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.572 r  nolabel_line58/topbar_l_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.572    nolabel_line58/topbar_l_reg[25]_i_1_n_5
    SLICE_X8Y28          FDCE                                         r  nolabel_line58/topbar_l_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.824     0.824    nolabel_line58/clk_out1
    SLICE_X8Y28          FDCE                                         r  nolabel_line58/topbar_l_reg[27]/C

Slack:                    inf
  Source:                 nolabel_line63/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line58/topbar_l_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.300ns (51.327%)  route 0.284ns (48.673%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  nolabel_line63/top_button_l_reg/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/top_button_l_reg/Q
                         net (fo=59, routed)          0.284     0.425    nolabel_line58/top_button_l
    SLICE_X8Y29          LUT2 (Prop_lut2_I1_O)        0.048     0.473 r  nolabel_line58/topbar_l[29]_i_2/O
                         net (fo=1, routed)           0.000     0.473    nolabel_line58/topbar_l_next144_out
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.111     0.584 r  nolabel_line58/topbar_l_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.584    nolabel_line58/topbar_l_reg[29]_i_1_n_5
    SLICE_X8Y29          FDCE                                         r  nolabel_line58/topbar_l_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.825     0.825    nolabel_line58/clk_out1
    SLICE_X8Y29          FDCE                                         r  nolabel_line58/topbar_l_reg[31]/C

Slack:                    inf
  Source:                 nolabel_line63/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line58/topbar_l_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.250ns (39.249%)  route 0.387ns (60.751%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  nolabel_line63/top_button_l_reg/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/top_button_l_reg/Q
                         net (fo=59, routed)          0.387     0.528    nolabel_line58/top_button_l
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.045     0.573 r  nolabel_line58/topbar_l[21]_i_6/O
                         net (fo=1, routed)           0.000     0.573    nolabel_line58/topbar_l[21]_i_6_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.637 r  nolabel_line58/topbar_l_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.637    nolabel_line58/topbar_l_reg[21]_i_1_n_4
    SLICE_X8Y27          FDCE                                         r  nolabel_line58/topbar_l_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.823     0.823    nolabel_line58/clk_out1
    SLICE_X8Y27          FDCE                                         r  nolabel_line58/topbar_l_reg[24]/C

Slack:                    inf
  Source:                 nolabel_line63/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line58/topbar_l_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.251ns (38.382%)  route 0.403ns (61.618%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  nolabel_line63/top_button_l_reg/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/top_button_l_reg/Q
                         net (fo=59, routed)          0.403     0.544    nolabel_line58/top_button_l
    SLICE_X8Y27          LUT3 (Prop_lut3_I0_O)        0.045     0.589 r  nolabel_line58/topbar_l[21]_i_7/O
                         net (fo=1, routed)           0.000     0.589    nolabel_line58/topbar_l[21]_i_7_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.654 r  nolabel_line58/topbar_l_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.654    nolabel_line58/topbar_l_reg[21]_i_1_n_5
    SLICE_X8Y27          FDCE                                         r  nolabel_line58/topbar_l_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.823     0.823    nolabel_line58/clk_out1
    SLICE_X8Y27          FDCE                                         r  nolabel_line58/topbar_l_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line58/ball_c_l_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.229ns (34.559%)  route 0.434ns (65.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_IBUF_inst/O
                         net (fo=163, routed)         0.434     0.664    nolabel_line58/reset_IBUF
    SLICE_X0Y10          FDCE                                         f  nolabel_line58/ball_c_l_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.864     0.864    nolabel_line58/clk_out1
    SLICE_X0Y10          FDCE                                         r  nolabel_line58/ball_c_l_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            nolabel_line58/ball_c_t_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.229ns (34.559%)  route 0.434ns (65.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  reset_IBUF_inst/O
                         net (fo=163, routed)         0.434     0.664    nolabel_line58/reset_IBUF
    SLICE_X0Y10          FDCE                                         f  nolabel_line58/ball_c_t_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.864     0.864    nolabel_line58/clk_out1
    SLICE_X0Y10          FDCE                                         r  nolabel_line58/ball_c_t_reg[16]/C

Slack:                    inf
  Source:                 nolabel_line63/top_button_l_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line58/topbar_l_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.252ns (37.641%)  route 0.417ns (62.359%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE                         0.000     0.000 r  nolabel_line63/top_button_l_reg/C
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line63/top_button_l_reg/Q
                         net (fo=59, routed)          0.417     0.558    nolabel_line58/top_button_l
    SLICE_X8Y28          LUT3 (Prop_lut3_I0_O)        0.045     0.603 r  nolabel_line58/topbar_l[25]_i_8/O
                         net (fo=1, routed)           0.000     0.603    nolabel_line58/topbar_l[25]_i_8_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.669 r  nolabel_line58/topbar_l_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.669    nolabel_line58/topbar_l_reg[25]_i_1_n_6
    SLICE_X8Y28          FDCE                                         r  nolabel_line58/topbar_l_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    nolabel_line55/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  nolabel_line55/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    nolabel_line55/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line55/inst/clkout1_buf/O
                         net (fo=280, routed)         0.824     0.824    nolabel_line58/clk_out1
    SLICE_X8Y28          FDCE                                         r  nolabel_line58/topbar_l_reg[26]/C





