============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Jan 23 2023  11:03:20 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST39/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g5991/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST39/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST39/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------

