( ( nil
  version "2.1"
  mapType "incremental"
  blockName "MU0_test"
  repList "behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog schematic symbol"
  stopList "verilog pld_verilog lai_verilog lmsi_verilog symbol"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/home/mbax3jp2/Cadence/COMP12111/MU0_test_run1"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( instViewTable
 )
( defbus
( "net12" 0 15  "net12" 0 15  )
( "net13" 0 15  "net13" 0 15  )
( "net14" 0 11  "net14" 0 11  )
 )
( net
 )
( inst
 )
( model
( "COMP12111/halfadder/schematic" "halfadder" )
( "MU0_lib/MU0_datapath/schematic" "MU0_datapath" )
( "COMP12111/adder_4bit/schematic" "adder_4bit" )
( "MU0_lib/MU0_test/schematic" "MU0_test" )
( "COMP12111/adder_16bit/schematic" "adder_16bit" )
( "COMP12111/fulladder/schematic" "fulladder" )
( "MU0_lib/MU0_control/schematic" "MU0_control" )
( "MU0_lib/MU0/schematic" "MU0" )
( "MU0_lib/decoder_3_8/schematic" "decoder_3_8" )
( "MU0_lib/MU0_ALU/schematic" "MU0_ALU" )
( "MU0_lib/MU0_conditions/schematic" "MU0_conditions" )
 )
( term
 )
( param
 )
( "adder_16bit" "ihnl/cds3/map" )
( "adder_4bit" "ihnl/cds2/map" )
( "MU0_datapath" "ihnl/cds6/map" )
( "MU0_ALU" "ihnl/cds4/map" )
( "halfadder" "ihnl/cds0/map" )
( "MU0_conditions" "ihnl/cds5/map" )
( "MU0_test" "ihnl/cds10/map" )
( "decoder_3_8" "ihnl/cds7/map" )
( "fulladder" "ihnl/cds1/map" )
( "MU0_control" "ihnl/cds8/map" )
( "MU0" "ihnl/cds9/map" )
 )
