// Seed: 3760611556
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12,
    input supply1 id_13,
    input wand id_14,
    input tri id_15,
    output uwire id_16,
    input supply1 id_17,
    output wand id_18,
    input wor id_19,
    input tri0 id_20,
    output uwire id_21
    , id_23
);
  assign id_18 = id_6;
  wor id_24, id_25 = id_1;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2,
    output logic id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    output wire id_13,
    input tri0 id_14,
    input supply0 id_15,
    output tri1 id_16
    , id_19,
    output wand id_17
);
  module_0(
      id_0,
      id_10,
      id_6,
      id_17,
      id_1,
      id_6,
      id_10,
      id_9,
      id_15,
      id_8,
      id_14,
      id_15,
      id_13,
      id_6,
      id_11,
      id_10,
      id_16,
      id_12,
      id_4,
      id_8,
      id_14,
      id_16
  );
  uwire id_20;
  initial begin
    id_3 <= 1;
    #1 id_20 = id_6;
  end
endmodule
