# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Sumator_16_biti.srcs/sources_1/new/GUAT.v" \
"../../../../Sumator_16_biti.srcs/sources_1/new/UAT_t1.v" \
"../../../../Sumator_16_biti.srcs/sources_1/new/sc.v" \
"../../../../Sumator_16_biti.srcs/sources_1/new/TopLevel.v" \
"../../../../Sumator_16_biti.srcs/sim_1/new/CLA_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
