
loopback_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004040  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08004220  08004220  00005220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042f0  080042f0  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  080042f0  080042f0  000052f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042f8  080042f8  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042f8  080042f8  000052f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042fc  080042fc  000052fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004300  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  2000005c  0800435c  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  0800435c  00006388  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e294  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d57  00000000  00000000  00014320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  00016078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008ef  00000000  00000000  00016c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d83c  00000000  00000000  0001750f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd2b  00000000  00000000  00034d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bbad5  00000000  00000000  00042a76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fe54b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003534  00000000  00000000  000fe590  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00101ac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004208 	.word	0x08004208

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08004208 	.word	0x08004208

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b96a 	b.w	80005bc <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	460c      	mov	r4, r1
 8000308:	2b00      	cmp	r3, #0
 800030a:	d14e      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030c:	4694      	mov	ip, r2
 800030e:	458c      	cmp	ip, r1
 8000310:	4686      	mov	lr, r0
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	d962      	bls.n	80003de <__udivmoddi4+0xde>
 8000318:	b14a      	cbz	r2, 800032e <__udivmoddi4+0x2e>
 800031a:	f1c2 0320 	rsb	r3, r2, #32
 800031e:	4091      	lsls	r1, r2
 8000320:	fa20 f303 	lsr.w	r3, r0, r3
 8000324:	fa0c fc02 	lsl.w	ip, ip, r2
 8000328:	4319      	orrs	r1, r3
 800032a:	fa00 fe02 	lsl.w	lr, r0, r2
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f f68c 	uxth.w	r6, ip
 8000336:	fbb1 f4f7 	udiv	r4, r1, r7
 800033a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033e:	fb07 1114 	mls	r1, r7, r4, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb04 f106 	mul.w	r1, r4, r6
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f104 30ff 	add.w	r0, r4, #4294967295
 8000356:	f080 8112 	bcs.w	800057e <__udivmoddi4+0x27e>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 810f 	bls.w	800057e <__udivmoddi4+0x27e>
 8000360:	3c02      	subs	r4, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb1 f0f7 	udiv	r0, r1, r7
 800036e:	fb07 1110 	mls	r1, r7, r0, r1
 8000372:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000376:	fb00 f606 	mul.w	r6, r0, r6
 800037a:	429e      	cmp	r6, r3
 800037c:	d90a      	bls.n	8000394 <__udivmoddi4+0x94>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 31ff 	add.w	r1, r0, #4294967295
 8000386:	f080 80fc 	bcs.w	8000582 <__udivmoddi4+0x282>
 800038a:	429e      	cmp	r6, r3
 800038c:	f240 80f9 	bls.w	8000582 <__udivmoddi4+0x282>
 8000390:	4463      	add	r3, ip
 8000392:	3802      	subs	r0, #2
 8000394:	1b9b      	subs	r3, r3, r6
 8000396:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800039a:	2100      	movs	r1, #0
 800039c:	b11d      	cbz	r5, 80003a6 <__udivmoddi4+0xa6>
 800039e:	40d3      	lsrs	r3, r2
 80003a0:	2200      	movs	r2, #0
 80003a2:	e9c5 3200 	strd	r3, r2, [r5]
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d905      	bls.n	80003ba <__udivmoddi4+0xba>
 80003ae:	b10d      	cbz	r5, 80003b4 <__udivmoddi4+0xb4>
 80003b0:	e9c5 0100 	strd	r0, r1, [r5]
 80003b4:	2100      	movs	r1, #0
 80003b6:	4608      	mov	r0, r1
 80003b8:	e7f5      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003ba:	fab3 f183 	clz	r1, r3
 80003be:	2900      	cmp	r1, #0
 80003c0:	d146      	bne.n	8000450 <__udivmoddi4+0x150>
 80003c2:	42a3      	cmp	r3, r4
 80003c4:	d302      	bcc.n	80003cc <__udivmoddi4+0xcc>
 80003c6:	4290      	cmp	r0, r2
 80003c8:	f0c0 80f0 	bcc.w	80005ac <__udivmoddi4+0x2ac>
 80003cc:	1a86      	subs	r6, r0, r2
 80003ce:	eb64 0303 	sbc.w	r3, r4, r3
 80003d2:	2001      	movs	r0, #1
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d0e6      	beq.n	80003a6 <__udivmoddi4+0xa6>
 80003d8:	e9c5 6300 	strd	r6, r3, [r5]
 80003dc:	e7e3      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003de:	2a00      	cmp	r2, #0
 80003e0:	f040 8090 	bne.w	8000504 <__udivmoddi4+0x204>
 80003e4:	eba1 040c 	sub.w	r4, r1, ip
 80003e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ec:	fa1f f78c 	uxth.w	r7, ip
 80003f0:	2101      	movs	r1, #1
 80003f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fa:	fb08 4416 	mls	r4, r8, r6, r4
 80003fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000402:	fb07 f006 	mul.w	r0, r7, r6
 8000406:	4298      	cmp	r0, r3
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x11c>
 800040a:	eb1c 0303 	adds.w	r3, ip, r3
 800040e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x11a>
 8000414:	4298      	cmp	r0, r3
 8000416:	f200 80cd 	bhi.w	80005b4 <__udivmoddi4+0x2b4>
 800041a:	4626      	mov	r6, r4
 800041c:	1a1c      	subs	r4, r3, r0
 800041e:	fa1f f38e 	uxth.w	r3, lr
 8000422:	fbb4 f0f8 	udiv	r0, r4, r8
 8000426:	fb08 4410 	mls	r4, r8, r0, r4
 800042a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800042e:	fb00 f707 	mul.w	r7, r0, r7
 8000432:	429f      	cmp	r7, r3
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x148>
 8000436:	eb1c 0303 	adds.w	r3, ip, r3
 800043a:	f100 34ff 	add.w	r4, r0, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x146>
 8000440:	429f      	cmp	r7, r3
 8000442:	f200 80b0 	bhi.w	80005a6 <__udivmoddi4+0x2a6>
 8000446:	4620      	mov	r0, r4
 8000448:	1bdb      	subs	r3, r3, r7
 800044a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800044e:	e7a5      	b.n	800039c <__udivmoddi4+0x9c>
 8000450:	f1c1 0620 	rsb	r6, r1, #32
 8000454:	408b      	lsls	r3, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	431f      	orrs	r7, r3
 800045c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000460:	fa04 f301 	lsl.w	r3, r4, r1
 8000464:	ea43 030c 	orr.w	r3, r3, ip
 8000468:	40f4      	lsrs	r4, r6
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	0c38      	lsrs	r0, r7, #16
 8000470:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000474:	fbb4 fef0 	udiv	lr, r4, r0
 8000478:	fa1f fc87 	uxth.w	ip, r7
 800047c:	fb00 441e 	mls	r4, r0, lr, r4
 8000480:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000484:	fb0e f90c 	mul.w	r9, lr, ip
 8000488:	45a1      	cmp	r9, r4
 800048a:	fa02 f201 	lsl.w	r2, r2, r1
 800048e:	d90a      	bls.n	80004a6 <__udivmoddi4+0x1a6>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000496:	f080 8084 	bcs.w	80005a2 <__udivmoddi4+0x2a2>
 800049a:	45a1      	cmp	r9, r4
 800049c:	f240 8081 	bls.w	80005a2 <__udivmoddi4+0x2a2>
 80004a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004a4:	443c      	add	r4, r7
 80004a6:	eba4 0409 	sub.w	r4, r4, r9
 80004aa:	fa1f f983 	uxth.w	r9, r3
 80004ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80004b2:	fb00 4413 	mls	r4, r0, r3, r4
 80004b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80004be:	45a4      	cmp	ip, r4
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x1d2>
 80004c2:	193c      	adds	r4, r7, r4
 80004c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004c8:	d267      	bcs.n	800059a <__udivmoddi4+0x29a>
 80004ca:	45a4      	cmp	ip, r4
 80004cc:	d965      	bls.n	800059a <__udivmoddi4+0x29a>
 80004ce:	3b02      	subs	r3, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004d6:	fba0 9302 	umull	r9, r3, r0, r2
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	429c      	cmp	r4, r3
 80004e0:	46ce      	mov	lr, r9
 80004e2:	469c      	mov	ip, r3
 80004e4:	d351      	bcc.n	800058a <__udivmoddi4+0x28a>
 80004e6:	d04e      	beq.n	8000586 <__udivmoddi4+0x286>
 80004e8:	b155      	cbz	r5, 8000500 <__udivmoddi4+0x200>
 80004ea:	ebb8 030e 	subs.w	r3, r8, lr
 80004ee:	eb64 040c 	sbc.w	r4, r4, ip
 80004f2:	fa04 f606 	lsl.w	r6, r4, r6
 80004f6:	40cb      	lsrs	r3, r1
 80004f8:	431e      	orrs	r6, r3
 80004fa:	40cc      	lsrs	r4, r1
 80004fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000500:	2100      	movs	r1, #0
 8000502:	e750      	b.n	80003a6 <__udivmoddi4+0xa6>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f103 	lsr.w	r1, r0, r3
 800050c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000510:	fa24 f303 	lsr.w	r3, r4, r3
 8000514:	4094      	lsls	r4, r2
 8000516:	430c      	orrs	r4, r1
 8000518:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800051c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000520:	fa1f f78c 	uxth.w	r7, ip
 8000524:	fbb3 f0f8 	udiv	r0, r3, r8
 8000528:	fb08 3110 	mls	r1, r8, r0, r3
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000532:	fb00 f107 	mul.w	r1, r0, r7
 8000536:	4299      	cmp	r1, r3
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x24c>
 800053a:	eb1c 0303 	adds.w	r3, ip, r3
 800053e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000542:	d22c      	bcs.n	800059e <__udivmoddi4+0x29e>
 8000544:	4299      	cmp	r1, r3
 8000546:	d92a      	bls.n	800059e <__udivmoddi4+0x29e>
 8000548:	3802      	subs	r0, #2
 800054a:	4463      	add	r3, ip
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b2a4      	uxth	r4, r4
 8000550:	fbb3 f1f8 	udiv	r1, r3, r8
 8000554:	fb08 3311 	mls	r3, r8, r1, r3
 8000558:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800055c:	fb01 f307 	mul.w	r3, r1, r7
 8000560:	42a3      	cmp	r3, r4
 8000562:	d908      	bls.n	8000576 <__udivmoddi4+0x276>
 8000564:	eb1c 0404 	adds.w	r4, ip, r4
 8000568:	f101 36ff 	add.w	r6, r1, #4294967295
 800056c:	d213      	bcs.n	8000596 <__udivmoddi4+0x296>
 800056e:	42a3      	cmp	r3, r4
 8000570:	d911      	bls.n	8000596 <__udivmoddi4+0x296>
 8000572:	3902      	subs	r1, #2
 8000574:	4464      	add	r4, ip
 8000576:	1ae4      	subs	r4, r4, r3
 8000578:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800057c:	e739      	b.n	80003f2 <__udivmoddi4+0xf2>
 800057e:	4604      	mov	r4, r0
 8000580:	e6f0      	b.n	8000364 <__udivmoddi4+0x64>
 8000582:	4608      	mov	r0, r1
 8000584:	e706      	b.n	8000394 <__udivmoddi4+0x94>
 8000586:	45c8      	cmp	r8, r9
 8000588:	d2ae      	bcs.n	80004e8 <__udivmoddi4+0x1e8>
 800058a:	ebb9 0e02 	subs.w	lr, r9, r2
 800058e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000592:	3801      	subs	r0, #1
 8000594:	e7a8      	b.n	80004e8 <__udivmoddi4+0x1e8>
 8000596:	4631      	mov	r1, r6
 8000598:	e7ed      	b.n	8000576 <__udivmoddi4+0x276>
 800059a:	4603      	mov	r3, r0
 800059c:	e799      	b.n	80004d2 <__udivmoddi4+0x1d2>
 800059e:	4630      	mov	r0, r6
 80005a0:	e7d4      	b.n	800054c <__udivmoddi4+0x24c>
 80005a2:	46d6      	mov	lr, sl
 80005a4:	e77f      	b.n	80004a6 <__udivmoddi4+0x1a6>
 80005a6:	4463      	add	r3, ip
 80005a8:	3802      	subs	r0, #2
 80005aa:	e74d      	b.n	8000448 <__udivmoddi4+0x148>
 80005ac:	4606      	mov	r6, r0
 80005ae:	4623      	mov	r3, r4
 80005b0:	4608      	mov	r0, r1
 80005b2:	e70f      	b.n	80003d4 <__udivmoddi4+0xd4>
 80005b4:	3e02      	subs	r6, #2
 80005b6:	4463      	add	r3, ip
 80005b8:	e730      	b.n	800041c <__udivmoddi4+0x11c>
 80005ba:	bf00      	nop

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <FDCAN1_Tx>:
char * rxData="rcvd\r\n";
char msg[50];


void FDCAN1_Tx(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b08e      	sub	sp, #56	@ 0x38
 80005c4:	af00      	add	r7, sp, #0
	FDCAN_TxHeaderTypeDef  TxHeader;
	uint32_t TxMailBox;
	uint8_t my_message[12] = {'F','D','C','A','N',' ','T','E','S','T','!','!'};
 80005c6:	4a20      	ldr	r2, [pc, #128]	@ (8000648 <FDCAN1_Tx+0x88>)
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	ca07      	ldmia	r2, {r0, r1, r2}
 80005cc:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    TxHeader.Identifier = 0x111;             // 메시지 ID
 80005d0:	f240 1311 	movw	r3, #273	@ 0x111
 80005d4:	613b      	str	r3, [r7, #16]
    TxHeader.IdType = FDCAN_STANDARD_ID;   // 표준 ID 사용
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;  // 데이터 프레임
 80005da:	2300      	movs	r3, #0
 80005dc:	61bb      	str	r3, [r7, #24]
    TxHeader.DataLength = FDCAN_DLC_BYTES_12;  // 데이터 길이: 1 바이트
 80005de:	2309      	movs	r3, #9
 80005e0:	61fb      	str	r3, [r7, #28]
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80005e2:	2300      	movs	r3, #0
 80005e4:	623b      	str	r3, [r7, #32]
    TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 80005e6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80005ea:	627b      	str	r3, [r7, #36]	@ 0x24
    TxHeader.FDFormat = FDCAN_FD_CAN;
 80005ec:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80005f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80005f2:	2300      	movs	r3, #0
 80005f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TxHeader.MessageMarker = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	633b      	str	r3, [r7, #48]	@ 0x30


    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, my_message) != HAL_OK) {
 80005fa:	1d3a      	adds	r2, r7, #4
 80005fc:	f107 0310 	add.w	r3, r7, #16
 8000600:	4619      	mov	r1, r3
 8000602:	4812      	ldr	r0, [pc, #72]	@ (800064c <FDCAN1_Tx+0x8c>)
 8000604:	f000 fee6 	bl	80013d4 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <FDCAN1_Tx+0x52>
        Error_Handler();
 800060e:	f000 f9f3 	bl	80009f8 <Error_Handler>
    }
	while(HAL_FDCAN_IsTxBufferMessagePending(&hfdcan1,TxMailBox));        // 선택된 Tx 메일박스에 전송요청이 pending 되었는지를 체크
 8000612:	bf00      	nop
 8000614:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000616:	480d      	ldr	r0, [pc, #52]	@ (800064c <FDCAN1_Tx+0x8c>)
 8000618:	f001 f828 	bl	800166c <HAL_FDCAN_IsTxBufferMessagePending>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d1f8      	bne.n	8000614 <FDCAN1_Tx+0x54>
									// 0리턴시 펜딩된 것이 없음. 1리턴시 최소 1개이상 펜딩되어있음
									// 0리턴시 탈출(=전송요청이 처리된 것)
	sprintf(msg, "Message Transmitted\r\n");
 8000622:	490b      	ldr	r1, [pc, #44]	@ (8000650 <FDCAN1_Tx+0x90>)
 8000624:	480b      	ldr	r0, [pc, #44]	@ (8000654 <FDCAN1_Tx+0x94>)
 8000626:	f003 f94f 	bl	80038c8 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t *)msg,strlen(msg),HAL_MAX_DELAY);
 800062a:	480a      	ldr	r0, [pc, #40]	@ (8000654 <FDCAN1_Tx+0x94>)
 800062c:	f7ff fdf8 	bl	8000220 <strlen>
 8000630:	4603      	mov	r3, r0
 8000632:	b29a      	uxth	r2, r3
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	4906      	ldr	r1, [pc, #24]	@ (8000654 <FDCAN1_Tx+0x94>)
 800063a:	4807      	ldr	r0, [pc, #28]	@ (8000658 <FDCAN1_Tx+0x98>)
 800063c:	f002 fac8 	bl	8002bd0 <HAL_UART_Transmit>
}
 8000640:	bf00      	nop
 8000642:	3738      	adds	r7, #56	@ 0x38
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	08004248 	.word	0x08004248
 800064c:	20000078 	.word	0x20000078
 8000650:	08004230 	.word	0x08004230
 8000654:	20000204 	.word	0x20000204
 8000658:	200000dc 	.word	0x200000dc

0800065c <FDCAN1_Rx>:


void FDCAN1_Rx()
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b09a      	sub	sp, #104	@ 0x68
 8000660:	af00      	add	r7, sp, #0
	FDCAN_RxHeaderTypeDef Rxheader ;
	uint8_t rcvd_msg[12];
	char rxMsg[50];

	while(! HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0));
 8000662:	bf00      	nop
 8000664:	2140      	movs	r1, #64	@ 0x40
 8000666:	4815      	ldr	r0, [pc, #84]	@ (80006bc <FDCAN1_Rx+0x60>)
 8000668:	f001 f816 	bl	8001698 <HAL_FDCAN_GetRxFifoFillLevel>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d0f8      	beq.n	8000664 <FDCAN1_Rx+0x8>

	if( HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &Rxheader, rcvd_msg ) != HAL_OK)
 8000672:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000676:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800067a:	2140      	movs	r1, #64	@ 0x40
 800067c:	480f      	ldr	r0, [pc, #60]	@ (80006bc <FDCAN1_Rx+0x60>)
 800067e:	f000 feed 	bl	800145c <HAL_FDCAN_GetRxMessage>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <FDCAN1_Rx+0x30>
	{
		Error_Handler();
 8000688:	f000 f9b6 	bl	80009f8 <Error_Handler>
	}
	sprintf(rxMsg, "Message Received %s\r\n",rcvd_msg);
 800068c:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000690:	463b      	mov	r3, r7
 8000692:	490b      	ldr	r1, [pc, #44]	@ (80006c0 <FDCAN1_Rx+0x64>)
 8000694:	4618      	mov	r0, r3
 8000696:	f003 f917 	bl	80038c8 <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t *)rxMsg,strlen(rxMsg),HAL_MAX_DELAY);
 800069a:	463b      	mov	r3, r7
 800069c:	4618      	mov	r0, r3
 800069e:	f7ff fdbf 	bl	8000220 <strlen>
 80006a2:	4603      	mov	r3, r0
 80006a4:	b29a      	uxth	r2, r3
 80006a6:	4639      	mov	r1, r7
 80006a8:	f04f 33ff 	mov.w	r3, #4294967295
 80006ac:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <FDCAN1_Rx+0x68>)
 80006ae:	f002 fa8f 	bl	8002bd0 <HAL_UART_Transmit>
}
 80006b2:	bf00      	nop
 80006b4:	3768      	adds	r7, #104	@ 0x68
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000078 	.word	0x20000078
 80006c0:	08004254 	.word	0x08004254
 80006c4:	200000dc 	.word	0x200000dc

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b086      	sub	sp, #24
 80006cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ce:	f000 fb50 	bl	8000d72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d2:	f000 f825 	bl	8000720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d6:	f000 f94f 	bl	8000978 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006da:	f000 f901 	bl	80008e0 <MX_USART2_UART_Init>
  MX_FDCAN1_Init();
 80006de:	f000 f86b 	bl	80007b8 <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 80006e2:	f000 f8b1 	bl	8000848 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  FDCAN_FilterTypeDef sFilterConfig;

  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80006e6:	2300      	movs	r3, #0
 80006e8:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80006ee:	2302      	movs	r3, #2
 80006f0:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80006f2:	2301      	movs	r3, #1
 80006f4:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x0F;
 80006fa:	230f      	movs	r3, #15
 80006fc:	617b      	str	r3, [r7, #20]

  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 80006fe:	463b      	mov	r3, r7
 8000700:	4619      	mov	r1, r3
 8000702:	4806      	ldr	r0, [pc, #24]	@ (800071c <main+0x54>)
 8000704:	f000 fde4 	bl	80012d0 <HAL_FDCAN_ConfigFilter>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_FDCAN_Start(&hfdcan1);
 8000708:	4804      	ldr	r0, [pc, #16]	@ (800071c <main+0x54>)
 800070a:	f000 fe3b 	bl	8001384 <HAL_FDCAN_Start>
	  FDCAN1_Tx();
 800070e:	f7ff ff57 	bl	80005c0 <FDCAN1_Tx>
	  FDCAN1_Rx();
 8000712:	f7ff ffa3 	bl	800065c <FDCAN1_Rx>
//	  CAN1_Rx();

//	  HAL_UART_Transmit(&huart1,(uint8_t *)rxData,6,HAL_MAX_DELAY);
//	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);

	  while(1);
 8000716:	bf00      	nop
 8000718:	e7fd      	b.n	8000716 <main+0x4e>
 800071a:	bf00      	nop
 800071c:	20000078 	.word	0x20000078

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b094      	sub	sp, #80	@ 0x50
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0318 	add.w	r3, r7, #24
 800072a:	2238      	movs	r2, #56	@ 0x38
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f003 f8ea 	bl	8003908 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	605a      	str	r2, [r3, #4]
 800073c:	609a      	str	r2, [r3, #8]
 800073e:	60da      	str	r2, [r3, #12]
 8000740:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000742:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000746:	f001 fa31 	bl	8001bac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800074a:	2302      	movs	r3, #2
 800074c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800074e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000752:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000754:	2340      	movs	r3, #64	@ 0x40
 8000756:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000758:	2302      	movs	r3, #2
 800075a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800075c:	2302      	movs	r3, #2
 800075e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV5;
 8000760:	2305      	movs	r3, #5
 8000762:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000764:	2355      	movs	r3, #85	@ 0x55
 8000766:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000768:	2302      	movs	r3, #2
 800076a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800076c:	2302      	movs	r3, #2
 800076e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV8;
 8000770:	2308      	movs	r3, #8
 8000772:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000774:	f107 0318 	add.w	r3, r7, #24
 8000778:	4618      	mov	r0, r3
 800077a:	f001 fabb 	bl	8001cf4 <HAL_RCC_OscConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000784:	f000 f938 	bl	80009f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000788:	230f      	movs	r3, #15
 800078a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078c:	2303      	movs	r3, #3
 800078e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2101      	movs	r1, #1
 80007a0:	4618      	mov	r0, r3
 80007a2:	f001 fdb9 	bl	8002318 <HAL_RCC_ClockConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80007ac:	f000 f924 	bl	80009f8 <Error_Handler>
  }
}
 80007b0:	bf00      	nop
 80007b2:	3750      	adds	r7, #80	@ 0x50
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80007bc:	4b20      	ldr	r3, [pc, #128]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007be:	4a21      	ldr	r2, [pc, #132]	@ (8000844 <MX_FDCAN1_Init+0x8c>)
 80007c0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80007c2:	4b1f      	ldr	r3, [pc, #124]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80007c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007ca:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80007ce:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_INTERNAL_LOOPBACK;
 80007d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007d2:	2203      	movs	r2, #3
 80007d4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80007d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007d8:	2201      	movs	r2, #1
 80007da:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80007dc:	4b18      	ldr	r3, [pc, #96]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007de:	2200      	movs	r2, #0
 80007e0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80007e2:	4b17      	ldr	r3, [pc, #92]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 80007e8:	4b15      	ldr	r3, [pc, #84]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007ea:	2202      	movs	r2, #2
 80007ec:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80007ee:	4b14      	ldr	r3, [pc, #80]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007f0:	2201      	movs	r2, #1
 80007f2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 80007f4:	4b12      	ldr	r3, [pc, #72]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007f6:	220e      	movs	r2, #14
 80007f8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80007fa:	4b11      	ldr	r3, [pc, #68]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 80007fc:	2202      	movs	r2, #2
 80007fe:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8000800:	4b0f      	ldr	r3, [pc, #60]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 8000802:	2202      	movs	r2, #2
 8000804:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000806:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 8000808:	2201      	movs	r2, #1
 800080a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 14;
 800080c:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 800080e:	220e      	movs	r2, #14
 8000810:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8000812:	4b0b      	ldr	r3, [pc, #44]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 8000814:	2202      	movs	r2, #2
 8000816:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 14;
 8000818:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 800081a:	220e      	movs	r2, #14
 800081c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 4;
 800081e:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 8000820:	2204      	movs	r2, #4
 8000822:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000824:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 8000826:	2200      	movs	r2, #0
 8000828:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800082a:	4805      	ldr	r0, [pc, #20]	@ (8000840 <MX_FDCAN1_Init+0x88>)
 800082c:	f000 fbf6 	bl	800101c <HAL_FDCAN_Init>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8000836:	f000 f8df 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800083a:	bf00      	nop
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	20000078 	.word	0x20000078
 8000844:	40006400 	.word	0x40006400

08000848 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800084c:	4b22      	ldr	r3, [pc, #136]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 800084e:	4a23      	ldr	r2, [pc, #140]	@ (80008dc <MX_USART1_UART_Init+0x94>)
 8000850:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000852:	4b21      	ldr	r3, [pc, #132]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 8000854:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000858:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800085a:	4b1f      	ldr	r3, [pc, #124]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000860:	4b1d      	ldr	r3, [pc, #116]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 8000862:	2200      	movs	r2, #0
 8000864:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000866:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 8000868:	2200      	movs	r2, #0
 800086a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800086c:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 800086e:	220c      	movs	r2, #12
 8000870:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000872:	4b19      	ldr	r3, [pc, #100]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 8000874:	2200      	movs	r2, #0
 8000876:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000878:	4b17      	ldr	r3, [pc, #92]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 800087a:	2200      	movs	r2, #0
 800087c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800087e:	4b16      	ldr	r3, [pc, #88]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 8000880:	2200      	movs	r2, #0
 8000882:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000884:	4b14      	ldr	r3, [pc, #80]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 8000886:	2200      	movs	r2, #0
 8000888:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800088a:	4b13      	ldr	r3, [pc, #76]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 800088c:	2200      	movs	r2, #0
 800088e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000890:	4811      	ldr	r0, [pc, #68]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 8000892:	f002 f94d 	bl	8002b30 <HAL_UART_Init>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800089c:	f000 f8ac 	bl	80009f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a0:	2100      	movs	r1, #0
 80008a2:	480d      	ldr	r0, [pc, #52]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 80008a4:	f002 ff46 	bl	8003734 <HAL_UARTEx_SetTxFifoThreshold>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008ae:	f000 f8a3 	bl	80009f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008b2:	2100      	movs	r1, #0
 80008b4:	4808      	ldr	r0, [pc, #32]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 80008b6:	f002 ff7b 	bl	80037b0 <HAL_UARTEx_SetRxFifoThreshold>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008c0:	f000 f89a 	bl	80009f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008c4:	4804      	ldr	r0, [pc, #16]	@ (80008d8 <MX_USART1_UART_Init+0x90>)
 80008c6:	f002 fefc 	bl	80036c2 <HAL_UARTEx_DisableFifoMode>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008d0:	f000 f892 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	200000dc 	.word	0x200000dc
 80008dc:	40013800 	.word	0x40013800

080008e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008e4:	4b22      	ldr	r3, [pc, #136]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 80008e6:	4a23      	ldr	r2, [pc, #140]	@ (8000974 <MX_USART2_UART_Init+0x94>)
 80008e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008ea:	4b21      	ldr	r3, [pc, #132]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 80008ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008f2:	4b1f      	ldr	r3, [pc, #124]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000904:	4b1a      	ldr	r3, [pc, #104]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 8000906:	220c      	movs	r2, #12
 8000908:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090a:	4b19      	ldr	r3, [pc, #100]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 800090c:	2200      	movs	r2, #0
 800090e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000910:	4b17      	ldr	r3, [pc, #92]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 8000912:	2200      	movs	r2, #0
 8000914:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000916:	4b16      	ldr	r3, [pc, #88]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 8000918:	2200      	movs	r2, #0
 800091a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800091c:	4b14      	ldr	r3, [pc, #80]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 800091e:	2200      	movs	r2, #0
 8000920:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000922:	4b13      	ldr	r3, [pc, #76]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 8000924:	2200      	movs	r2, #0
 8000926:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000928:	4811      	ldr	r0, [pc, #68]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 800092a:	f002 f901 	bl	8002b30 <HAL_UART_Init>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000934:	f000 f860 	bl	80009f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000938:	2100      	movs	r1, #0
 800093a:	480d      	ldr	r0, [pc, #52]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 800093c:	f002 fefa 	bl	8003734 <HAL_UARTEx_SetTxFifoThreshold>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000946:	f000 f857 	bl	80009f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094a:	2100      	movs	r1, #0
 800094c:	4808      	ldr	r0, [pc, #32]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 800094e:	f002 ff2f 	bl	80037b0 <HAL_UARTEx_SetRxFifoThreshold>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000958:	f000 f84e 	bl	80009f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800095c:	4804      	ldr	r0, [pc, #16]	@ (8000970 <MX_USART2_UART_Init+0x90>)
 800095e:	f002 feb0 	bl	80036c2 <HAL_UARTEx_DisableFifoMode>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000968:	f000 f846 	bl	80009f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000170 	.word	0x20000170
 8000974:	40004400 	.word	0x40004400

08000978 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b088      	sub	sp, #32
 800097c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097e:	f107 030c 	add.w	r3, r7, #12
 8000982:	2200      	movs	r2, #0
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	605a      	str	r2, [r3, #4]
 8000988:	609a      	str	r2, [r3, #8]
 800098a:	60da      	str	r2, [r3, #12]
 800098c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b18      	ldr	r3, [pc, #96]	@ (80009f0 <MX_GPIO_Init+0x78>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000992:	4a17      	ldr	r2, [pc, #92]	@ (80009f0 <MX_GPIO_Init+0x78>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800099a:	4b15      	ldr	r3, [pc, #84]	@ (80009f0 <MX_GPIO_Init+0x78>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a6:	4b12      	ldr	r3, [pc, #72]	@ (80009f0 <MX_GPIO_Init+0x78>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009aa:	4a11      	ldr	r2, [pc, #68]	@ (80009f0 <MX_GPIO_Init+0x78>)
 80009ac:	f043 0302 	orr.w	r3, r3, #2
 80009b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009b2:	4b0f      	ldr	r3, [pc, #60]	@ (80009f0 <MX_GPIO_Init+0x78>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b6:	f003 0302 	and.w	r3, r3, #2
 80009ba:	607b      	str	r3, [r7, #4]
 80009bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009be:	2200      	movs	r2, #0
 80009c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009c4:	480b      	ldr	r0, [pc, #44]	@ (80009f4 <MX_GPIO_Init+0x7c>)
 80009c6:	f001 f8d9 	bl	8001b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d0:	2301      	movs	r3, #1
 80009d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d8:	2300      	movs	r3, #0
 80009da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009dc:	f107 030c 	add.w	r3, r7, #12
 80009e0:	4619      	mov	r1, r3
 80009e2:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <MX_GPIO_Init+0x7c>)
 80009e4:	f000 ff48 	bl	8001878 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009e8:	bf00      	nop
 80009ea:	3720      	adds	r7, #32
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	40021000 	.word	0x40021000
 80009f4:	48000400 	.word	0x48000400

080009f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009fc:	b672      	cpsid	i
}
 80009fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <Error_Handler+0x8>

08000a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a16:	4b0c      	ldr	r3, [pc, #48]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	607b      	str	r3, [r7, #4]
 8000a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a22:	4b09      	ldr	r3, [pc, #36]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a26:	4a08      	ldr	r2, [pc, #32]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a2e:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <HAL_MspInit+0x44>)
 8000a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a36:	603b      	str	r3, [r7, #0]
 8000a38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	40021000 	.word	0x40021000

08000a4c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b09a      	sub	sp, #104	@ 0x68
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a54:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a64:	f107 0310 	add.w	r3, r7, #16
 8000a68:	2244      	movs	r2, #68	@ 0x44
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f002 ff4b 	bl	8003908 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4a20      	ldr	r2, [pc, #128]	@ (8000af8 <HAL_FDCAN_MspInit+0xac>)
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d139      	bne.n	8000af0 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000a7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a80:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000a82:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000a86:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a88:	f107 0310 	add.w	r3, r7, #16
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f001 fe5f 	bl	8002750 <HAL_RCCEx_PeriphCLKConfig>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000a98:	f7ff ffae 	bl	80009f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a9c:	4b17      	ldr	r3, [pc, #92]	@ (8000afc <HAL_FDCAN_MspInit+0xb0>)
 8000a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aa0:	4a16      	ldr	r2, [pc, #88]	@ (8000afc <HAL_FDCAN_MspInit+0xb0>)
 8000aa2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000aa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000aa8:	4b14      	ldr	r3, [pc, #80]	@ (8000afc <HAL_FDCAN_MspInit+0xb0>)
 8000aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab4:	4b11      	ldr	r3, [pc, #68]	@ (8000afc <HAL_FDCAN_MspInit+0xb0>)
 8000ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab8:	4a10      	ldr	r2, [pc, #64]	@ (8000afc <HAL_FDCAN_MspInit+0xb0>)
 8000aba:	f043 0301 	orr.w	r3, r3, #1
 8000abe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8000afc <HAL_FDCAN_MspInit+0xb0>)
 8000ac2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac4:	f003 0301 	and.w	r3, r3, #1
 8000ac8:	60bb      	str	r3, [r7, #8]
 8000aca:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000acc:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000ad0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ada:	2300      	movs	r3, #0
 8000adc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000ade:	2309      	movs	r3, #9
 8000ae0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aec:	f000 fec4 	bl	8001878 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8000af0:	bf00      	nop
 8000af2:	3768      	adds	r7, #104	@ 0x68
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	40006400 	.word	0x40006400
 8000afc:	40021000 	.word	0x40021000

08000b00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b09c      	sub	sp, #112	@ 0x70
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b08:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]
 8000b16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b18:	f107 0318 	add.w	r3, r7, #24
 8000b1c:	2244      	movs	r2, #68	@ 0x44
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4618      	mov	r0, r3
 8000b22:	f002 fef1 	bl	8003908 <memset>
  if(huart->Instance==USART1)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a3e      	ldr	r2, [pc, #248]	@ (8000c24 <HAL_UART_MspInit+0x124>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d138      	bne.n	8000ba2 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b30:	2301      	movs	r3, #1
 8000b32:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b34:	2300      	movs	r3, #0
 8000b36:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b38:	f107 0318 	add.w	r3, r7, #24
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f001 fe07 	bl	8002750 <HAL_RCCEx_PeriphCLKConfig>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b48:	f7ff ff56 	bl	80009f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b4c:	4b36      	ldr	r3, [pc, #216]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000b4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b50:	4a35      	ldr	r2, [pc, #212]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000b52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b56:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b58:	4b33      	ldr	r3, [pc, #204]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000b5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b60:	617b      	str	r3, [r7, #20]
 8000b62:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b64:	4b30      	ldr	r3, [pc, #192]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b68:	4a2f      	ldr	r2, [pc, #188]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000b6a:	f043 0301 	orr.w	r3, r3, #1
 8000b6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b70:	4b2d      	ldr	r3, [pc, #180]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b74:	f003 0301 	and.w	r3, r3, #1
 8000b78:	613b      	str	r3, [r7, #16]
 8000b7a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b7c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b82:	2302      	movs	r3, #2
 8000b84:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b8e:	2307      	movs	r3, #7
 8000b90:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b92:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000b96:	4619      	mov	r1, r3
 8000b98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b9c:	f000 fe6c 	bl	8001878 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ba0:	e03b      	b.n	8000c1a <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART2)
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a21      	ldr	r2, [pc, #132]	@ (8000c2c <HAL_UART_MspInit+0x12c>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d136      	bne.n	8000c1a <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000bac:	2302      	movs	r3, #2
 8000bae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bb4:	f107 0318 	add.w	r3, r7, #24
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f001 fdc9 	bl	8002750 <HAL_RCCEx_PeriphCLKConfig>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d001      	beq.n	8000bc8 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8000bc4:	f7ff ff18 	bl	80009f8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bc8:	4b17      	ldr	r3, [pc, #92]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bcc:	4a16      	ldr	r2, [pc, #88]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000bce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bd4:	4b14      	ldr	r3, [pc, #80]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be0:	4b11      	ldr	r3, [pc, #68]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be4:	4a10      	ldr	r2, [pc, #64]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000be6:	f043 0301 	orr.w	r3, r3, #1
 8000bea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bec:	4b0e      	ldr	r3, [pc, #56]	@ (8000c28 <HAL_UART_MspInit+0x128>)
 8000bee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000bf8:	230c      	movs	r3, #12
 8000bfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c04:	2300      	movs	r3, #0
 8000c06:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c08:	2307      	movs	r3, #7
 8000c0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000c10:	4619      	mov	r1, r3
 8000c12:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c16:	f000 fe2f 	bl	8001878 <HAL_GPIO_Init>
}
 8000c1a:	bf00      	nop
 8000c1c:	3770      	adds	r7, #112	@ 0x70
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40013800 	.word	0x40013800
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	40004400 	.word	0x40004400

08000c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c34:	bf00      	nop
 8000c36:	e7fd      	b.n	8000c34 <NMI_Handler+0x4>

08000c38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <HardFault_Handler+0x4>

08000c40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <MemManage_Handler+0x4>

08000c48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <BusFault_Handler+0x4>

08000c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <UsageFault_Handler+0x4>

08000c58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr

08000c66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c78:	bf00      	nop
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr

08000c82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c86:	f000 f8c7 	bl	8000e18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c98:	4a14      	ldr	r2, [pc, #80]	@ (8000cec <_sbrk+0x5c>)
 8000c9a:	4b15      	ldr	r3, [pc, #84]	@ (8000cf0 <_sbrk+0x60>)
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ca4:	4b13      	ldr	r3, [pc, #76]	@ (8000cf4 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d102      	bne.n	8000cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cac:	4b11      	ldr	r3, [pc, #68]	@ (8000cf4 <_sbrk+0x64>)
 8000cae:	4a12      	ldr	r2, [pc, #72]	@ (8000cf8 <_sbrk+0x68>)
 8000cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cb2:	4b10      	ldr	r3, [pc, #64]	@ (8000cf4 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	d207      	bcs.n	8000cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cc0:	f002 fe2a 	bl	8003918 <__errno>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	220c      	movs	r2, #12
 8000cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	e009      	b.n	8000ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cd0:	4b08      	ldr	r3, [pc, #32]	@ (8000cf4 <_sbrk+0x64>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cd6:	4b07      	ldr	r3, [pc, #28]	@ (8000cf4 <_sbrk+0x64>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4413      	add	r3, r2
 8000cde:	4a05      	ldr	r2, [pc, #20]	@ (8000cf4 <_sbrk+0x64>)
 8000ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20008000 	.word	0x20008000
 8000cf0:	00000400 	.word	0x00000400
 8000cf4:	20000238 	.word	0x20000238
 8000cf8:	20000388 	.word	0x20000388

08000cfc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d00:	4b06      	ldr	r3, [pc, #24]	@ (8000d1c <SystemInit+0x20>)
 8000d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d06:	4a05      	ldr	r2, [pc, #20]	@ (8000d1c <SystemInit+0x20>)
 8000d08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d20:	480d      	ldr	r0, [pc, #52]	@ (8000d58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d22:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d24:	f7ff ffea 	bl	8000cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d28:	480c      	ldr	r0, [pc, #48]	@ (8000d5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000d2a:	490d      	ldr	r1, [pc, #52]	@ (8000d60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d64 <LoopForever+0xe>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d30:	e002      	b.n	8000d38 <LoopCopyDataInit>

08000d32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d36:	3304      	adds	r3, #4

08000d38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d3c:	d3f9      	bcc.n	8000d32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d40:	4c0a      	ldr	r4, [pc, #40]	@ (8000d6c <LoopForever+0x16>)
  movs r3, #0
 8000d42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d44:	e001      	b.n	8000d4a <LoopFillZerobss>

08000d46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d48:	3204      	adds	r2, #4

08000d4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d4c:	d3fb      	bcc.n	8000d46 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000d4e:	f002 fde9 	bl	8003924 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d52:	f7ff fcb9 	bl	80006c8 <main>

08000d56 <LoopForever>:

LoopForever:
    b LoopForever
 8000d56:	e7fe      	b.n	8000d56 <LoopForever>
  ldr   r0, =_estack
 8000d58:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000d5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d60:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d64:	08004300 	.word	0x08004300
  ldr r2, =_sbss
 8000d68:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d6c:	20000388 	.word	0x20000388

08000d70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d70:	e7fe      	b.n	8000d70 <ADC1_2_IRQHandler>

08000d72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d7c:	2003      	movs	r0, #3
 8000d7e:	f000 f91b 	bl	8000fb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d82:	2000      	movs	r0, #0
 8000d84:	f000 f80e 	bl	8000da4 <HAL_InitTick>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d002      	beq.n	8000d94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	71fb      	strb	r3, [r7, #7]
 8000d92:	e001      	b.n	8000d98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d94:	f7ff fe36 	bl	8000a04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d98:	79fb      	ldrb	r3, [r7, #7]

}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
	...

08000da4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000db0:	4b16      	ldr	r3, [pc, #88]	@ (8000e0c <HAL_InitTick+0x68>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d022      	beq.n	8000dfe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000db8:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <HAL_InitTick+0x6c>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <HAL_InitTick+0x68>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000dc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f000 f918 	bl	8001002 <HAL_SYSTICK_Config>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d10f      	bne.n	8000df8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2b0f      	cmp	r3, #15
 8000ddc:	d809      	bhi.n	8000df2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dde:	2200      	movs	r2, #0
 8000de0:	6879      	ldr	r1, [r7, #4]
 8000de2:	f04f 30ff 	mov.w	r0, #4294967295
 8000de6:	f000 f8f2 	bl	8000fce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dea:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <HAL_InitTick+0x70>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6013      	str	r3, [r2, #0]
 8000df0:	e007      	b.n	8000e02 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	73fb      	strb	r3, [r7, #15]
 8000df6:	e004      	b.n	8000e02 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	73fb      	strb	r3, [r7, #15]
 8000dfc:	e001      	b.n	8000e02 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3710      	adds	r7, #16
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000000 	.word	0x20000000
 8000e14:	20000004 	.word	0x20000004

08000e18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <HAL_IncTick+0x1c>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b05      	ldr	r3, [pc, #20]	@ (8000e38 <HAL_IncTick+0x20>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4413      	add	r3, r2
 8000e26:	4a03      	ldr	r2, [pc, #12]	@ (8000e34 <HAL_IncTick+0x1c>)
 8000e28:	6013      	str	r3, [r2, #0]
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr
 8000e34:	2000023c 	.word	0x2000023c
 8000e38:	20000008 	.word	0x20000008

08000e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e40:	4b03      	ldr	r3, [pc, #12]	@ (8000e50 <HAL_GetTick+0x14>)
 8000e42:	681b      	ldr	r3, [r3, #0]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	2000023c 	.word	0x2000023c

08000e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e64:	4b0c      	ldr	r3, [pc, #48]	@ (8000e98 <__NVIC_SetPriorityGrouping+0x44>)
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e6a:	68ba      	ldr	r2, [r7, #8]
 8000e6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e70:	4013      	ands	r3, r2
 8000e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e86:	4a04      	ldr	r2, [pc, #16]	@ (8000e98 <__NVIC_SetPriorityGrouping+0x44>)
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	60d3      	str	r3, [r2, #12]
}
 8000e8c:	bf00      	nop
 8000e8e:	3714      	adds	r7, #20
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	e000ed00 	.word	0xe000ed00

08000e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ea0:	4b04      	ldr	r3, [pc, #16]	@ (8000eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ea2:	68db      	ldr	r3, [r3, #12]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	f003 0307 	and.w	r3, r3, #7
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	e000ed00 	.word	0xe000ed00

08000eb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	db0a      	blt.n	8000ee2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	490c      	ldr	r1, [pc, #48]	@ (8000f04 <__NVIC_SetPriority+0x4c>)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	0112      	lsls	r2, r2, #4
 8000ed8:	b2d2      	uxtb	r2, r2
 8000eda:	440b      	add	r3, r1
 8000edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ee0:	e00a      	b.n	8000ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	b2da      	uxtb	r2, r3
 8000ee6:	4908      	ldr	r1, [pc, #32]	@ (8000f08 <__NVIC_SetPriority+0x50>)
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	f003 030f 	and.w	r3, r3, #15
 8000eee:	3b04      	subs	r3, #4
 8000ef0:	0112      	lsls	r2, r2, #4
 8000ef2:	b2d2      	uxtb	r2, r2
 8000ef4:	440b      	add	r3, r1
 8000ef6:	761a      	strb	r2, [r3, #24]
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000e100 	.word	0xe000e100
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b089      	sub	sp, #36	@ 0x24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	f1c3 0307 	rsb	r3, r3, #7
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	bf28      	it	cs
 8000f2a:	2304      	movcs	r3, #4
 8000f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3304      	adds	r3, #4
 8000f32:	2b06      	cmp	r3, #6
 8000f34:	d902      	bls.n	8000f3c <NVIC_EncodePriority+0x30>
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3b03      	subs	r3, #3
 8000f3a:	e000      	b.n	8000f3e <NVIC_EncodePriority+0x32>
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f40:	f04f 32ff 	mov.w	r2, #4294967295
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	43da      	mvns	r2, r3
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	401a      	ands	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f54:	f04f 31ff 	mov.w	r1, #4294967295
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5e:	43d9      	mvns	r1, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f64:	4313      	orrs	r3, r2
         );
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3724      	adds	r7, #36	@ 0x24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
	...

08000f74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f84:	d301      	bcc.n	8000f8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f86:	2301      	movs	r3, #1
 8000f88:	e00f      	b.n	8000faa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb4 <SysTick_Config+0x40>)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f92:	210f      	movs	r1, #15
 8000f94:	f04f 30ff 	mov.w	r0, #4294967295
 8000f98:	f7ff ff8e 	bl	8000eb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f9c:	4b05      	ldr	r3, [pc, #20]	@ (8000fb4 <SysTick_Config+0x40>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fa2:	4b04      	ldr	r3, [pc, #16]	@ (8000fb4 <SysTick_Config+0x40>)
 8000fa4:	2207      	movs	r2, #7
 8000fa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fa8:	2300      	movs	r3, #0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	e000e010 	.word	0xe000e010

08000fb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f7ff ff47 	bl	8000e54 <__NVIC_SetPriorityGrouping>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b086      	sub	sp, #24
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	60b9      	str	r1, [r7, #8]
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fdc:	f7ff ff5e 	bl	8000e9c <__NVIC_GetPriorityGrouping>
 8000fe0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	68b9      	ldr	r1, [r7, #8]
 8000fe6:	6978      	ldr	r0, [r7, #20]
 8000fe8:	f7ff ff90 	bl	8000f0c <NVIC_EncodePriority>
 8000fec:	4602      	mov	r2, r0
 8000fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff5f 	bl	8000eb8 <__NVIC_SetPriority>
}
 8000ffa:	bf00      	nop
 8000ffc:	3718      	adds	r7, #24
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff ffb2 	bl	8000f74 <SysTick_Config>
 8001010:	4603      	mov	r3, r0
}
 8001012:	4618      	mov	r0, r3
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
	...

0800101c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d101      	bne.n	800102e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e147      	b.n	80012be <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b00      	cmp	r3, #0
 8001038:	d106      	bne.n	8001048 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2200      	movs	r2, #0
 800103e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff fd02 	bl	8000a4c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	699a      	ldr	r2, [r3, #24]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f022 0210 	bic.w	r2, r2, #16
 8001056:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001058:	f7ff fef0 	bl	8000e3c <HAL_GetTick>
 800105c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800105e:	e012      	b.n	8001086 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001060:	f7ff feec 	bl	8000e3c <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b0a      	cmp	r3, #10
 800106c:	d90b      	bls.n	8001086 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001072:	f043 0201 	orr.w	r2, r3, #1
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2203      	movs	r2, #3
 800107e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e11b      	b.n	80012be <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	699b      	ldr	r3, [r3, #24]
 800108c:	f003 0308 	and.w	r3, r3, #8
 8001090:	2b08      	cmp	r3, #8
 8001092:	d0e5      	beq.n	8001060 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	699a      	ldr	r2, [r3, #24]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f042 0201 	orr.w	r2, r2, #1
 80010a2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010a4:	f7ff feca 	bl	8000e3c <HAL_GetTick>
 80010a8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80010aa:	e012      	b.n	80010d2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80010ac:	f7ff fec6 	bl	8000e3c <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b0a      	cmp	r3, #10
 80010b8:	d90b      	bls.n	80010d2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010be:	f043 0201 	orr.w	r2, r3, #1
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2203      	movs	r2, #3
 80010ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e0f5      	b.n	80012be <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0e5      	beq.n	80010ac <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	699a      	ldr	r2, [r3, #24]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f042 0202 	orr.w	r2, r2, #2
 80010ee:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a74      	ldr	r2, [pc, #464]	@ (80012c8 <HAL_FDCAN_Init+0x2ac>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d103      	bne.n	8001102 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80010fa:	4a74      	ldr	r2, [pc, #464]	@ (80012cc <HAL_FDCAN_Init+0x2b0>)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	7c1b      	ldrb	r3, [r3, #16]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d108      	bne.n	800111c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	699a      	ldr	r2, [r3, #24]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001118:	619a      	str	r2, [r3, #24]
 800111a:	e007      	b.n	800112c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	699a      	ldr	r2, [r3, #24]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800112a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	7c5b      	ldrb	r3, [r3, #17]
 8001130:	2b01      	cmp	r3, #1
 8001132:	d108      	bne.n	8001146 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	699a      	ldr	r2, [r3, #24]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001142:	619a      	str	r2, [r3, #24]
 8001144:	e007      	b.n	8001156 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	699a      	ldr	r2, [r3, #24]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001154:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	7c9b      	ldrb	r3, [r3, #18]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d108      	bne.n	8001170 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	699a      	ldr	r2, [r3, #24]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800116c:	619a      	str	r2, [r3, #24]
 800116e:	e007      	b.n	8001180 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	699a      	ldr	r2, [r3, #24]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800117e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	699b      	ldr	r3, [r3, #24]
 8001186:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	689a      	ldr	r2, [r3, #8]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	430a      	orrs	r2, r1
 8001194:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	699a      	ldr	r2, [r3, #24]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80011a4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	691a      	ldr	r2, [r3, #16]
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f022 0210 	bic.w	r2, r2, #16
 80011b4:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d108      	bne.n	80011d0 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	699a      	ldr	r2, [r3, #24]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f042 0204 	orr.w	r2, r2, #4
 80011cc:	619a      	str	r2, [r3, #24]
 80011ce:	e02c      	b.n	800122a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d028      	beq.n	800122a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	68db      	ldr	r3, [r3, #12]
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d01c      	beq.n	800121a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	699a      	ldr	r2, [r3, #24]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80011ee:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	691a      	ldr	r2, [r3, #16]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f042 0210 	orr.w	r2, r2, #16
 80011fe:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	2b03      	cmp	r3, #3
 8001206:	d110      	bne.n	800122a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	699a      	ldr	r2, [r3, #24]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f042 0220 	orr.w	r2, r2, #32
 8001216:	619a      	str	r2, [r3, #24]
 8001218:	e007      	b.n	800122a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	699a      	ldr	r2, [r3, #24]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f042 0220 	orr.w	r2, r2, #32
 8001228:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	3b01      	subs	r3, #1
 8001230:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	3b01      	subs	r3, #1
 8001238:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800123a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a1b      	ldr	r3, [r3, #32]
 8001240:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001242:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	3b01      	subs	r3, #1
 800124c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001252:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001254:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800125e:	d115      	bne.n	800128c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001264:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800126a:	3b01      	subs	r3, #1
 800126c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800126e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001274:	3b01      	subs	r3, #1
 8001276:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001278:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001280:	3b01      	subs	r3, #1
 8001282:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001288:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800128a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	430a      	orrs	r2, r1
 800129e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f000 fa16 	bl	80016d4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2200      	movs	r2, #0
 80012ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2201      	movs	r2, #1
 80012b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40006400 	.word	0x40006400
 80012cc:	40006500 	.word	0x40006500

080012d0 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80012e0:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80012e2:	7dfb      	ldrb	r3, [r7, #23]
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d002      	beq.n	80012ee <HAL_FDCAN_ConfigFilter+0x1e>
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d13d      	bne.n	800136a <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d119      	bne.n	800132a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001302:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 800130a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001310:	4313      	orrs	r3, r2
 8001312:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4413      	add	r3, r2
 8001320:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	693a      	ldr	r2, [r7, #16]
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	e01d      	b.n	8001366 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	075a      	lsls	r2, r3, #29
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	691b      	ldr	r3, [r3, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	079a      	lsls	r2, r3, #30
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	695b      	ldr	r3, [r3, #20]
 8001342:	4313      	orrs	r3, r2
 8001344:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	00db      	lsls	r3, r3, #3
 8001350:	4413      	add	r3, r2
 8001352:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800135a:	68bb      	ldr	r3, [r7, #8]
 800135c:	3304      	adds	r3, #4
 800135e:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	e006      	b.n	8001378 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800136e:	f043 0202 	orr.w	r2, r3, #2
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
  }
}
 8001378:	4618      	mov	r0, r3
 800137a:	371c      	adds	r7, #28
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001392:	b2db      	uxtb	r3, r3
 8001394:	2b01      	cmp	r3, #1
 8001396:	d110      	bne.n	80013ba <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2202      	movs	r2, #2
 800139c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	699a      	ldr	r2, [r3, #24]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f022 0201 	bic.w	r2, r2, #1
 80013ae:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80013b6:	2300      	movs	r3, #0
 80013b8:	e006      	b.n	80013c8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013be:	f043 0204 	orr.w	r2, r3, #4
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
  }
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d12c      	bne.n	8001446 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80013f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d007      	beq.n	800140c <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001400:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e023      	b.n	8001454 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8001414:	0c1b      	lsrs	r3, r3, #16
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	f000 f9ac 	bl	8001780 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2101      	movs	r1, #1
 800142e:	697a      	ldr	r2, [r7, #20]
 8001430:	fa01 f202 	lsl.w	r2, r1, r2
 8001434:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001438:	2201      	movs	r2, #1
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	409a      	lsls	r2, r3
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8001442:	2300      	movs	r3, #0
 8001444:	e006      	b.n	8001454 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800144a:	f043 0208 	orr.w	r2, r3, #8
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
  }
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800145c:	b480      	push	{r7}
 800145e:	b08b      	sub	sp, #44	@ 0x2c
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
 8001468:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001474:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8001476:	7efb      	ldrb	r3, [r7, #27]
 8001478:	2b02      	cmp	r3, #2
 800147a:	f040 80e8 	bne.w	800164e <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	2b40      	cmp	r3, #64	@ 0x40
 8001482:	d137      	bne.n	80014f4 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800148c:	f003 030f 	and.w	r3, r3, #15
 8001490:	2b00      	cmp	r3, #0
 8001492:	d107      	bne.n	80014a4 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001498:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e0db      	b.n	800165c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014ac:	0e1b      	lsrs	r3, r3, #24
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d10a      	bne.n	80014cc <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014be:	0a5b      	lsrs	r3, r3, #9
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d101      	bne.n	80014cc <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80014c8:	2301      	movs	r3, #1
 80014ca:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014d4:	0a1b      	lsrs	r3, r3, #8
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	69fa      	ldr	r2, [r7, #28]
 80014dc:	4413      	add	r3, r2
 80014de:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80014e4:	69fa      	ldr	r2, [r7, #28]
 80014e6:	4613      	mov	r3, r2
 80014e8:	00db      	lsls	r3, r3, #3
 80014ea:	4413      	add	r3, r2
 80014ec:	00db      	lsls	r3, r3, #3
 80014ee:	440b      	add	r3, r1
 80014f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80014f2:	e036      	b.n	8001562 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014fc:	f003 030f 	and.w	r3, r3, #15
 8001500:	2b00      	cmp	r3, #0
 8001502:	d107      	bne.n	8001514 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001508:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e0a3      	b.n	800165c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800151c:	0e1b      	lsrs	r3, r3, #24
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	2b01      	cmp	r3, #1
 8001524:	d10a      	bne.n	800153c <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800152e:	0a1b      	lsrs	r3, r3, #8
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	2b01      	cmp	r3, #1
 8001536:	d101      	bne.n	800153c <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001538:	2301      	movs	r3, #1
 800153a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001544:	0a1b      	lsrs	r3, r3, #8
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	69fa      	ldr	r2, [r7, #28]
 800154c:	4413      	add	r3, r2
 800154e:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001554:	69fa      	ldr	r2, [r7, #28]
 8001556:	4613      	mov	r3, r2
 8001558:	00db      	lsls	r3, r3, #3
 800155a:	4413      	add	r3, r2
 800155c:	00db      	lsls	r3, r3, #3
 800155e:	440b      	add	r3, r1
 8001560:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d107      	bne.n	8001586 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	0c9b      	lsrs	r3, r3, #18
 800157c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	e005      	b.n	8001592 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800159e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80015aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ac:	3304      	adds	r3, #4
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80015b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80015ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	0c1b      	lsrs	r3, r3, #16
 80015c0:	f003 020f 	and.w	r2, r3, #15
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80015c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80015d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80015e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	0e1b      	lsrs	r3, r3, #24
 80015e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80015ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	0fda      	lsrs	r2, r3, #31
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80015f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015fa:	3304      	adds	r3, #4
 80015fc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80015fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001600:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001602:	2300      	movs	r3, #0
 8001604:	623b      	str	r3, [r7, #32]
 8001606:	e00a      	b.n	800161e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	441a      	add	r2, r3
 800160e:	6839      	ldr	r1, [r7, #0]
 8001610:	6a3b      	ldr	r3, [r7, #32]
 8001612:	440b      	add	r3, r1
 8001614:	7812      	ldrb	r2, [r2, #0]
 8001616:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001618:	6a3b      	ldr	r3, [r7, #32]
 800161a:	3301      	adds	r3, #1
 800161c:	623b      	str	r3, [r7, #32]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	4a11      	ldr	r2, [pc, #68]	@ (8001668 <HAL_FDCAN_GetRxMessage+0x20c>)
 8001624:	5cd3      	ldrb	r3, [r2, r3]
 8001626:	461a      	mov	r2, r3
 8001628:	6a3b      	ldr	r3, [r7, #32]
 800162a:	4293      	cmp	r3, r2
 800162c:	d3ec      	bcc.n	8001608 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2b40      	cmp	r3, #64	@ 0x40
 8001632:	d105      	bne.n	8001640 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	69fa      	ldr	r2, [r7, #28]
 800163a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800163e:	e004      	b.n	800164a <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	69fa      	ldr	r2, [r7, #28]
 8001646:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800164a:	2300      	movs	r3, #0
 800164c:	e006      	b.n	800165c <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001652:	f043 0208 	orr.w	r2, r3, #8
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
  }
}
 800165c:	4618      	mov	r0, r3
 800165e:	372c      	adds	r7, #44	@ 0x2c
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	08004284 	.word	0x08004284

0800166c <HAL_FDCAN_IsTxBufferMessagePending>:
  * @retval Status
  *          - 0 : No pending transmission request on TxBufferIndex list.
  *          - 1 : Pending transmission request on TxBufferIndex.
  */
uint32_t HAL_FDCAN_IsTxBufferMessagePending(const FDCAN_HandleTypeDef *hfdcan, uint32_t TxBufferIndex)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_FDCAN_TX_LOCATION_LIST(TxBufferIndex));

  /* Check pending transmission request on the selected buffer */
  if ((hfdcan->Instance->TXBRP & TxBufferIndex) == 0U)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	4013      	ands	r3, r2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d101      	bne.n	800168a <HAL_FDCAN_IsTxBufferMessagePending+0x1e>
  {
    return 0;
 8001686:	2300      	movs	r3, #0
 8001688:	e000      	b.n	800168c <HAL_FDCAN_IsTxBufferMessagePending+0x20>
  }
  return 1;
 800168a:	2301      	movs	r3, #1
}
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8001698:	b480      	push	{r7}
 800169a:	b085      	sub	sp, #20
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	2b40      	cmp	r3, #64	@ 0x40
 80016a6:	d107      	bne.n	80016b8 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016b0:	f003 030f 	and.w	r3, r3, #15
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	e006      	b.n	80016c6 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80016c0:	f003 030f 	and.w	r3, r3, #15
 80016c4:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 80016c6:	68fb      	ldr	r3, [r7, #12]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80016dc:	4b27      	ldr	r3, [pc, #156]	@ (800177c <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80016de:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016ee:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016f6:	041a      	lsls	r2, r3, #16
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	430a      	orrs	r2, r1
 80016fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001714:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800171c:	061a      	lsls	r2, r3, #24
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	430a      	orrs	r2, r1
 8001724:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	e005      	b.n	8001762 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	3304      	adds	r3, #4
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001768:	68fa      	ldr	r2, [r7, #12]
 800176a:	429a      	cmp	r2, r3
 800176c:	d3f3      	bcc.n	8001756 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800176e:	bf00      	nop
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	4000a400 	.word	0x4000a400

08001780 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8001780:	b480      	push	{r7}
 8001782:	b089      	sub	sp, #36	@ 0x24
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
 800178c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10a      	bne.n	80017ac <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800179e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80017a6:	4313      	orrs	r3, r2
 80017a8:	61fb      	str	r3, [r7, #28]
 80017aa:	e00a      	b.n	80017c2 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80017b4:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80017ba:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80017bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80017c0:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	6a1b      	ldr	r3, [r3, #32]
 80017c6:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80017cc:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80017d2:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80017d8:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80017e0:	4313      	orrs	r3, r2
 80017e2:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	4613      	mov	r3, r2
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	4413      	add	r3, r2
 80017f0:	00db      	lsls	r3, r3, #3
 80017f2:	440b      	add	r3, r1
 80017f4:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	69fa      	ldr	r2, [r7, #28]
 80017fa:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	3304      	adds	r3, #4
 8001800:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	3304      	adds	r3, #4
 800180c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
 8001812:	e020      	b.n	8001856 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	3303      	adds	r3, #3
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	4413      	add	r3, r2
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	3302      	adds	r3, #2
 8001824:	6879      	ldr	r1, [r7, #4]
 8001826:	440b      	add	r3, r1
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800182c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	3301      	adds	r3, #1
 8001832:	6879      	ldr	r1, [r7, #4]
 8001834:	440b      	add	r3, r1
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800183a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800183c:	6879      	ldr	r1, [r7, #4]
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	440a      	add	r2, r1
 8001842:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8001844:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	3304      	adds	r3, #4
 800184e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	3304      	adds	r3, #4
 8001854:	617b      	str	r3, [r7, #20]
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	68db      	ldr	r3, [r3, #12]
 800185a:	4a06      	ldr	r2, [pc, #24]	@ (8001874 <FDCAN_CopyMessageToRAM+0xf4>)
 800185c:	5cd3      	ldrb	r3, [r2, r3]
 800185e:	461a      	mov	r2, r3
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	4293      	cmp	r3, r2
 8001864:	d3d6      	bcc.n	8001814 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8001866:	bf00      	nop
 8001868:	bf00      	nop
 800186a:	3724      	adds	r7, #36	@ 0x24
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	08004284 	.word	0x08004284

08001878 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001878:	b480      	push	{r7}
 800187a:	b087      	sub	sp, #28
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001882:	2300      	movs	r3, #0
 8001884:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001886:	e15a      	b.n	8001b3e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	2101      	movs	r1, #1
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	fa01 f303 	lsl.w	r3, r1, r3
 8001894:	4013      	ands	r3, r2
 8001896:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2b00      	cmp	r3, #0
 800189c:	f000 814c 	beq.w	8001b38 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f003 0303 	and.w	r3, r3, #3
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d005      	beq.n	80018b8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018b4:	2b02      	cmp	r3, #2
 80018b6:	d130      	bne.n	800191a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	2203      	movs	r2, #3
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	4013      	ands	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	68da      	ldr	r2, [r3, #12]
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	4313      	orrs	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018ee:	2201      	movs	r2, #1
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	43db      	mvns	r3, r3
 80018f8:	693a      	ldr	r2, [r7, #16]
 80018fa:	4013      	ands	r3, r2
 80018fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	091b      	lsrs	r3, r3, #4
 8001904:	f003 0201 	and.w	r2, r3, #1
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	4313      	orrs	r3, r2
 8001912:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f003 0303 	and.w	r3, r3, #3
 8001922:	2b03      	cmp	r3, #3
 8001924:	d017      	beq.n	8001956 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	005b      	lsls	r3, r3, #1
 8001930:	2203      	movs	r2, #3
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	43db      	mvns	r3, r3
 8001938:	693a      	ldr	r2, [r7, #16]
 800193a:	4013      	ands	r3, r2
 800193c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	689a      	ldr	r2, [r3, #8]
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	4313      	orrs	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d123      	bne.n	80019aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	08da      	lsrs	r2, r3, #3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3208      	adds	r2, #8
 800196a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800196e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	220f      	movs	r2, #15
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	43db      	mvns	r3, r3
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4013      	ands	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	691a      	ldr	r2, [r3, #16]
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	f003 0307 	and.w	r3, r3, #7
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	4313      	orrs	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	08da      	lsrs	r2, r3, #3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3208      	adds	r2, #8
 80019a4:	6939      	ldr	r1, [r7, #16]
 80019a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	005b      	lsls	r3, r3, #1
 80019b4:	2203      	movs	r2, #3
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f003 0203 	and.w	r2, r3, #3
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	005b      	lsls	r3, r3, #1
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	f000 80a6 	beq.w	8001b38 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ec:	4b5b      	ldr	r3, [pc, #364]	@ (8001b5c <HAL_GPIO_Init+0x2e4>)
 80019ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f0:	4a5a      	ldr	r2, [pc, #360]	@ (8001b5c <HAL_GPIO_Init+0x2e4>)
 80019f2:	f043 0301 	orr.w	r3, r3, #1
 80019f6:	6613      	str	r3, [r2, #96]	@ 0x60
 80019f8:	4b58      	ldr	r3, [pc, #352]	@ (8001b5c <HAL_GPIO_Init+0x2e4>)
 80019fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	60bb      	str	r3, [r7, #8]
 8001a02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a04:	4a56      	ldr	r2, [pc, #344]	@ (8001b60 <HAL_GPIO_Init+0x2e8>)
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	089b      	lsrs	r3, r3, #2
 8001a0a:	3302      	adds	r3, #2
 8001a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	f003 0303 	and.w	r3, r3, #3
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	220f      	movs	r2, #15
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	43db      	mvns	r3, r3
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	4013      	ands	r3, r2
 8001a26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a2e:	d01f      	beq.n	8001a70 <HAL_GPIO_Init+0x1f8>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	4a4c      	ldr	r2, [pc, #304]	@ (8001b64 <HAL_GPIO_Init+0x2ec>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d019      	beq.n	8001a6c <HAL_GPIO_Init+0x1f4>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a4b      	ldr	r2, [pc, #300]	@ (8001b68 <HAL_GPIO_Init+0x2f0>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d013      	beq.n	8001a68 <HAL_GPIO_Init+0x1f0>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a4a      	ldr	r2, [pc, #296]	@ (8001b6c <HAL_GPIO_Init+0x2f4>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d00d      	beq.n	8001a64 <HAL_GPIO_Init+0x1ec>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a49      	ldr	r2, [pc, #292]	@ (8001b70 <HAL_GPIO_Init+0x2f8>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d007      	beq.n	8001a60 <HAL_GPIO_Init+0x1e8>
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	4a48      	ldr	r2, [pc, #288]	@ (8001b74 <HAL_GPIO_Init+0x2fc>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d101      	bne.n	8001a5c <HAL_GPIO_Init+0x1e4>
 8001a58:	2305      	movs	r3, #5
 8001a5a:	e00a      	b.n	8001a72 <HAL_GPIO_Init+0x1fa>
 8001a5c:	2306      	movs	r3, #6
 8001a5e:	e008      	b.n	8001a72 <HAL_GPIO_Init+0x1fa>
 8001a60:	2304      	movs	r3, #4
 8001a62:	e006      	b.n	8001a72 <HAL_GPIO_Init+0x1fa>
 8001a64:	2303      	movs	r3, #3
 8001a66:	e004      	b.n	8001a72 <HAL_GPIO_Init+0x1fa>
 8001a68:	2302      	movs	r3, #2
 8001a6a:	e002      	b.n	8001a72 <HAL_GPIO_Init+0x1fa>
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e000      	b.n	8001a72 <HAL_GPIO_Init+0x1fa>
 8001a70:	2300      	movs	r3, #0
 8001a72:	697a      	ldr	r2, [r7, #20]
 8001a74:	f002 0203 	and.w	r2, r2, #3
 8001a78:	0092      	lsls	r2, r2, #2
 8001a7a:	4093      	lsls	r3, r2
 8001a7c:	693a      	ldr	r2, [r7, #16]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a82:	4937      	ldr	r1, [pc, #220]	@ (8001b60 <HAL_GPIO_Init+0x2e8>)
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	089b      	lsrs	r3, r3, #2
 8001a88:	3302      	adds	r3, #2
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a90:	4b39      	ldr	r3, [pc, #228]	@ (8001b78 <HAL_GPIO_Init+0x300>)
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d003      	beq.n	8001ab4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ab4:	4a30      	ldr	r2, [pc, #192]	@ (8001b78 <HAL_GPIO_Init+0x300>)
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001aba:	4b2f      	ldr	r3, [pc, #188]	@ (8001b78 <HAL_GPIO_Init+0x300>)
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	43db      	mvns	r3, r3
 8001ac4:	693a      	ldr	r2, [r7, #16]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d003      	beq.n	8001ade <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ade:	4a26      	ldr	r2, [pc, #152]	@ (8001b78 <HAL_GPIO_Init+0x300>)
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001ae4:	4b24      	ldr	r3, [pc, #144]	@ (8001b78 <HAL_GPIO_Init+0x300>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	4013      	ands	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d003      	beq.n	8001b08 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001b00:	693a      	ldr	r2, [r7, #16]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b08:	4a1b      	ldr	r2, [pc, #108]	@ (8001b78 <HAL_GPIO_Init+0x300>)
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b78 <HAL_GPIO_Init+0x300>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b32:	4a11      	ldr	r2, [pc, #68]	@ (8001b78 <HAL_GPIO_Init+0x300>)
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	fa22 f303 	lsr.w	r3, r2, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f47f ae9d 	bne.w	8001888 <HAL_GPIO_Init+0x10>
  }
}
 8001b4e:	bf00      	nop
 8001b50:	bf00      	nop
 8001b52:	371c      	adds	r7, #28
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	40010000 	.word	0x40010000
 8001b64:	48000400 	.word	0x48000400
 8001b68:	48000800 	.word	0x48000800
 8001b6c:	48000c00 	.word	0x48000c00
 8001b70:	48001000 	.word	0x48001000
 8001b74:	48001400 	.word	0x48001400
 8001b78:	40010400 	.word	0x40010400

08001b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	807b      	strh	r3, [r7, #2]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b8c:	787b      	ldrb	r3, [r7, #1]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d003      	beq.n	8001b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b92:	887a      	ldrh	r2, [r7, #2]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b98:	e002      	b.n	8001ba0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b9a:	887a      	ldrh	r2, [r7, #2]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d141      	bne.n	8001c3e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bba:	4b4b      	ldr	r3, [pc, #300]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001bc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001bc6:	d131      	bne.n	8001c2c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001bc8:	4b47      	ldr	r3, [pc, #284]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bce:	4a46      	ldr	r2, [pc, #280]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001bd4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bd8:	4b43      	ldr	r3, [pc, #268]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001be0:	4a41      	ldr	r2, [pc, #260]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001be2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001be6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001be8:	4b40      	ldr	r3, [pc, #256]	@ (8001cec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2232      	movs	r2, #50	@ 0x32
 8001bee:	fb02 f303 	mul.w	r3, r2, r3
 8001bf2:	4a3f      	ldr	r2, [pc, #252]	@ (8001cf0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001bf4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf8:	0c9b      	lsrs	r3, r3, #18
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bfe:	e002      	b.n	8001c06 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c06:	4b38      	ldr	r3, [pc, #224]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c08:	695b      	ldr	r3, [r3, #20]
 8001c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c12:	d102      	bne.n	8001c1a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1f2      	bne.n	8001c00 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c1a:	4b33      	ldr	r3, [pc, #204]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c1c:	695b      	ldr	r3, [r3, #20]
 8001c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c26:	d158      	bne.n	8001cda <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e057      	b.n	8001cdc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c2c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c32:	4a2d      	ldr	r2, [pc, #180]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001c3c:	e04d      	b.n	8001cda <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c44:	d141      	bne.n	8001cca <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c46:	4b28      	ldr	r3, [pc, #160]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c52:	d131      	bne.n	8001cb8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c54:	4b24      	ldr	r3, [pc, #144]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c64:	4b20      	ldr	r3, [pc, #128]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001c6c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c6e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c72:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c74:	4b1d      	ldr	r3, [pc, #116]	@ (8001cec <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2232      	movs	r2, #50	@ 0x32
 8001c7a:	fb02 f303 	mul.w	r3, r2, r3
 8001c7e:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001c80:	fba2 2303 	umull	r2, r3, r2, r3
 8001c84:	0c9b      	lsrs	r3, r3, #18
 8001c86:	3301      	adds	r3, #1
 8001c88:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c8a:	e002      	b.n	8001c92 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c92:	4b15      	ldr	r3, [pc, #84]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c9e:	d102      	bne.n	8001ca6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f2      	bne.n	8001c8c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ca6:	4b10      	ldr	r3, [pc, #64]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ca8:	695b      	ldr	r3, [r3, #20]
 8001caa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cb2:	d112      	bne.n	8001cda <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e011      	b.n	8001cdc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001cc8:	e007      	b.n	8001cda <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cca:	4b07      	ldr	r3, [pc, #28]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001cd2:	4a05      	ldr	r2, [pc, #20]	@ (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cd4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cd8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	40007000 	.word	0x40007000
 8001cec:	20000000 	.word	0x20000000
 8001cf0:	431bde83 	.word	0x431bde83

08001cf4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b088      	sub	sp, #32
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e2fe      	b.n	8002304 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d075      	beq.n	8001dfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d12:	4b97      	ldr	r3, [pc, #604]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
 8001d1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d1c:	4b94      	ldr	r3, [pc, #592]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	2b0c      	cmp	r3, #12
 8001d2a:	d102      	bne.n	8001d32 <HAL_RCC_OscConfig+0x3e>
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	2b03      	cmp	r3, #3
 8001d30:	d002      	beq.n	8001d38 <HAL_RCC_OscConfig+0x44>
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	2b08      	cmp	r3, #8
 8001d36:	d10b      	bne.n	8001d50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d38:	4b8d      	ldr	r3, [pc, #564]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d05b      	beq.n	8001dfc <HAL_RCC_OscConfig+0x108>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d157      	bne.n	8001dfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e2d9      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d58:	d106      	bne.n	8001d68 <HAL_RCC_OscConfig+0x74>
 8001d5a:	4b85      	ldr	r3, [pc, #532]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a84      	ldr	r2, [pc, #528]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	e01d      	b.n	8001da4 <HAL_RCC_OscConfig+0xb0>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d70:	d10c      	bne.n	8001d8c <HAL_RCC_OscConfig+0x98>
 8001d72:	4b7f      	ldr	r3, [pc, #508]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a7e      	ldr	r2, [pc, #504]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d7c:	6013      	str	r3, [r2, #0]
 8001d7e:	4b7c      	ldr	r3, [pc, #496]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a7b      	ldr	r2, [pc, #492]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	e00b      	b.n	8001da4 <HAL_RCC_OscConfig+0xb0>
 8001d8c:	4b78      	ldr	r3, [pc, #480]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a77      	ldr	r2, [pc, #476]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d96:	6013      	str	r3, [r2, #0]
 8001d98:	4b75      	ldr	r3, [pc, #468]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a74      	ldr	r2, [pc, #464]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001d9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001da2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d013      	beq.n	8001dd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dac:	f7ff f846 	bl	8000e3c <HAL_GetTick>
 8001db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001db2:	e008      	b.n	8001dc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db4:	f7ff f842 	bl	8000e3c <HAL_GetTick>
 8001db8:	4602      	mov	r2, r0
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	2b64      	cmp	r3, #100	@ 0x64
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e29e      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dc6:	4b6a      	ldr	r3, [pc, #424]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d0f0      	beq.n	8001db4 <HAL_RCC_OscConfig+0xc0>
 8001dd2:	e014      	b.n	8001dfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd4:	f7ff f832 	bl	8000e3c <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ddc:	f7ff f82e 	bl	8000e3c <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b64      	cmp	r3, #100	@ 0x64
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e28a      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dee:	4b60      	ldr	r3, [pc, #384]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d1f0      	bne.n	8001ddc <HAL_RCC_OscConfig+0xe8>
 8001dfa:	e000      	b.n	8001dfe <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d075      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e0a:	4b59      	ldr	r3, [pc, #356]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f003 030c 	and.w	r3, r3, #12
 8001e12:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e14:	4b56      	ldr	r3, [pc, #344]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	2b0c      	cmp	r3, #12
 8001e22:	d102      	bne.n	8001e2a <HAL_RCC_OscConfig+0x136>
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d002      	beq.n	8001e30 <HAL_RCC_OscConfig+0x13c>
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	2b04      	cmp	r3, #4
 8001e2e:	d11f      	bne.n	8001e70 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e30:	4b4f      	ldr	r3, [pc, #316]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_RCC_OscConfig+0x154>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e25d      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e48:	4b49      	ldr	r3, [pc, #292]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	061b      	lsls	r3, r3, #24
 8001e56:	4946      	ldr	r1, [pc, #280]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e5c:	4b45      	ldr	r3, [pc, #276]	@ (8001f74 <HAL_RCC_OscConfig+0x280>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7fe ff9f 	bl	8000da4 <HAL_InitTick>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d043      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e249      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d023      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e78:	4b3d      	ldr	r3, [pc, #244]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a3c      	ldr	r2, [pc, #240]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001e7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e84:	f7fe ffda 	bl	8000e3c <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e8c:	f7fe ffd6 	bl	8000e3c <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e232      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e9e:	4b34      	ldr	r3, [pc, #208]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d0f0      	beq.n	8001e8c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eaa:	4b31      	ldr	r3, [pc, #196]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	061b      	lsls	r3, r3, #24
 8001eb8:	492d      	ldr	r1, [pc, #180]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	604b      	str	r3, [r1, #4]
 8001ebe:	e01a      	b.n	8001ef6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ec0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001ec6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001eca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ecc:	f7fe ffb6 	bl	8000e3c <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ed2:	e008      	b.n	8001ee6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ed4:	f7fe ffb2 	bl	8000e3c <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d901      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e20e      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ee6:	4b22      	ldr	r3, [pc, #136]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d1f0      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x1e0>
 8001ef2:	e000      	b.n	8001ef6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ef4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0308 	and.w	r3, r3, #8
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d041      	beq.n	8001f86 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d01c      	beq.n	8001f44 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f0a:	4b19      	ldr	r3, [pc, #100]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f10:	4a17      	ldr	r2, [pc, #92]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001f12:	f043 0301 	orr.w	r3, r3, #1
 8001f16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f1a:	f7fe ff8f 	bl	8000e3c <HAL_GetTick>
 8001f1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f20:	e008      	b.n	8001f34 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f22:	f7fe ff8b 	bl	8000e3c <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e1e7      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f34:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0ef      	beq.n	8001f22 <HAL_RCC_OscConfig+0x22e>
 8001f42:	e020      	b.n	8001f86 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f44:	4b0a      	ldr	r3, [pc, #40]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f4a:	4a09      	ldr	r2, [pc, #36]	@ (8001f70 <HAL_RCC_OscConfig+0x27c>)
 8001f4c:	f023 0301 	bic.w	r3, r3, #1
 8001f50:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f54:	f7fe ff72 	bl	8000e3c <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f5a:	e00d      	b.n	8001f78 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f5c:	f7fe ff6e 	bl	8000e3c <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d906      	bls.n	8001f78 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e1ca      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
 8001f6e:	bf00      	nop
 8001f70:	40021000 	.word	0x40021000
 8001f74:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f78:	4b8c      	ldr	r3, [pc, #560]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8001f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d1ea      	bne.n	8001f5c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0304 	and.w	r3, r3, #4
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 80a6 	beq.w	80020e0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f94:	2300      	movs	r3, #0
 8001f96:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f98:	4b84      	ldr	r3, [pc, #528]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8001f9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d101      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x2b4>
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e000      	b.n	8001faa <HAL_RCC_OscConfig+0x2b6>
 8001fa8:	2300      	movs	r3, #0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00d      	beq.n	8001fca <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fae:	4b7f      	ldr	r3, [pc, #508]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8001fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb2:	4a7e      	ldr	r2, [pc, #504]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8001fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fba:	4b7c      	ldr	r3, [pc, #496]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8001fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fca:	4b79      	ldr	r3, [pc, #484]	@ (80021b0 <HAL_RCC_OscConfig+0x4bc>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d118      	bne.n	8002008 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001fd6:	4b76      	ldr	r3, [pc, #472]	@ (80021b0 <HAL_RCC_OscConfig+0x4bc>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a75      	ldr	r2, [pc, #468]	@ (80021b0 <HAL_RCC_OscConfig+0x4bc>)
 8001fdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fe2:	f7fe ff2b 	bl	8000e3c <HAL_GetTick>
 8001fe6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001fe8:	e008      	b.n	8001ffc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fea:	f7fe ff27 	bl	8000e3c <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e183      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ffc:	4b6c      	ldr	r3, [pc, #432]	@ (80021b0 <HAL_RCC_OscConfig+0x4bc>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0f0      	beq.n	8001fea <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d108      	bne.n	8002022 <HAL_RCC_OscConfig+0x32e>
 8002010:	4b66      	ldr	r3, [pc, #408]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002016:	4a65      	ldr	r2, [pc, #404]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002020:	e024      	b.n	800206c <HAL_RCC_OscConfig+0x378>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	2b05      	cmp	r3, #5
 8002028:	d110      	bne.n	800204c <HAL_RCC_OscConfig+0x358>
 800202a:	4b60      	ldr	r3, [pc, #384]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 800202c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002030:	4a5e      	ldr	r2, [pc, #376]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002032:	f043 0304 	orr.w	r3, r3, #4
 8002036:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800203a:	4b5c      	ldr	r3, [pc, #368]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 800203c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002040:	4a5a      	ldr	r2, [pc, #360]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800204a:	e00f      	b.n	800206c <HAL_RCC_OscConfig+0x378>
 800204c:	4b57      	ldr	r3, [pc, #348]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 800204e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002052:	4a56      	ldr	r2, [pc, #344]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002054:	f023 0301 	bic.w	r3, r3, #1
 8002058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800205c:	4b53      	ldr	r3, [pc, #332]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 800205e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002062:	4a52      	ldr	r2, [pc, #328]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002064:	f023 0304 	bic.w	r3, r3, #4
 8002068:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d016      	beq.n	80020a2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002074:	f7fe fee2 	bl	8000e3c <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800207a:	e00a      	b.n	8002092 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800207c:	f7fe fede 	bl	8000e3c <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	f241 3288 	movw	r2, #5000	@ 0x1388
 800208a:	4293      	cmp	r3, r2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e138      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002092:	4b46      	ldr	r3, [pc, #280]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002094:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0ed      	beq.n	800207c <HAL_RCC_OscConfig+0x388>
 80020a0:	e015      	b.n	80020ce <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020a2:	f7fe fecb 	bl	8000e3c <HAL_GetTick>
 80020a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020a8:	e00a      	b.n	80020c0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020aa:	f7fe fec7 	bl	8000e3c <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d901      	bls.n	80020c0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e121      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020c0:	4b3a      	ldr	r3, [pc, #232]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 80020c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1ed      	bne.n	80020aa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80020ce:	7ffb      	ldrb	r3, [r7, #31]
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d105      	bne.n	80020e0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020d4:	4b35      	ldr	r3, [pc, #212]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 80020d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d8:	4a34      	ldr	r2, [pc, #208]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 80020da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020de:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0320 	and.w	r3, r3, #32
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d03c      	beq.n	8002166 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	699b      	ldr	r3, [r3, #24]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d01c      	beq.n	800212e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80020f4:	4b2d      	ldr	r3, [pc, #180]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 80020f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80020fa:	4a2c      	ldr	r2, [pc, #176]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002104:	f7fe fe9a 	bl	8000e3c <HAL_GetTick>
 8002108:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800210a:	e008      	b.n	800211e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800210c:	f7fe fe96 	bl	8000e3c <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	2b02      	cmp	r3, #2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e0f2      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800211e:	4b23      	ldr	r3, [pc, #140]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002120:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002124:	f003 0302 	and.w	r3, r3, #2
 8002128:	2b00      	cmp	r3, #0
 800212a:	d0ef      	beq.n	800210c <HAL_RCC_OscConfig+0x418>
 800212c:	e01b      	b.n	8002166 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800212e:	4b1f      	ldr	r3, [pc, #124]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002130:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002134:	4a1d      	ldr	r2, [pc, #116]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002136:	f023 0301 	bic.w	r3, r3, #1
 800213a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800213e:	f7fe fe7d 	bl	8000e3c <HAL_GetTick>
 8002142:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002144:	e008      	b.n	8002158 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002146:	f7fe fe79 	bl	8000e3c <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	2b02      	cmp	r3, #2
 8002152:	d901      	bls.n	8002158 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e0d5      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002158:	4b14      	ldr	r3, [pc, #80]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 800215a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d1ef      	bne.n	8002146 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	2b00      	cmp	r3, #0
 800216c:	f000 80c9 	beq.w	8002302 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002170:	4b0e      	ldr	r3, [pc, #56]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 030c 	and.w	r3, r3, #12
 8002178:	2b0c      	cmp	r3, #12
 800217a:	f000 8083 	beq.w	8002284 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	2b02      	cmp	r3, #2
 8002184:	d15e      	bne.n	8002244 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002186:	4b09      	ldr	r3, [pc, #36]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a08      	ldr	r2, [pc, #32]	@ (80021ac <HAL_RCC_OscConfig+0x4b8>)
 800218c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002190:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002192:	f7fe fe53 	bl	8000e3c <HAL_GetTick>
 8002196:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002198:	e00c      	b.n	80021b4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800219a:	f7fe fe4f 	bl	8000e3c <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d905      	bls.n	80021b4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e0ab      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021b4:	4b55      	ldr	r3, [pc, #340]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d1ec      	bne.n	800219a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021c0:	4b52      	ldr	r3, [pc, #328]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 80021c2:	68da      	ldr	r2, [r3, #12]
 80021c4:	4b52      	ldr	r3, [pc, #328]	@ (8002310 <HAL_RCC_OscConfig+0x61c>)
 80021c6:	4013      	ands	r3, r2
 80021c8:	687a      	ldr	r2, [r7, #4]
 80021ca:	6a11      	ldr	r1, [r2, #32]
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80021d0:	3a01      	subs	r2, #1
 80021d2:	0112      	lsls	r2, r2, #4
 80021d4:	4311      	orrs	r1, r2
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80021da:	0212      	lsls	r2, r2, #8
 80021dc:	4311      	orrs	r1, r2
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80021e2:	0852      	lsrs	r2, r2, #1
 80021e4:	3a01      	subs	r2, #1
 80021e6:	0552      	lsls	r2, r2, #21
 80021e8:	4311      	orrs	r1, r2
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80021ee:	0852      	lsrs	r2, r2, #1
 80021f0:	3a01      	subs	r2, #1
 80021f2:	0652      	lsls	r2, r2, #25
 80021f4:	4311      	orrs	r1, r2
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80021fa:	06d2      	lsls	r2, r2, #27
 80021fc:	430a      	orrs	r2, r1
 80021fe:	4943      	ldr	r1, [pc, #268]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 8002200:	4313      	orrs	r3, r2
 8002202:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002204:	4b41      	ldr	r3, [pc, #260]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a40      	ldr	r2, [pc, #256]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 800220a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800220e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002210:	4b3e      	ldr	r3, [pc, #248]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	4a3d      	ldr	r2, [pc, #244]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 8002216:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800221a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800221c:	f7fe fe0e 	bl	8000e3c <HAL_GetTick>
 8002220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002224:	f7fe fe0a 	bl	8000e3c <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e066      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002236:	4b35      	ldr	r3, [pc, #212]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d0f0      	beq.n	8002224 <HAL_RCC_OscConfig+0x530>
 8002242:	e05e      	b.n	8002302 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002244:	4b31      	ldr	r3, [pc, #196]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a30      	ldr	r2, [pc, #192]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 800224a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800224e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002250:	f7fe fdf4 	bl	8000e3c <HAL_GetTick>
 8002254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002258:	f7fe fdf0 	bl	8000e3c <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e04c      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800226a:	4b28      	ldr	r3, [pc, #160]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1f0      	bne.n	8002258 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002276:	4b25      	ldr	r3, [pc, #148]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 8002278:	68da      	ldr	r2, [r3, #12]
 800227a:	4924      	ldr	r1, [pc, #144]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 800227c:	4b25      	ldr	r3, [pc, #148]	@ (8002314 <HAL_RCC_OscConfig+0x620>)
 800227e:	4013      	ands	r3, r2
 8002280:	60cb      	str	r3, [r1, #12]
 8002282:	e03e      	b.n	8002302 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	69db      	ldr	r3, [r3, #28]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	e039      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002290:	4b1e      	ldr	r3, [pc, #120]	@ (800230c <HAL_RCC_OscConfig+0x618>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	f003 0203 	and.w	r2, r3, #3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d12c      	bne.n	80022fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ae:	3b01      	subs	r3, #1
 80022b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d123      	bne.n	80022fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d11b      	bne.n	80022fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022d0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80022d2:	429a      	cmp	r2, r3
 80022d4:	d113      	bne.n	80022fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e0:	085b      	lsrs	r3, r3, #1
 80022e2:	3b01      	subs	r3, #1
 80022e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d109      	bne.n	80022fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f4:	085b      	lsrs	r3, r3, #1
 80022f6:	3b01      	subs	r3, #1
 80022f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d001      	beq.n	8002302 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e000      	b.n	8002304 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	3720      	adds	r7, #32
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40021000 	.word	0x40021000
 8002310:	019f800c 	.word	0x019f800c
 8002314:	feeefffc 	.word	0xfeeefffc

08002318 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e11e      	b.n	800256e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002330:	4b91      	ldr	r3, [pc, #580]	@ (8002578 <HAL_RCC_ClockConfig+0x260>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 030f 	and.w	r3, r3, #15
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d910      	bls.n	8002360 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233e:	4b8e      	ldr	r3, [pc, #568]	@ (8002578 <HAL_RCC_ClockConfig+0x260>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f023 020f 	bic.w	r2, r3, #15
 8002346:	498c      	ldr	r1, [pc, #560]	@ (8002578 <HAL_RCC_ClockConfig+0x260>)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800234e:	4b8a      	ldr	r3, [pc, #552]	@ (8002578 <HAL_RCC_ClockConfig+0x260>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 030f 	and.w	r3, r3, #15
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d001      	beq.n	8002360 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e106      	b.n	800256e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0301 	and.w	r3, r3, #1
 8002368:	2b00      	cmp	r3, #0
 800236a:	d073      	beq.n	8002454 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	2b03      	cmp	r3, #3
 8002372:	d129      	bne.n	80023c8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002374:	4b81      	ldr	r3, [pc, #516]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d101      	bne.n	8002384 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e0f4      	b.n	800256e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002384:	f000 f99e 	bl	80026c4 <RCC_GetSysClockFreqFromPLLSource>
 8002388:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4a7c      	ldr	r2, [pc, #496]	@ (8002580 <HAL_RCC_ClockConfig+0x268>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d93f      	bls.n	8002412 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002392:	4b7a      	ldr	r3, [pc, #488]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d009      	beq.n	80023b2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d033      	beq.n	8002412 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d12f      	bne.n	8002412 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80023b2:	4b72      	ldr	r3, [pc, #456]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80023ba:	4a70      	ldr	r2, [pc, #448]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 80023bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023c0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80023c2:	2380      	movs	r3, #128	@ 0x80
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	e024      	b.n	8002412 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d107      	bne.n	80023e0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023d0:	4b6a      	ldr	r3, [pc, #424]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d109      	bne.n	80023f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e0c6      	b.n	800256e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023e0:	4b66      	ldr	r3, [pc, #408]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d101      	bne.n	80023f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e0be      	b.n	800256e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80023f0:	f000 f8ce 	bl	8002590 <HAL_RCC_GetSysClockFreq>
 80023f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	4a61      	ldr	r2, [pc, #388]	@ (8002580 <HAL_RCC_ClockConfig+0x268>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d909      	bls.n	8002412 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80023fe:	4b5f      	ldr	r3, [pc, #380]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002406:	4a5d      	ldr	r2, [pc, #372]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800240c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800240e:	2380      	movs	r3, #128	@ 0x80
 8002410:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002412:	4b5a      	ldr	r3, [pc, #360]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f023 0203 	bic.w	r2, r3, #3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	4957      	ldr	r1, [pc, #348]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002420:	4313      	orrs	r3, r2
 8002422:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002424:	f7fe fd0a 	bl	8000e3c <HAL_GetTick>
 8002428:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	e00a      	b.n	8002442 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800242c:	f7fe fd06 	bl	8000e3c <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	f241 3288 	movw	r2, #5000	@ 0x1388
 800243a:	4293      	cmp	r3, r2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e095      	b.n	800256e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002442:	4b4e      	ldr	r3, [pc, #312]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 020c 	and.w	r2, r3, #12
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	429a      	cmp	r2, r3
 8002452:	d1eb      	bne.n	800242c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f003 0302 	and.w	r3, r3, #2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d023      	beq.n	80024a8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0304 	and.w	r3, r3, #4
 8002468:	2b00      	cmp	r3, #0
 800246a:	d005      	beq.n	8002478 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800246c:	4b43      	ldr	r3, [pc, #268]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	4a42      	ldr	r2, [pc, #264]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002472:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002476:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0308 	and.w	r3, r3, #8
 8002480:	2b00      	cmp	r3, #0
 8002482:	d007      	beq.n	8002494 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002484:	4b3d      	ldr	r3, [pc, #244]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800248c:	4a3b      	ldr	r2, [pc, #236]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 800248e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002492:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002494:	4b39      	ldr	r3, [pc, #228]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	4936      	ldr	r1, [pc, #216]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 80024a2:	4313      	orrs	r3, r2
 80024a4:	608b      	str	r3, [r1, #8]
 80024a6:	e008      	b.n	80024ba <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	2b80      	cmp	r3, #128	@ 0x80
 80024ac:	d105      	bne.n	80024ba <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80024ae:	4b33      	ldr	r3, [pc, #204]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	4a32      	ldr	r2, [pc, #200]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 80024b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024b8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002578 <HAL_RCC_ClockConfig+0x260>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d21d      	bcs.n	8002504 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002578 <HAL_RCC_ClockConfig+0x260>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f023 020f 	bic.w	r2, r3, #15
 80024d0:	4929      	ldr	r1, [pc, #164]	@ (8002578 <HAL_RCC_ClockConfig+0x260>)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80024d8:	f7fe fcb0 	bl	8000e3c <HAL_GetTick>
 80024dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024de:	e00a      	b.n	80024f6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024e0:	f7fe fcac 	bl	8000e3c <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e03b      	b.n	800256e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024f6:	4b20      	ldr	r3, [pc, #128]	@ (8002578 <HAL_RCC_ClockConfig+0x260>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 030f 	and.w	r3, r3, #15
 80024fe:	683a      	ldr	r2, [r7, #0]
 8002500:	429a      	cmp	r2, r3
 8002502:	d1ed      	bne.n	80024e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	2b00      	cmp	r3, #0
 800250e:	d008      	beq.n	8002522 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002510:	4b1a      	ldr	r3, [pc, #104]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	4917      	ldr	r1, [pc, #92]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 800251e:	4313      	orrs	r3, r2
 8002520:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0308 	and.w	r3, r3, #8
 800252a:	2b00      	cmp	r3, #0
 800252c:	d009      	beq.n	8002542 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800252e:	4b13      	ldr	r3, [pc, #76]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	490f      	ldr	r1, [pc, #60]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 800253e:	4313      	orrs	r3, r2
 8002540:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002542:	f000 f825 	bl	8002590 <HAL_RCC_GetSysClockFreq>
 8002546:	4602      	mov	r2, r0
 8002548:	4b0c      	ldr	r3, [pc, #48]	@ (800257c <HAL_RCC_ClockConfig+0x264>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	091b      	lsrs	r3, r3, #4
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	490c      	ldr	r1, [pc, #48]	@ (8002584 <HAL_RCC_ClockConfig+0x26c>)
 8002554:	5ccb      	ldrb	r3, [r1, r3]
 8002556:	f003 031f 	and.w	r3, r3, #31
 800255a:	fa22 f303 	lsr.w	r3, r2, r3
 800255e:	4a0a      	ldr	r2, [pc, #40]	@ (8002588 <HAL_RCC_ClockConfig+0x270>)
 8002560:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002562:	4b0a      	ldr	r3, [pc, #40]	@ (800258c <HAL_RCC_ClockConfig+0x274>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f7fe fc1c 	bl	8000da4 <HAL_InitTick>
 800256c:	4603      	mov	r3, r0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3718      	adds	r7, #24
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	40022000 	.word	0x40022000
 800257c:	40021000 	.word	0x40021000
 8002580:	04c4b400 	.word	0x04c4b400
 8002584:	0800426c 	.word	0x0800426c
 8002588:	20000000 	.word	0x20000000
 800258c:	20000004 	.word	0x20000004

08002590 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002590:	b480      	push	{r7}
 8002592:	b087      	sub	sp, #28
 8002594:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002596:	4b2c      	ldr	r3, [pc, #176]	@ (8002648 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f003 030c 	and.w	r3, r3, #12
 800259e:	2b04      	cmp	r3, #4
 80025a0:	d102      	bne.n	80025a8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80025a2:	4b2a      	ldr	r3, [pc, #168]	@ (800264c <HAL_RCC_GetSysClockFreq+0xbc>)
 80025a4:	613b      	str	r3, [r7, #16]
 80025a6:	e047      	b.n	8002638 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80025a8:	4b27      	ldr	r3, [pc, #156]	@ (8002648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f003 030c 	and.w	r3, r3, #12
 80025b0:	2b08      	cmp	r3, #8
 80025b2:	d102      	bne.n	80025ba <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80025b4:	4b26      	ldr	r3, [pc, #152]	@ (8002650 <HAL_RCC_GetSysClockFreq+0xc0>)
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	e03e      	b.n	8002638 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80025ba:	4b23      	ldr	r3, [pc, #140]	@ (8002648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f003 030c 	and.w	r3, r3, #12
 80025c2:	2b0c      	cmp	r3, #12
 80025c4:	d136      	bne.n	8002634 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80025c6:	4b20      	ldr	r3, [pc, #128]	@ (8002648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80025d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	091b      	lsrs	r3, r3, #4
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	3301      	adds	r3, #1
 80025dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2b03      	cmp	r3, #3
 80025e2:	d10c      	bne.n	80025fe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025e4:	4a1a      	ldr	r2, [pc, #104]	@ (8002650 <HAL_RCC_GetSysClockFreq+0xc0>)
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ec:	4a16      	ldr	r2, [pc, #88]	@ (8002648 <HAL_RCC_GetSysClockFreq+0xb8>)
 80025ee:	68d2      	ldr	r2, [r2, #12]
 80025f0:	0a12      	lsrs	r2, r2, #8
 80025f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80025f6:	fb02 f303 	mul.w	r3, r2, r3
 80025fa:	617b      	str	r3, [r7, #20]
      break;
 80025fc:	e00c      	b.n	8002618 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80025fe:	4a13      	ldr	r2, [pc, #76]	@ (800264c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	fbb2 f3f3 	udiv	r3, r2, r3
 8002606:	4a10      	ldr	r2, [pc, #64]	@ (8002648 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002608:	68d2      	ldr	r2, [r2, #12]
 800260a:	0a12      	lsrs	r2, r2, #8
 800260c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002610:	fb02 f303 	mul.w	r3, r2, r3
 8002614:	617b      	str	r3, [r7, #20]
      break;
 8002616:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002618:	4b0b      	ldr	r3, [pc, #44]	@ (8002648 <HAL_RCC_GetSysClockFreq+0xb8>)
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	0e5b      	lsrs	r3, r3, #25
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	3301      	adds	r3, #1
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002628:	697a      	ldr	r2, [r7, #20]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	e001      	b.n	8002638 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002634:	2300      	movs	r3, #0
 8002636:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002638:	693b      	ldr	r3, [r7, #16]
}
 800263a:	4618      	mov	r0, r3
 800263c:	371c      	adds	r7, #28
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	40021000 	.word	0x40021000
 800264c:	00f42400 	.word	0x00f42400
 8002650:	007a1200 	.word	0x007a1200

08002654 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002658:	4b03      	ldr	r3, [pc, #12]	@ (8002668 <HAL_RCC_GetHCLKFreq+0x14>)
 800265a:	681b      	ldr	r3, [r3, #0]
}
 800265c:	4618      	mov	r0, r3
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	20000000 	.word	0x20000000

0800266c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002670:	f7ff fff0 	bl	8002654 <HAL_RCC_GetHCLKFreq>
 8002674:	4602      	mov	r2, r0
 8002676:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	0a1b      	lsrs	r3, r3, #8
 800267c:	f003 0307 	and.w	r3, r3, #7
 8002680:	4904      	ldr	r1, [pc, #16]	@ (8002694 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002682:	5ccb      	ldrb	r3, [r1, r3]
 8002684:	f003 031f 	and.w	r3, r3, #31
 8002688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800268c:	4618      	mov	r0, r3
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40021000 	.word	0x40021000
 8002694:	0800427c 	.word	0x0800427c

08002698 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800269c:	f7ff ffda 	bl	8002654 <HAL_RCC_GetHCLKFreq>
 80026a0:	4602      	mov	r2, r0
 80026a2:	4b06      	ldr	r3, [pc, #24]	@ (80026bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	0adb      	lsrs	r3, r3, #11
 80026a8:	f003 0307 	and.w	r3, r3, #7
 80026ac:	4904      	ldr	r1, [pc, #16]	@ (80026c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80026ae:	5ccb      	ldrb	r3, [r1, r3]
 80026b0:	f003 031f 	and.w	r3, r3, #31
 80026b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40021000 	.word	0x40021000
 80026c0:	0800427c 	.word	0x0800427c

080026c4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b087      	sub	sp, #28
 80026c8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80026ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	f003 0303 	and.w	r3, r3, #3
 80026d2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80026d4:	4b1b      	ldr	r3, [pc, #108]	@ (8002744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	091b      	lsrs	r3, r3, #4
 80026da:	f003 030f 	and.w	r3, r3, #15
 80026de:	3301      	adds	r3, #1
 80026e0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	2b03      	cmp	r3, #3
 80026e6:	d10c      	bne.n	8002702 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80026e8:	4a17      	ldr	r2, [pc, #92]	@ (8002748 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80026f0:	4a14      	ldr	r2, [pc, #80]	@ (8002744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80026f2:	68d2      	ldr	r2, [r2, #12]
 80026f4:	0a12      	lsrs	r2, r2, #8
 80026f6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80026fa:	fb02 f303 	mul.w	r3, r2, r3
 80026fe:	617b      	str	r3, [r7, #20]
    break;
 8002700:	e00c      	b.n	800271c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002702:	4a12      	ldr	r2, [pc, #72]	@ (800274c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	fbb2 f3f3 	udiv	r3, r2, r3
 800270a:	4a0e      	ldr	r2, [pc, #56]	@ (8002744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800270c:	68d2      	ldr	r2, [r2, #12]
 800270e:	0a12      	lsrs	r2, r2, #8
 8002710:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002714:	fb02 f303 	mul.w	r3, r2, r3
 8002718:	617b      	str	r3, [r7, #20]
    break;
 800271a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800271c:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	0e5b      	lsrs	r3, r3, #25
 8002722:	f003 0303 	and.w	r3, r3, #3
 8002726:	3301      	adds	r3, #1
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800272c:	697a      	ldr	r2, [r7, #20]
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	fbb2 f3f3 	udiv	r3, r2, r3
 8002734:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002736:	687b      	ldr	r3, [r7, #4]
}
 8002738:	4618      	mov	r0, r3
 800273a:	371c      	adds	r7, #28
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	40021000 	.word	0x40021000
 8002748:	007a1200 	.word	0x007a1200
 800274c:	00f42400 	.word	0x00f42400

08002750 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002758:	2300      	movs	r3, #0
 800275a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800275c:	2300      	movs	r3, #0
 800275e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 8098 	beq.w	800289e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002772:	4b43      	ldr	r3, [pc, #268]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10d      	bne.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800277e:	4b40      	ldr	r3, [pc, #256]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002782:	4a3f      	ldr	r2, [pc, #252]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002788:	6593      	str	r3, [r2, #88]	@ 0x58
 800278a:	4b3d      	ldr	r3, [pc, #244]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800278c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002792:	60bb      	str	r3, [r7, #8]
 8002794:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002796:	2301      	movs	r3, #1
 8002798:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800279a:	4b3a      	ldr	r3, [pc, #232]	@ (8002884 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a39      	ldr	r2, [pc, #228]	@ (8002884 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80027a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027a6:	f7fe fb49 	bl	8000e3c <HAL_GetTick>
 80027aa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027ac:	e009      	b.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ae:	f7fe fb45 	bl	8000e3c <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d902      	bls.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	74fb      	strb	r3, [r7, #19]
        break;
 80027c0:	e005      	b.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027c2:	4b30      	ldr	r3, [pc, #192]	@ (8002884 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0ef      	beq.n	80027ae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80027ce:	7cfb      	ldrb	r3, [r7, #19]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d159      	bne.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80027d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027de:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d01e      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d019      	beq.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027f0:	4b23      	ldr	r3, [pc, #140]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80027fc:	4b20      	ldr	r3, [pc, #128]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002802:	4a1f      	ldr	r2, [pc, #124]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002804:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002808:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800280c:	4b1c      	ldr	r3, [pc, #112]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800280e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002812:	4a1b      	ldr	r2, [pc, #108]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002814:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800281c:	4a18      	ldr	r2, [pc, #96]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b00      	cmp	r3, #0
 800282c:	d016      	beq.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282e:	f7fe fb05 	bl	8000e3c <HAL_GetTick>
 8002832:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002834:	e00b      	b.n	800284e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002836:	f7fe fb01 	bl	8000e3c <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002844:	4293      	cmp	r3, r2
 8002846:	d902      	bls.n	800284e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	74fb      	strb	r3, [r7, #19]
            break;
 800284c:	e006      	b.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800284e:	4b0c      	ldr	r3, [pc, #48]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002854:	f003 0302 	and.w	r3, r3, #2
 8002858:	2b00      	cmp	r3, #0
 800285a:	d0ec      	beq.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800285c:	7cfb      	ldrb	r3, [r7, #19]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d10b      	bne.n	800287a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002862:	4b07      	ldr	r3, [pc, #28]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002864:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002868:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002870:	4903      	ldr	r1, [pc, #12]	@ (8002880 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002872:	4313      	orrs	r3, r2
 8002874:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002878:	e008      	b.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800287a:	7cfb      	ldrb	r3, [r7, #19]
 800287c:	74bb      	strb	r3, [r7, #18]
 800287e:	e005      	b.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002880:	40021000 	.word	0x40021000
 8002884:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002888:	7cfb      	ldrb	r3, [r7, #19]
 800288a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800288c:	7c7b      	ldrb	r3, [r7, #17]
 800288e:	2b01      	cmp	r3, #1
 8002890:	d105      	bne.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002892:	4ba6      	ldr	r3, [pc, #664]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002896:	4aa5      	ldr	r2, [pc, #660]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002898:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800289c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00a      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028aa:	4ba0      	ldr	r3, [pc, #640]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028b0:	f023 0203 	bic.w	r2, r3, #3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	499c      	ldr	r1, [pc, #624]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d00a      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028cc:	4b97      	ldr	r3, [pc, #604]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028d2:	f023 020c 	bic.w	r2, r3, #12
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	4994      	ldr	r1, [pc, #592]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0304 	and.w	r3, r3, #4
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00a      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028ee:	4b8f      	ldr	r3, [pc, #572]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028f4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	498b      	ldr	r1, [pc, #556]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0308 	and.w	r3, r3, #8
 800290c:	2b00      	cmp	r3, #0
 800290e:	d00a      	beq.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002910:	4b86      	ldr	r3, [pc, #536]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002916:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	4983      	ldr	r1, [pc, #524]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002920:	4313      	orrs	r3, r2
 8002922:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0320 	and.w	r3, r3, #32
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00a      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002932:	4b7e      	ldr	r3, [pc, #504]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002938:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	695b      	ldr	r3, [r3, #20]
 8002940:	497a      	ldr	r1, [pc, #488]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002942:	4313      	orrs	r3, r2
 8002944:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00a      	beq.n	800296a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002954:	4b75      	ldr	r3, [pc, #468]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800295a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	4972      	ldr	r1, [pc, #456]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002964:	4313      	orrs	r3, r2
 8002966:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00a      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002976:	4b6d      	ldr	r3, [pc, #436]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800297c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	69db      	ldr	r3, [r3, #28]
 8002984:	4969      	ldr	r1, [pc, #420]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002986:	4313      	orrs	r3, r2
 8002988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002994:	2b00      	cmp	r3, #0
 8002996:	d00a      	beq.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002998:	4b64      	ldr	r3, [pc, #400]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800299a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800299e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	4961      	ldr	r1, [pc, #388]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d00a      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029ba:	4b5c      	ldr	r3, [pc, #368]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c8:	4958      	ldr	r1, [pc, #352]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d015      	beq.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029dc:	4b53      	ldr	r3, [pc, #332]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ea:	4950      	ldr	r1, [pc, #320]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029fa:	d105      	bne.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	4a4a      	ldr	r2, [pc, #296]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a06:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d015      	beq.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a14:	4b45      	ldr	r3, [pc, #276]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a1a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a22:	4942      	ldr	r1, [pc, #264]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a32:	d105      	bne.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a34:	4b3d      	ldr	r3, [pc, #244]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	4a3c      	ldr	r2, [pc, #240]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a3e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d015      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002a4c:	4b37      	ldr	r3, [pc, #220]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a52:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5a:	4934      	ldr	r1, [pc, #208]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a6a:	d105      	bne.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a6c:	4b2f      	ldr	r3, [pc, #188]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	4a2e      	ldr	r2, [pc, #184]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a76:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d015      	beq.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a84:	4b29      	ldr	r3, [pc, #164]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a8a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a92:	4926      	ldr	r1, [pc, #152]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002aa2:	d105      	bne.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002aa4:	4b21      	ldr	r3, [pc, #132]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	4a20      	ldr	r2, [pc, #128]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002aaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002aae:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d015      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002abc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ac2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aca:	4918      	ldr	r1, [pc, #96]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002acc:	4313      	orrs	r3, r2
 8002ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ad6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ada:	d105      	bne.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002adc:	4b13      	ldr	r3, [pc, #76]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	4a12      	ldr	r2, [pc, #72]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ae2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ae6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d015      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002af4:	4b0d      	ldr	r3, [pc, #52]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002afa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b02:	490a      	ldr	r1, [pc, #40]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b12:	d105      	bne.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002b14:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	4a04      	ldr	r2, [pc, #16]	@ (8002b2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002b1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b1e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002b20:	7cbb      	ldrb	r3, [r7, #18]
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40021000 	.word	0x40021000

08002b30 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e042      	b.n	8002bc8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d106      	bne.n	8002b5a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7fd ffd3 	bl	8000b00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2224      	movs	r2, #36	@ 0x24
 8002b5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 0201 	bic.w	r2, r2, #1
 8002b70:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 fb82 	bl	8003284 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f8b3 	bl	8002cec <UART_SetConfig>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d101      	bne.n	8002b90 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e01b      	b.n	8002bc8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	685a      	ldr	r2, [r3, #4]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689a      	ldr	r2, [r3, #8]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002bae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f042 0201 	orr.w	r2, r2, #1
 8002bbe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 fc01 	bl	80033c8 <UART_CheckIdleState>
 8002bc6:	4603      	mov	r3, r0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3708      	adds	r7, #8
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08a      	sub	sp, #40	@ 0x28
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	603b      	str	r3, [r7, #0]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002be6:	2b20      	cmp	r3, #32
 8002be8:	d17b      	bne.n	8002ce2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d002      	beq.n	8002bf6 <HAL_UART_Transmit+0x26>
 8002bf0:	88fb      	ldrh	r3, [r7, #6]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d101      	bne.n	8002bfa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e074      	b.n	8002ce4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2221      	movs	r2, #33	@ 0x21
 8002c06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c0a:	f7fe f917 	bl	8000e3c <HAL_GetTick>
 8002c0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	88fa      	ldrh	r2, [r7, #6]
 8002c14:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	88fa      	ldrh	r2, [r7, #6]
 8002c1c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c28:	d108      	bne.n	8002c3c <HAL_UART_Transmit+0x6c>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d104      	bne.n	8002c3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002c32:	2300      	movs	r3, #0
 8002c34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	61bb      	str	r3, [r7, #24]
 8002c3a:	e003      	b.n	8002c44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c40:	2300      	movs	r3, #0
 8002c42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c44:	e030      	b.n	8002ca8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	9300      	str	r3, [sp, #0]
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	2180      	movs	r1, #128	@ 0x80
 8002c50:	68f8      	ldr	r0, [r7, #12]
 8002c52:	f000 fc63 	bl	800351c <UART_WaitOnFlagUntilTimeout>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d005      	beq.n	8002c68 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2220      	movs	r2, #32
 8002c60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e03d      	b.n	8002ce4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10b      	bne.n	8002c86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	881b      	ldrh	r3, [r3, #0]
 8002c72:	461a      	mov	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c7c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002c7e:	69bb      	ldr	r3, [r7, #24]
 8002c80:	3302      	adds	r3, #2
 8002c82:	61bb      	str	r3, [r7, #24]
 8002c84:	e007      	b.n	8002c96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c86:	69fb      	ldr	r3, [r7, #28]
 8002c88:	781a      	ldrb	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	3301      	adds	r3, #1
 8002c94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002c9c:	b29b      	uxth	r3, r3
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1c8      	bne.n	8002c46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	2140      	movs	r1, #64	@ 0x40
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 fc2c 	bl	800351c <UART_WaitOnFlagUntilTimeout>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d005      	beq.n	8002cd6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	2220      	movs	r2, #32
 8002cce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e006      	b.n	8002ce4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2220      	movs	r2, #32
 8002cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	e000      	b.n	8002ce4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8002ce2:	2302      	movs	r3, #2
  }
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3720      	adds	r7, #32
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cf0:	b08c      	sub	sp, #48	@ 0x30
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	431a      	orrs	r2, r3
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	4bab      	ldr	r3, [pc, #684]	@ (8002fc8 <UART_SetConfig+0x2dc>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	6812      	ldr	r2, [r2, #0]
 8002d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d24:	430b      	orrs	r3, r1
 8002d26:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	68da      	ldr	r2, [r3, #12]
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4aa0      	ldr	r2, [pc, #640]	@ (8002fcc <UART_SetConfig+0x2e0>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d004      	beq.n	8002d58 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	6a1b      	ldr	r3, [r3, #32]
 8002d52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d54:	4313      	orrs	r3, r2
 8002d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002d62:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	6812      	ldr	r2, [r2, #0]
 8002d6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d6c:	430b      	orrs	r3, r1
 8002d6e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d76:	f023 010f 	bic.w	r1, r3, #15
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a91      	ldr	r2, [pc, #580]	@ (8002fd0 <UART_SetConfig+0x2e4>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d125      	bne.n	8002ddc <UART_SetConfig+0xf0>
 8002d90:	4b90      	ldr	r3, [pc, #576]	@ (8002fd4 <UART_SetConfig+0x2e8>)
 8002d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d96:	f003 0303 	and.w	r3, r3, #3
 8002d9a:	2b03      	cmp	r3, #3
 8002d9c:	d81a      	bhi.n	8002dd4 <UART_SetConfig+0xe8>
 8002d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8002da4 <UART_SetConfig+0xb8>)
 8002da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da4:	08002db5 	.word	0x08002db5
 8002da8:	08002dc5 	.word	0x08002dc5
 8002dac:	08002dbd 	.word	0x08002dbd
 8002db0:	08002dcd 	.word	0x08002dcd
 8002db4:	2301      	movs	r3, #1
 8002db6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dba:	e0d6      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dc2:	e0d2      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002dc4:	2304      	movs	r3, #4
 8002dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dca:	e0ce      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002dcc:	2308      	movs	r3, #8
 8002dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dd2:	e0ca      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002dd4:	2310      	movs	r3, #16
 8002dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002dda:	e0c6      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a7d      	ldr	r2, [pc, #500]	@ (8002fd8 <UART_SetConfig+0x2ec>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d138      	bne.n	8002e58 <UART_SetConfig+0x16c>
 8002de6:	4b7b      	ldr	r3, [pc, #492]	@ (8002fd4 <UART_SetConfig+0x2e8>)
 8002de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dec:	f003 030c 	and.w	r3, r3, #12
 8002df0:	2b0c      	cmp	r3, #12
 8002df2:	d82d      	bhi.n	8002e50 <UART_SetConfig+0x164>
 8002df4:	a201      	add	r2, pc, #4	@ (adr r2, 8002dfc <UART_SetConfig+0x110>)
 8002df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dfa:	bf00      	nop
 8002dfc:	08002e31 	.word	0x08002e31
 8002e00:	08002e51 	.word	0x08002e51
 8002e04:	08002e51 	.word	0x08002e51
 8002e08:	08002e51 	.word	0x08002e51
 8002e0c:	08002e41 	.word	0x08002e41
 8002e10:	08002e51 	.word	0x08002e51
 8002e14:	08002e51 	.word	0x08002e51
 8002e18:	08002e51 	.word	0x08002e51
 8002e1c:	08002e39 	.word	0x08002e39
 8002e20:	08002e51 	.word	0x08002e51
 8002e24:	08002e51 	.word	0x08002e51
 8002e28:	08002e51 	.word	0x08002e51
 8002e2c:	08002e49 	.word	0x08002e49
 8002e30:	2300      	movs	r3, #0
 8002e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e36:	e098      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002e38:	2302      	movs	r3, #2
 8002e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e3e:	e094      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002e40:	2304      	movs	r3, #4
 8002e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e46:	e090      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002e48:	2308      	movs	r3, #8
 8002e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e4e:	e08c      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002e50:	2310      	movs	r3, #16
 8002e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e56:	e088      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a5f      	ldr	r2, [pc, #380]	@ (8002fdc <UART_SetConfig+0x2f0>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d125      	bne.n	8002eae <UART_SetConfig+0x1c2>
 8002e62:	4b5c      	ldr	r3, [pc, #368]	@ (8002fd4 <UART_SetConfig+0x2e8>)
 8002e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002e6c:	2b30      	cmp	r3, #48	@ 0x30
 8002e6e:	d016      	beq.n	8002e9e <UART_SetConfig+0x1b2>
 8002e70:	2b30      	cmp	r3, #48	@ 0x30
 8002e72:	d818      	bhi.n	8002ea6 <UART_SetConfig+0x1ba>
 8002e74:	2b20      	cmp	r3, #32
 8002e76:	d00a      	beq.n	8002e8e <UART_SetConfig+0x1a2>
 8002e78:	2b20      	cmp	r3, #32
 8002e7a:	d814      	bhi.n	8002ea6 <UART_SetConfig+0x1ba>
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d002      	beq.n	8002e86 <UART_SetConfig+0x19a>
 8002e80:	2b10      	cmp	r3, #16
 8002e82:	d008      	beq.n	8002e96 <UART_SetConfig+0x1aa>
 8002e84:	e00f      	b.n	8002ea6 <UART_SetConfig+0x1ba>
 8002e86:	2300      	movs	r3, #0
 8002e88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e8c:	e06d      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e94:	e069      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002e96:	2304      	movs	r3, #4
 8002e98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002e9c:	e065      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002e9e:	2308      	movs	r3, #8
 8002ea0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ea4:	e061      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002ea6:	2310      	movs	r3, #16
 8002ea8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002eac:	e05d      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a4b      	ldr	r2, [pc, #300]	@ (8002fe0 <UART_SetConfig+0x2f4>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d125      	bne.n	8002f04 <UART_SetConfig+0x218>
 8002eb8:	4b46      	ldr	r3, [pc, #280]	@ (8002fd4 <UART_SetConfig+0x2e8>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002ec2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ec4:	d016      	beq.n	8002ef4 <UART_SetConfig+0x208>
 8002ec6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ec8:	d818      	bhi.n	8002efc <UART_SetConfig+0x210>
 8002eca:	2b80      	cmp	r3, #128	@ 0x80
 8002ecc:	d00a      	beq.n	8002ee4 <UART_SetConfig+0x1f8>
 8002ece:	2b80      	cmp	r3, #128	@ 0x80
 8002ed0:	d814      	bhi.n	8002efc <UART_SetConfig+0x210>
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d002      	beq.n	8002edc <UART_SetConfig+0x1f0>
 8002ed6:	2b40      	cmp	r3, #64	@ 0x40
 8002ed8:	d008      	beq.n	8002eec <UART_SetConfig+0x200>
 8002eda:	e00f      	b.n	8002efc <UART_SetConfig+0x210>
 8002edc:	2300      	movs	r3, #0
 8002ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ee2:	e042      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002eea:	e03e      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002eec:	2304      	movs	r3, #4
 8002eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002ef2:	e03a      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002ef4:	2308      	movs	r3, #8
 8002ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002efa:	e036      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002efc:	2310      	movs	r3, #16
 8002efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f02:	e032      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a30      	ldr	r2, [pc, #192]	@ (8002fcc <UART_SetConfig+0x2e0>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d12a      	bne.n	8002f64 <UART_SetConfig+0x278>
 8002f0e:	4b31      	ldr	r3, [pc, #196]	@ (8002fd4 <UART_SetConfig+0x2e8>)
 8002f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f14:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002f18:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002f1c:	d01a      	beq.n	8002f54 <UART_SetConfig+0x268>
 8002f1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002f22:	d81b      	bhi.n	8002f5c <UART_SetConfig+0x270>
 8002f24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f28:	d00c      	beq.n	8002f44 <UART_SetConfig+0x258>
 8002f2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f2e:	d815      	bhi.n	8002f5c <UART_SetConfig+0x270>
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d003      	beq.n	8002f3c <UART_SetConfig+0x250>
 8002f34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f38:	d008      	beq.n	8002f4c <UART_SetConfig+0x260>
 8002f3a:	e00f      	b.n	8002f5c <UART_SetConfig+0x270>
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f42:	e012      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002f44:	2302      	movs	r3, #2
 8002f46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f4a:	e00e      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002f4c:	2304      	movs	r3, #4
 8002f4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f52:	e00a      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002f54:	2308      	movs	r3, #8
 8002f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f5a:	e006      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002f5c:	2310      	movs	r3, #16
 8002f5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002f62:	e002      	b.n	8002f6a <UART_SetConfig+0x27e>
 8002f64:	2310      	movs	r3, #16
 8002f66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a17      	ldr	r2, [pc, #92]	@ (8002fcc <UART_SetConfig+0x2e0>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	f040 80a8 	bne.w	80030c6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002f76:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002f7a:	2b08      	cmp	r3, #8
 8002f7c:	d834      	bhi.n	8002fe8 <UART_SetConfig+0x2fc>
 8002f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f84 <UART_SetConfig+0x298>)
 8002f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f84:	08002fa9 	.word	0x08002fa9
 8002f88:	08002fe9 	.word	0x08002fe9
 8002f8c:	08002fb1 	.word	0x08002fb1
 8002f90:	08002fe9 	.word	0x08002fe9
 8002f94:	08002fb7 	.word	0x08002fb7
 8002f98:	08002fe9 	.word	0x08002fe9
 8002f9c:	08002fe9 	.word	0x08002fe9
 8002fa0:	08002fe9 	.word	0x08002fe9
 8002fa4:	08002fbf 	.word	0x08002fbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fa8:	f7ff fb60 	bl	800266c <HAL_RCC_GetPCLK1Freq>
 8002fac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002fae:	e021      	b.n	8002ff4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002fe4 <UART_SetConfig+0x2f8>)
 8002fb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002fb4:	e01e      	b.n	8002ff4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fb6:	f7ff faeb 	bl	8002590 <HAL_RCC_GetSysClockFreq>
 8002fba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002fbc:	e01a      	b.n	8002ff4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002fc4:	e016      	b.n	8002ff4 <UART_SetConfig+0x308>
 8002fc6:	bf00      	nop
 8002fc8:	cfff69f3 	.word	0xcfff69f3
 8002fcc:	40008000 	.word	0x40008000
 8002fd0:	40013800 	.word	0x40013800
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	40004400 	.word	0x40004400
 8002fdc:	40004800 	.word	0x40004800
 8002fe0:	40004c00 	.word	0x40004c00
 8002fe4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002ff2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f000 812a 	beq.w	8003250 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003000:	4a9e      	ldr	r2, [pc, #632]	@ (800327c <UART_SetConfig+0x590>)
 8003002:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003006:	461a      	mov	r2, r3
 8003008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300a:	fbb3 f3f2 	udiv	r3, r3, r2
 800300e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	685a      	ldr	r2, [r3, #4]
 8003014:	4613      	mov	r3, r2
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	4413      	add	r3, r2
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	429a      	cmp	r2, r3
 800301e:	d305      	bcc.n	800302c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	429a      	cmp	r2, r3
 800302a:	d903      	bls.n	8003034 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003032:	e10d      	b.n	8003250 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003036:	2200      	movs	r2, #0
 8003038:	60bb      	str	r3, [r7, #8]
 800303a:	60fa      	str	r2, [r7, #12]
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003040:	4a8e      	ldr	r2, [pc, #568]	@ (800327c <UART_SetConfig+0x590>)
 8003042:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003046:	b29b      	uxth	r3, r3
 8003048:	2200      	movs	r2, #0
 800304a:	603b      	str	r3, [r7, #0]
 800304c:	607a      	str	r2, [r7, #4]
 800304e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003052:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003056:	f7fd f93b 	bl	80002d0 <__aeabi_uldivmod>
 800305a:	4602      	mov	r2, r0
 800305c:	460b      	mov	r3, r1
 800305e:	4610      	mov	r0, r2
 8003060:	4619      	mov	r1, r3
 8003062:	f04f 0200 	mov.w	r2, #0
 8003066:	f04f 0300 	mov.w	r3, #0
 800306a:	020b      	lsls	r3, r1, #8
 800306c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003070:	0202      	lsls	r2, r0, #8
 8003072:	6979      	ldr	r1, [r7, #20]
 8003074:	6849      	ldr	r1, [r1, #4]
 8003076:	0849      	lsrs	r1, r1, #1
 8003078:	2000      	movs	r0, #0
 800307a:	460c      	mov	r4, r1
 800307c:	4605      	mov	r5, r0
 800307e:	eb12 0804 	adds.w	r8, r2, r4
 8003082:	eb43 0905 	adc.w	r9, r3, r5
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	469a      	mov	sl, r3
 800308e:	4693      	mov	fp, r2
 8003090:	4652      	mov	r2, sl
 8003092:	465b      	mov	r3, fp
 8003094:	4640      	mov	r0, r8
 8003096:	4649      	mov	r1, r9
 8003098:	f7fd f91a 	bl	80002d0 <__aeabi_uldivmod>
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	4613      	mov	r3, r2
 80030a2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80030a4:	6a3b      	ldr	r3, [r7, #32]
 80030a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030aa:	d308      	bcc.n	80030be <UART_SetConfig+0x3d2>
 80030ac:	6a3b      	ldr	r3, [r7, #32]
 80030ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030b2:	d204      	bcs.n	80030be <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6a3a      	ldr	r2, [r7, #32]
 80030ba:	60da      	str	r2, [r3, #12]
 80030bc:	e0c8      	b.n	8003250 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80030c4:	e0c4      	b.n	8003250 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	69db      	ldr	r3, [r3, #28]
 80030ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030ce:	d167      	bne.n	80031a0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80030d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d828      	bhi.n	800312a <UART_SetConfig+0x43e>
 80030d8:	a201      	add	r2, pc, #4	@ (adr r2, 80030e0 <UART_SetConfig+0x3f4>)
 80030da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030de:	bf00      	nop
 80030e0:	08003105 	.word	0x08003105
 80030e4:	0800310d 	.word	0x0800310d
 80030e8:	08003115 	.word	0x08003115
 80030ec:	0800312b 	.word	0x0800312b
 80030f0:	0800311b 	.word	0x0800311b
 80030f4:	0800312b 	.word	0x0800312b
 80030f8:	0800312b 	.word	0x0800312b
 80030fc:	0800312b 	.word	0x0800312b
 8003100:	08003123 	.word	0x08003123
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003104:	f7ff fab2 	bl	800266c <HAL_RCC_GetPCLK1Freq>
 8003108:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800310a:	e014      	b.n	8003136 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800310c:	f7ff fac4 	bl	8002698 <HAL_RCC_GetPCLK2Freq>
 8003110:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003112:	e010      	b.n	8003136 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003114:	4b5a      	ldr	r3, [pc, #360]	@ (8003280 <UART_SetConfig+0x594>)
 8003116:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003118:	e00d      	b.n	8003136 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800311a:	f7ff fa39 	bl	8002590 <HAL_RCC_GetSysClockFreq>
 800311e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003120:	e009      	b.n	8003136 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003122:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003126:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003128:	e005      	b.n	8003136 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800312a:	2300      	movs	r3, #0
 800312c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003134:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 8089 	beq.w	8003250 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003142:	4a4e      	ldr	r2, [pc, #312]	@ (800327c <UART_SetConfig+0x590>)
 8003144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003148:	461a      	mov	r2, r3
 800314a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800314c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003150:	005a      	lsls	r2, r3, #1
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	085b      	lsrs	r3, r3, #1
 8003158:	441a      	add	r2, r3
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003162:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003164:	6a3b      	ldr	r3, [r7, #32]
 8003166:	2b0f      	cmp	r3, #15
 8003168:	d916      	bls.n	8003198 <UART_SetConfig+0x4ac>
 800316a:	6a3b      	ldr	r3, [r7, #32]
 800316c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003170:	d212      	bcs.n	8003198 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003172:	6a3b      	ldr	r3, [r7, #32]
 8003174:	b29b      	uxth	r3, r3
 8003176:	f023 030f 	bic.w	r3, r3, #15
 800317a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800317c:	6a3b      	ldr	r3, [r7, #32]
 800317e:	085b      	lsrs	r3, r3, #1
 8003180:	b29b      	uxth	r3, r3
 8003182:	f003 0307 	and.w	r3, r3, #7
 8003186:	b29a      	uxth	r2, r3
 8003188:	8bfb      	ldrh	r3, [r7, #30]
 800318a:	4313      	orrs	r3, r2
 800318c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	8bfa      	ldrh	r2, [r7, #30]
 8003194:	60da      	str	r2, [r3, #12]
 8003196:	e05b      	b.n	8003250 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800319e:	e057      	b.n	8003250 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80031a4:	2b08      	cmp	r3, #8
 80031a6:	d828      	bhi.n	80031fa <UART_SetConfig+0x50e>
 80031a8:	a201      	add	r2, pc, #4	@ (adr r2, 80031b0 <UART_SetConfig+0x4c4>)
 80031aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ae:	bf00      	nop
 80031b0:	080031d5 	.word	0x080031d5
 80031b4:	080031dd 	.word	0x080031dd
 80031b8:	080031e5 	.word	0x080031e5
 80031bc:	080031fb 	.word	0x080031fb
 80031c0:	080031eb 	.word	0x080031eb
 80031c4:	080031fb 	.word	0x080031fb
 80031c8:	080031fb 	.word	0x080031fb
 80031cc:	080031fb 	.word	0x080031fb
 80031d0:	080031f3 	.word	0x080031f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031d4:	f7ff fa4a 	bl	800266c <HAL_RCC_GetPCLK1Freq>
 80031d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80031da:	e014      	b.n	8003206 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80031dc:	f7ff fa5c 	bl	8002698 <HAL_RCC_GetPCLK2Freq>
 80031e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80031e2:	e010      	b.n	8003206 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031e4:	4b26      	ldr	r3, [pc, #152]	@ (8003280 <UART_SetConfig+0x594>)
 80031e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80031e8:	e00d      	b.n	8003206 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031ea:	f7ff f9d1 	bl	8002590 <HAL_RCC_GetSysClockFreq>
 80031ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80031f0:	e009      	b.n	8003206 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80031f8:	e005      	b.n	8003206 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80031fa:	2300      	movs	r3, #0
 80031fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003204:	bf00      	nop
    }

    if (pclk != 0U)
 8003206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003208:	2b00      	cmp	r3, #0
 800320a:	d021      	beq.n	8003250 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003210:	4a1a      	ldr	r2, [pc, #104]	@ (800327c <UART_SetConfig+0x590>)
 8003212:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003216:	461a      	mov	r2, r3
 8003218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321a:	fbb3 f2f2 	udiv	r2, r3, r2
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	085b      	lsrs	r3, r3, #1
 8003224:	441a      	add	r2, r3
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	fbb2 f3f3 	udiv	r3, r2, r3
 800322e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	2b0f      	cmp	r3, #15
 8003234:	d909      	bls.n	800324a <UART_SetConfig+0x55e>
 8003236:	6a3b      	ldr	r3, [r7, #32]
 8003238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800323c:	d205      	bcs.n	800324a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800323e:	6a3b      	ldr	r3, [r7, #32]
 8003240:	b29a      	uxth	r2, r3
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	60da      	str	r2, [r3, #12]
 8003248:	e002      	b.n	8003250 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	2201      	movs	r2, #1
 8003254:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	2201      	movs	r2, #1
 800325c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	2200      	movs	r2, #0
 8003264:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2200      	movs	r2, #0
 800326a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800326c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003270:	4618      	mov	r0, r3
 8003272:	3730      	adds	r7, #48	@ 0x30
 8003274:	46bd      	mov	sp, r7
 8003276:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800327a:	bf00      	nop
 800327c:	08004294 	.word	0x08004294
 8003280:	00f42400 	.word	0x00f42400

08003284 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003290:	f003 0308 	and.w	r3, r3, #8
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00a      	beq.n	80032ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00a      	beq.n	80032f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f6:	f003 0304 	and.w	r3, r3, #4
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00a      	beq.n	8003314 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003318:	f003 0310 	and.w	r3, r3, #16
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00a      	beq.n	8003336 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800333a:	f003 0320 	and.w	r3, r3, #32
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00a      	beq.n	8003358 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800335c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003360:	2b00      	cmp	r3, #0
 8003362:	d01a      	beq.n	800339a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800337e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003382:	d10a      	bne.n	800339a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00a      	beq.n	80033bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	605a      	str	r2, [r3, #4]
  }
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b098      	sub	sp, #96	@ 0x60
 80033cc:	af02      	add	r7, sp, #8
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80033d8:	f7fd fd30 	bl	8000e3c <HAL_GetTick>
 80033dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0308 	and.w	r3, r3, #8
 80033e8:	2b08      	cmp	r3, #8
 80033ea:	d12f      	bne.n	800344c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80033ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033f4:	2200      	movs	r2, #0
 80033f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 f88e 	bl	800351c <UART_WaitOnFlagUntilTimeout>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d022      	beq.n	800344c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800340c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800340e:	e853 3f00 	ldrex	r3, [r3]
 8003412:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003416:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800341a:	653b      	str	r3, [r7, #80]	@ 0x50
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	461a      	mov	r2, r3
 8003422:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003424:	647b      	str	r3, [r7, #68]	@ 0x44
 8003426:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003428:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800342a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800342c:	e841 2300 	strex	r3, r2, [r1]
 8003430:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1e6      	bne.n	8003406 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2220      	movs	r2, #32
 800343c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003448:	2303      	movs	r3, #3
 800344a:	e063      	b.n	8003514 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0304 	and.w	r3, r3, #4
 8003456:	2b04      	cmp	r3, #4
 8003458:	d149      	bne.n	80034ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800345a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003462:	2200      	movs	r2, #0
 8003464:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 f857 	bl	800351c <UART_WaitOnFlagUntilTimeout>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d03c      	beq.n	80034ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800347a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347c:	e853 3f00 	ldrex	r3, [r3]
 8003480:	623b      	str	r3, [r7, #32]
   return(result);
 8003482:	6a3b      	ldr	r3, [r7, #32]
 8003484:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003488:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	461a      	mov	r2, r3
 8003490:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003492:	633b      	str	r3, [r7, #48]	@ 0x30
 8003494:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003496:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003498:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800349a:	e841 2300 	strex	r3, r2, [r1]
 800349e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80034a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1e6      	bne.n	8003474 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	3308      	adds	r3, #8
 80034ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	e853 3f00 	ldrex	r3, [r3]
 80034b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f023 0301 	bic.w	r3, r3, #1
 80034bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	3308      	adds	r3, #8
 80034c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80034c6:	61fa      	str	r2, [r7, #28]
 80034c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034ca:	69b9      	ldr	r1, [r7, #24]
 80034cc:	69fa      	ldr	r2, [r7, #28]
 80034ce:	e841 2300 	strex	r3, r2, [r1]
 80034d2:	617b      	str	r3, [r7, #20]
   return(result);
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1e5      	bne.n	80034a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2220      	movs	r2, #32
 80034de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e012      	b.n	8003514 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2220      	movs	r2, #32
 80034f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2200      	movs	r2, #0
 800350e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3758      	adds	r7, #88	@ 0x58
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	603b      	str	r3, [r7, #0]
 8003528:	4613      	mov	r3, r2
 800352a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800352c:	e04f      	b.n	80035ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003534:	d04b      	beq.n	80035ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003536:	f7fd fc81 	bl	8000e3c <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	429a      	cmp	r2, r3
 8003544:	d302      	bcc.n	800354c <UART_WaitOnFlagUntilTimeout+0x30>
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d101      	bne.n	8003550 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e04e      	b.n	80035ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0304 	and.w	r3, r3, #4
 800355a:	2b00      	cmp	r3, #0
 800355c:	d037      	beq.n	80035ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	2b80      	cmp	r3, #128	@ 0x80
 8003562:	d034      	beq.n	80035ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2b40      	cmp	r3, #64	@ 0x40
 8003568:	d031      	beq.n	80035ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	69db      	ldr	r3, [r3, #28]
 8003570:	f003 0308 	and.w	r3, r3, #8
 8003574:	2b08      	cmp	r3, #8
 8003576:	d110      	bne.n	800359a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2208      	movs	r2, #8
 800357e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f000 f838 	bl	80035f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2208      	movs	r2, #8
 800358a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e029      	b.n	80035ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	69db      	ldr	r3, [r3, #28]
 80035a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035a8:	d111      	bne.n	80035ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80035b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80035b4:	68f8      	ldr	r0, [r7, #12]
 80035b6:	f000 f81e 	bl	80035f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2220      	movs	r2, #32
 80035be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e00f      	b.n	80035ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	69da      	ldr	r2, [r3, #28]
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	4013      	ands	r3, r2
 80035d8:	68ba      	ldr	r2, [r7, #8]
 80035da:	429a      	cmp	r2, r3
 80035dc:	bf0c      	ite	eq
 80035de:	2301      	moveq	r3, #1
 80035e0:	2300      	movne	r3, #0
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	461a      	mov	r2, r3
 80035e6:	79fb      	ldrb	r3, [r7, #7]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d0a0      	beq.n	800352e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b095      	sub	sp, #84	@ 0x54
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003606:	e853 3f00 	ldrex	r3, [r3]
 800360a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800360c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800360e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003612:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	461a      	mov	r2, r3
 800361a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800361c:	643b      	str	r3, [r7, #64]	@ 0x40
 800361e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003620:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003622:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003624:	e841 2300 	strex	r3, r2, [r1]
 8003628:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800362a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1e6      	bne.n	80035fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	3308      	adds	r3, #8
 8003636:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003638:	6a3b      	ldr	r3, [r7, #32]
 800363a:	e853 3f00 	ldrex	r3, [r3]
 800363e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003646:	f023 0301 	bic.w	r3, r3, #1
 800364a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	3308      	adds	r3, #8
 8003652:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003654:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003656:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003658:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800365a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800365c:	e841 2300 	strex	r3, r2, [r1]
 8003660:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1e3      	bne.n	8003630 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800366c:	2b01      	cmp	r3, #1
 800366e:	d118      	bne.n	80036a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	e853 3f00 	ldrex	r3, [r3]
 800367c:	60bb      	str	r3, [r7, #8]
   return(result);
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	f023 0310 	bic.w	r3, r3, #16
 8003684:	647b      	str	r3, [r7, #68]	@ 0x44
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	461a      	mov	r2, r3
 800368c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800368e:	61bb      	str	r3, [r7, #24]
 8003690:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003692:	6979      	ldr	r1, [r7, #20]
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	e841 2300 	strex	r3, r2, [r1]
 800369a:	613b      	str	r3, [r7, #16]
   return(result);
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1e6      	bne.n	8003670 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2220      	movs	r2, #32
 80036a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80036b6:	bf00      	nop
 80036b8:	3754      	adds	r7, #84	@ 0x54
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr

080036c2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b085      	sub	sp, #20
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d101      	bne.n	80036d8 <HAL_UARTEx_DisableFifoMode+0x16>
 80036d4:	2302      	movs	r3, #2
 80036d6:	e027      	b.n	8003728 <HAL_UARTEx_DisableFifoMode+0x66>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2224      	movs	r2, #36	@ 0x24
 80036e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f022 0201 	bic.w	r2, r2, #1
 80036fe:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003706:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68fa      	ldr	r2, [r7, #12]
 8003714:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2220      	movs	r2, #32
 800371a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3714      	adds	r7, #20
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003744:	2b01      	cmp	r3, #1
 8003746:	d101      	bne.n	800374c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003748:	2302      	movs	r3, #2
 800374a:	e02d      	b.n	80037a8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2224      	movs	r2, #36	@ 0x24
 8003758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 0201 	bic.w	r2, r2, #1
 8003772:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	683a      	ldr	r2, [r7, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f84f 	bl	800382c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2220      	movs	r2, #32
 800379a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d101      	bne.n	80037c8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80037c4:	2302      	movs	r3, #2
 80037c6:	e02d      	b.n	8003824 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2224      	movs	r2, #36	@ 0x24
 80037d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0201 	bic.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f000 f811 	bl	800382c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68fa      	ldr	r2, [r7, #12]
 8003810:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2220      	movs	r2, #32
 8003816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003838:	2b00      	cmp	r3, #0
 800383a:	d108      	bne.n	800384e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800384c:	e031      	b.n	80038b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800384e:	2308      	movs	r3, #8
 8003850:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003852:	2308      	movs	r3, #8
 8003854:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	0e5b      	lsrs	r3, r3, #25
 800385e:	b2db      	uxtb	r3, r3
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	0f5b      	lsrs	r3, r3, #29
 800386e:	b2db      	uxtb	r3, r3
 8003870:	f003 0307 	and.w	r3, r3, #7
 8003874:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003876:	7bbb      	ldrb	r3, [r7, #14]
 8003878:	7b3a      	ldrb	r2, [r7, #12]
 800387a:	4911      	ldr	r1, [pc, #68]	@ (80038c0 <UARTEx_SetNbDataToProcess+0x94>)
 800387c:	5c8a      	ldrb	r2, [r1, r2]
 800387e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003882:	7b3a      	ldrb	r2, [r7, #12]
 8003884:	490f      	ldr	r1, [pc, #60]	@ (80038c4 <UARTEx_SetNbDataToProcess+0x98>)
 8003886:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003888:	fb93 f3f2 	sdiv	r3, r3, r2
 800388c:	b29a      	uxth	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003894:	7bfb      	ldrb	r3, [r7, #15]
 8003896:	7b7a      	ldrb	r2, [r7, #13]
 8003898:	4909      	ldr	r1, [pc, #36]	@ (80038c0 <UARTEx_SetNbDataToProcess+0x94>)
 800389a:	5c8a      	ldrb	r2, [r1, r2]
 800389c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80038a0:	7b7a      	ldrb	r2, [r7, #13]
 80038a2:	4908      	ldr	r1, [pc, #32]	@ (80038c4 <UARTEx_SetNbDataToProcess+0x98>)
 80038a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80038a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80038b2:	bf00      	nop
 80038b4:	3714      	adds	r7, #20
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	080042ac 	.word	0x080042ac
 80038c4:	080042b4 	.word	0x080042b4

080038c8 <siprintf>:
 80038c8:	b40e      	push	{r1, r2, r3}
 80038ca:	b500      	push	{lr}
 80038cc:	b09c      	sub	sp, #112	@ 0x70
 80038ce:	ab1d      	add	r3, sp, #116	@ 0x74
 80038d0:	9002      	str	r0, [sp, #8]
 80038d2:	9006      	str	r0, [sp, #24]
 80038d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80038d8:	4809      	ldr	r0, [pc, #36]	@ (8003900 <siprintf+0x38>)
 80038da:	9107      	str	r1, [sp, #28]
 80038dc:	9104      	str	r1, [sp, #16]
 80038de:	4909      	ldr	r1, [pc, #36]	@ (8003904 <siprintf+0x3c>)
 80038e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80038e4:	9105      	str	r1, [sp, #20]
 80038e6:	6800      	ldr	r0, [r0, #0]
 80038e8:	9301      	str	r3, [sp, #4]
 80038ea:	a902      	add	r1, sp, #8
 80038ec:	f000 f994 	bl	8003c18 <_svfiprintf_r>
 80038f0:	9b02      	ldr	r3, [sp, #8]
 80038f2:	2200      	movs	r2, #0
 80038f4:	701a      	strb	r2, [r3, #0]
 80038f6:	b01c      	add	sp, #112	@ 0x70
 80038f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80038fc:	b003      	add	sp, #12
 80038fe:	4770      	bx	lr
 8003900:	2000000c 	.word	0x2000000c
 8003904:	ffff0208 	.word	0xffff0208

08003908 <memset>:
 8003908:	4402      	add	r2, r0
 800390a:	4603      	mov	r3, r0
 800390c:	4293      	cmp	r3, r2
 800390e:	d100      	bne.n	8003912 <memset+0xa>
 8003910:	4770      	bx	lr
 8003912:	f803 1b01 	strb.w	r1, [r3], #1
 8003916:	e7f9      	b.n	800390c <memset+0x4>

08003918 <__errno>:
 8003918:	4b01      	ldr	r3, [pc, #4]	@ (8003920 <__errno+0x8>)
 800391a:	6818      	ldr	r0, [r3, #0]
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	2000000c 	.word	0x2000000c

08003924 <__libc_init_array>:
 8003924:	b570      	push	{r4, r5, r6, lr}
 8003926:	4d0d      	ldr	r5, [pc, #52]	@ (800395c <__libc_init_array+0x38>)
 8003928:	4c0d      	ldr	r4, [pc, #52]	@ (8003960 <__libc_init_array+0x3c>)
 800392a:	1b64      	subs	r4, r4, r5
 800392c:	10a4      	asrs	r4, r4, #2
 800392e:	2600      	movs	r6, #0
 8003930:	42a6      	cmp	r6, r4
 8003932:	d109      	bne.n	8003948 <__libc_init_array+0x24>
 8003934:	4d0b      	ldr	r5, [pc, #44]	@ (8003964 <__libc_init_array+0x40>)
 8003936:	4c0c      	ldr	r4, [pc, #48]	@ (8003968 <__libc_init_array+0x44>)
 8003938:	f000 fc66 	bl	8004208 <_init>
 800393c:	1b64      	subs	r4, r4, r5
 800393e:	10a4      	asrs	r4, r4, #2
 8003940:	2600      	movs	r6, #0
 8003942:	42a6      	cmp	r6, r4
 8003944:	d105      	bne.n	8003952 <__libc_init_array+0x2e>
 8003946:	bd70      	pop	{r4, r5, r6, pc}
 8003948:	f855 3b04 	ldr.w	r3, [r5], #4
 800394c:	4798      	blx	r3
 800394e:	3601      	adds	r6, #1
 8003950:	e7ee      	b.n	8003930 <__libc_init_array+0xc>
 8003952:	f855 3b04 	ldr.w	r3, [r5], #4
 8003956:	4798      	blx	r3
 8003958:	3601      	adds	r6, #1
 800395a:	e7f2      	b.n	8003942 <__libc_init_array+0x1e>
 800395c:	080042f8 	.word	0x080042f8
 8003960:	080042f8 	.word	0x080042f8
 8003964:	080042f8 	.word	0x080042f8
 8003968:	080042fc 	.word	0x080042fc

0800396c <__retarget_lock_acquire_recursive>:
 800396c:	4770      	bx	lr

0800396e <__retarget_lock_release_recursive>:
 800396e:	4770      	bx	lr

08003970 <_free_r>:
 8003970:	b538      	push	{r3, r4, r5, lr}
 8003972:	4605      	mov	r5, r0
 8003974:	2900      	cmp	r1, #0
 8003976:	d041      	beq.n	80039fc <_free_r+0x8c>
 8003978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800397c:	1f0c      	subs	r4, r1, #4
 800397e:	2b00      	cmp	r3, #0
 8003980:	bfb8      	it	lt
 8003982:	18e4      	addlt	r4, r4, r3
 8003984:	f000 f8e0 	bl	8003b48 <__malloc_lock>
 8003988:	4a1d      	ldr	r2, [pc, #116]	@ (8003a00 <_free_r+0x90>)
 800398a:	6813      	ldr	r3, [r2, #0]
 800398c:	b933      	cbnz	r3, 800399c <_free_r+0x2c>
 800398e:	6063      	str	r3, [r4, #4]
 8003990:	6014      	str	r4, [r2, #0]
 8003992:	4628      	mov	r0, r5
 8003994:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003998:	f000 b8dc 	b.w	8003b54 <__malloc_unlock>
 800399c:	42a3      	cmp	r3, r4
 800399e:	d908      	bls.n	80039b2 <_free_r+0x42>
 80039a0:	6820      	ldr	r0, [r4, #0]
 80039a2:	1821      	adds	r1, r4, r0
 80039a4:	428b      	cmp	r3, r1
 80039a6:	bf01      	itttt	eq
 80039a8:	6819      	ldreq	r1, [r3, #0]
 80039aa:	685b      	ldreq	r3, [r3, #4]
 80039ac:	1809      	addeq	r1, r1, r0
 80039ae:	6021      	streq	r1, [r4, #0]
 80039b0:	e7ed      	b.n	800398e <_free_r+0x1e>
 80039b2:	461a      	mov	r2, r3
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	b10b      	cbz	r3, 80039bc <_free_r+0x4c>
 80039b8:	42a3      	cmp	r3, r4
 80039ba:	d9fa      	bls.n	80039b2 <_free_r+0x42>
 80039bc:	6811      	ldr	r1, [r2, #0]
 80039be:	1850      	adds	r0, r2, r1
 80039c0:	42a0      	cmp	r0, r4
 80039c2:	d10b      	bne.n	80039dc <_free_r+0x6c>
 80039c4:	6820      	ldr	r0, [r4, #0]
 80039c6:	4401      	add	r1, r0
 80039c8:	1850      	adds	r0, r2, r1
 80039ca:	4283      	cmp	r3, r0
 80039cc:	6011      	str	r1, [r2, #0]
 80039ce:	d1e0      	bne.n	8003992 <_free_r+0x22>
 80039d0:	6818      	ldr	r0, [r3, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	6053      	str	r3, [r2, #4]
 80039d6:	4408      	add	r0, r1
 80039d8:	6010      	str	r0, [r2, #0]
 80039da:	e7da      	b.n	8003992 <_free_r+0x22>
 80039dc:	d902      	bls.n	80039e4 <_free_r+0x74>
 80039de:	230c      	movs	r3, #12
 80039e0:	602b      	str	r3, [r5, #0]
 80039e2:	e7d6      	b.n	8003992 <_free_r+0x22>
 80039e4:	6820      	ldr	r0, [r4, #0]
 80039e6:	1821      	adds	r1, r4, r0
 80039e8:	428b      	cmp	r3, r1
 80039ea:	bf04      	itt	eq
 80039ec:	6819      	ldreq	r1, [r3, #0]
 80039ee:	685b      	ldreq	r3, [r3, #4]
 80039f0:	6063      	str	r3, [r4, #4]
 80039f2:	bf04      	itt	eq
 80039f4:	1809      	addeq	r1, r1, r0
 80039f6:	6021      	streq	r1, [r4, #0]
 80039f8:	6054      	str	r4, [r2, #4]
 80039fa:	e7ca      	b.n	8003992 <_free_r+0x22>
 80039fc:	bd38      	pop	{r3, r4, r5, pc}
 80039fe:	bf00      	nop
 8003a00:	20000384 	.word	0x20000384

08003a04 <sbrk_aligned>:
 8003a04:	b570      	push	{r4, r5, r6, lr}
 8003a06:	4e0f      	ldr	r6, [pc, #60]	@ (8003a44 <sbrk_aligned+0x40>)
 8003a08:	460c      	mov	r4, r1
 8003a0a:	6831      	ldr	r1, [r6, #0]
 8003a0c:	4605      	mov	r5, r0
 8003a0e:	b911      	cbnz	r1, 8003a16 <sbrk_aligned+0x12>
 8003a10:	f000 fba6 	bl	8004160 <_sbrk_r>
 8003a14:	6030      	str	r0, [r6, #0]
 8003a16:	4621      	mov	r1, r4
 8003a18:	4628      	mov	r0, r5
 8003a1a:	f000 fba1 	bl	8004160 <_sbrk_r>
 8003a1e:	1c43      	adds	r3, r0, #1
 8003a20:	d103      	bne.n	8003a2a <sbrk_aligned+0x26>
 8003a22:	f04f 34ff 	mov.w	r4, #4294967295
 8003a26:	4620      	mov	r0, r4
 8003a28:	bd70      	pop	{r4, r5, r6, pc}
 8003a2a:	1cc4      	adds	r4, r0, #3
 8003a2c:	f024 0403 	bic.w	r4, r4, #3
 8003a30:	42a0      	cmp	r0, r4
 8003a32:	d0f8      	beq.n	8003a26 <sbrk_aligned+0x22>
 8003a34:	1a21      	subs	r1, r4, r0
 8003a36:	4628      	mov	r0, r5
 8003a38:	f000 fb92 	bl	8004160 <_sbrk_r>
 8003a3c:	3001      	adds	r0, #1
 8003a3e:	d1f2      	bne.n	8003a26 <sbrk_aligned+0x22>
 8003a40:	e7ef      	b.n	8003a22 <sbrk_aligned+0x1e>
 8003a42:	bf00      	nop
 8003a44:	20000380 	.word	0x20000380

08003a48 <_malloc_r>:
 8003a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a4c:	1ccd      	adds	r5, r1, #3
 8003a4e:	f025 0503 	bic.w	r5, r5, #3
 8003a52:	3508      	adds	r5, #8
 8003a54:	2d0c      	cmp	r5, #12
 8003a56:	bf38      	it	cc
 8003a58:	250c      	movcc	r5, #12
 8003a5a:	2d00      	cmp	r5, #0
 8003a5c:	4606      	mov	r6, r0
 8003a5e:	db01      	blt.n	8003a64 <_malloc_r+0x1c>
 8003a60:	42a9      	cmp	r1, r5
 8003a62:	d904      	bls.n	8003a6e <_malloc_r+0x26>
 8003a64:	230c      	movs	r3, #12
 8003a66:	6033      	str	r3, [r6, #0]
 8003a68:	2000      	movs	r0, #0
 8003a6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b44 <_malloc_r+0xfc>
 8003a72:	f000 f869 	bl	8003b48 <__malloc_lock>
 8003a76:	f8d8 3000 	ldr.w	r3, [r8]
 8003a7a:	461c      	mov	r4, r3
 8003a7c:	bb44      	cbnz	r4, 8003ad0 <_malloc_r+0x88>
 8003a7e:	4629      	mov	r1, r5
 8003a80:	4630      	mov	r0, r6
 8003a82:	f7ff ffbf 	bl	8003a04 <sbrk_aligned>
 8003a86:	1c43      	adds	r3, r0, #1
 8003a88:	4604      	mov	r4, r0
 8003a8a:	d158      	bne.n	8003b3e <_malloc_r+0xf6>
 8003a8c:	f8d8 4000 	ldr.w	r4, [r8]
 8003a90:	4627      	mov	r7, r4
 8003a92:	2f00      	cmp	r7, #0
 8003a94:	d143      	bne.n	8003b1e <_malloc_r+0xd6>
 8003a96:	2c00      	cmp	r4, #0
 8003a98:	d04b      	beq.n	8003b32 <_malloc_r+0xea>
 8003a9a:	6823      	ldr	r3, [r4, #0]
 8003a9c:	4639      	mov	r1, r7
 8003a9e:	4630      	mov	r0, r6
 8003aa0:	eb04 0903 	add.w	r9, r4, r3
 8003aa4:	f000 fb5c 	bl	8004160 <_sbrk_r>
 8003aa8:	4581      	cmp	r9, r0
 8003aaa:	d142      	bne.n	8003b32 <_malloc_r+0xea>
 8003aac:	6821      	ldr	r1, [r4, #0]
 8003aae:	1a6d      	subs	r5, r5, r1
 8003ab0:	4629      	mov	r1, r5
 8003ab2:	4630      	mov	r0, r6
 8003ab4:	f7ff ffa6 	bl	8003a04 <sbrk_aligned>
 8003ab8:	3001      	adds	r0, #1
 8003aba:	d03a      	beq.n	8003b32 <_malloc_r+0xea>
 8003abc:	6823      	ldr	r3, [r4, #0]
 8003abe:	442b      	add	r3, r5
 8003ac0:	6023      	str	r3, [r4, #0]
 8003ac2:	f8d8 3000 	ldr.w	r3, [r8]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	bb62      	cbnz	r2, 8003b24 <_malloc_r+0xdc>
 8003aca:	f8c8 7000 	str.w	r7, [r8]
 8003ace:	e00f      	b.n	8003af0 <_malloc_r+0xa8>
 8003ad0:	6822      	ldr	r2, [r4, #0]
 8003ad2:	1b52      	subs	r2, r2, r5
 8003ad4:	d420      	bmi.n	8003b18 <_malloc_r+0xd0>
 8003ad6:	2a0b      	cmp	r2, #11
 8003ad8:	d917      	bls.n	8003b0a <_malloc_r+0xc2>
 8003ada:	1961      	adds	r1, r4, r5
 8003adc:	42a3      	cmp	r3, r4
 8003ade:	6025      	str	r5, [r4, #0]
 8003ae0:	bf18      	it	ne
 8003ae2:	6059      	strne	r1, [r3, #4]
 8003ae4:	6863      	ldr	r3, [r4, #4]
 8003ae6:	bf08      	it	eq
 8003ae8:	f8c8 1000 	streq.w	r1, [r8]
 8003aec:	5162      	str	r2, [r4, r5]
 8003aee:	604b      	str	r3, [r1, #4]
 8003af0:	4630      	mov	r0, r6
 8003af2:	f000 f82f 	bl	8003b54 <__malloc_unlock>
 8003af6:	f104 000b 	add.w	r0, r4, #11
 8003afa:	1d23      	adds	r3, r4, #4
 8003afc:	f020 0007 	bic.w	r0, r0, #7
 8003b00:	1ac2      	subs	r2, r0, r3
 8003b02:	bf1c      	itt	ne
 8003b04:	1a1b      	subne	r3, r3, r0
 8003b06:	50a3      	strne	r3, [r4, r2]
 8003b08:	e7af      	b.n	8003a6a <_malloc_r+0x22>
 8003b0a:	6862      	ldr	r2, [r4, #4]
 8003b0c:	42a3      	cmp	r3, r4
 8003b0e:	bf0c      	ite	eq
 8003b10:	f8c8 2000 	streq.w	r2, [r8]
 8003b14:	605a      	strne	r2, [r3, #4]
 8003b16:	e7eb      	b.n	8003af0 <_malloc_r+0xa8>
 8003b18:	4623      	mov	r3, r4
 8003b1a:	6864      	ldr	r4, [r4, #4]
 8003b1c:	e7ae      	b.n	8003a7c <_malloc_r+0x34>
 8003b1e:	463c      	mov	r4, r7
 8003b20:	687f      	ldr	r7, [r7, #4]
 8003b22:	e7b6      	b.n	8003a92 <_malloc_r+0x4a>
 8003b24:	461a      	mov	r2, r3
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	42a3      	cmp	r3, r4
 8003b2a:	d1fb      	bne.n	8003b24 <_malloc_r+0xdc>
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	6053      	str	r3, [r2, #4]
 8003b30:	e7de      	b.n	8003af0 <_malloc_r+0xa8>
 8003b32:	230c      	movs	r3, #12
 8003b34:	6033      	str	r3, [r6, #0]
 8003b36:	4630      	mov	r0, r6
 8003b38:	f000 f80c 	bl	8003b54 <__malloc_unlock>
 8003b3c:	e794      	b.n	8003a68 <_malloc_r+0x20>
 8003b3e:	6005      	str	r5, [r0, #0]
 8003b40:	e7d6      	b.n	8003af0 <_malloc_r+0xa8>
 8003b42:	bf00      	nop
 8003b44:	20000384 	.word	0x20000384

08003b48 <__malloc_lock>:
 8003b48:	4801      	ldr	r0, [pc, #4]	@ (8003b50 <__malloc_lock+0x8>)
 8003b4a:	f7ff bf0f 	b.w	800396c <__retarget_lock_acquire_recursive>
 8003b4e:	bf00      	nop
 8003b50:	2000037c 	.word	0x2000037c

08003b54 <__malloc_unlock>:
 8003b54:	4801      	ldr	r0, [pc, #4]	@ (8003b5c <__malloc_unlock+0x8>)
 8003b56:	f7ff bf0a 	b.w	800396e <__retarget_lock_release_recursive>
 8003b5a:	bf00      	nop
 8003b5c:	2000037c 	.word	0x2000037c

08003b60 <__ssputs_r>:
 8003b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b64:	688e      	ldr	r6, [r1, #8]
 8003b66:	461f      	mov	r7, r3
 8003b68:	42be      	cmp	r6, r7
 8003b6a:	680b      	ldr	r3, [r1, #0]
 8003b6c:	4682      	mov	sl, r0
 8003b6e:	460c      	mov	r4, r1
 8003b70:	4690      	mov	r8, r2
 8003b72:	d82d      	bhi.n	8003bd0 <__ssputs_r+0x70>
 8003b74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003b7c:	d026      	beq.n	8003bcc <__ssputs_r+0x6c>
 8003b7e:	6965      	ldr	r5, [r4, #20]
 8003b80:	6909      	ldr	r1, [r1, #16]
 8003b82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003b86:	eba3 0901 	sub.w	r9, r3, r1
 8003b8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003b8e:	1c7b      	adds	r3, r7, #1
 8003b90:	444b      	add	r3, r9
 8003b92:	106d      	asrs	r5, r5, #1
 8003b94:	429d      	cmp	r5, r3
 8003b96:	bf38      	it	cc
 8003b98:	461d      	movcc	r5, r3
 8003b9a:	0553      	lsls	r3, r2, #21
 8003b9c:	d527      	bpl.n	8003bee <__ssputs_r+0x8e>
 8003b9e:	4629      	mov	r1, r5
 8003ba0:	f7ff ff52 	bl	8003a48 <_malloc_r>
 8003ba4:	4606      	mov	r6, r0
 8003ba6:	b360      	cbz	r0, 8003c02 <__ssputs_r+0xa2>
 8003ba8:	6921      	ldr	r1, [r4, #16]
 8003baa:	464a      	mov	r2, r9
 8003bac:	f000 fae8 	bl	8004180 <memcpy>
 8003bb0:	89a3      	ldrh	r3, [r4, #12]
 8003bb2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003bb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bba:	81a3      	strh	r3, [r4, #12]
 8003bbc:	6126      	str	r6, [r4, #16]
 8003bbe:	6165      	str	r5, [r4, #20]
 8003bc0:	444e      	add	r6, r9
 8003bc2:	eba5 0509 	sub.w	r5, r5, r9
 8003bc6:	6026      	str	r6, [r4, #0]
 8003bc8:	60a5      	str	r5, [r4, #8]
 8003bca:	463e      	mov	r6, r7
 8003bcc:	42be      	cmp	r6, r7
 8003bce:	d900      	bls.n	8003bd2 <__ssputs_r+0x72>
 8003bd0:	463e      	mov	r6, r7
 8003bd2:	6820      	ldr	r0, [r4, #0]
 8003bd4:	4632      	mov	r2, r6
 8003bd6:	4641      	mov	r1, r8
 8003bd8:	f000 faa8 	bl	800412c <memmove>
 8003bdc:	68a3      	ldr	r3, [r4, #8]
 8003bde:	1b9b      	subs	r3, r3, r6
 8003be0:	60a3      	str	r3, [r4, #8]
 8003be2:	6823      	ldr	r3, [r4, #0]
 8003be4:	4433      	add	r3, r6
 8003be6:	6023      	str	r3, [r4, #0]
 8003be8:	2000      	movs	r0, #0
 8003bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bee:	462a      	mov	r2, r5
 8003bf0:	f000 fad4 	bl	800419c <_realloc_r>
 8003bf4:	4606      	mov	r6, r0
 8003bf6:	2800      	cmp	r0, #0
 8003bf8:	d1e0      	bne.n	8003bbc <__ssputs_r+0x5c>
 8003bfa:	6921      	ldr	r1, [r4, #16]
 8003bfc:	4650      	mov	r0, sl
 8003bfe:	f7ff feb7 	bl	8003970 <_free_r>
 8003c02:	230c      	movs	r3, #12
 8003c04:	f8ca 3000 	str.w	r3, [sl]
 8003c08:	89a3      	ldrh	r3, [r4, #12]
 8003c0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c0e:	81a3      	strh	r3, [r4, #12]
 8003c10:	f04f 30ff 	mov.w	r0, #4294967295
 8003c14:	e7e9      	b.n	8003bea <__ssputs_r+0x8a>
	...

08003c18 <_svfiprintf_r>:
 8003c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c1c:	4698      	mov	r8, r3
 8003c1e:	898b      	ldrh	r3, [r1, #12]
 8003c20:	061b      	lsls	r3, r3, #24
 8003c22:	b09d      	sub	sp, #116	@ 0x74
 8003c24:	4607      	mov	r7, r0
 8003c26:	460d      	mov	r5, r1
 8003c28:	4614      	mov	r4, r2
 8003c2a:	d510      	bpl.n	8003c4e <_svfiprintf_r+0x36>
 8003c2c:	690b      	ldr	r3, [r1, #16]
 8003c2e:	b973      	cbnz	r3, 8003c4e <_svfiprintf_r+0x36>
 8003c30:	2140      	movs	r1, #64	@ 0x40
 8003c32:	f7ff ff09 	bl	8003a48 <_malloc_r>
 8003c36:	6028      	str	r0, [r5, #0]
 8003c38:	6128      	str	r0, [r5, #16]
 8003c3a:	b930      	cbnz	r0, 8003c4a <_svfiprintf_r+0x32>
 8003c3c:	230c      	movs	r3, #12
 8003c3e:	603b      	str	r3, [r7, #0]
 8003c40:	f04f 30ff 	mov.w	r0, #4294967295
 8003c44:	b01d      	add	sp, #116	@ 0x74
 8003c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c4a:	2340      	movs	r3, #64	@ 0x40
 8003c4c:	616b      	str	r3, [r5, #20]
 8003c4e:	2300      	movs	r3, #0
 8003c50:	9309      	str	r3, [sp, #36]	@ 0x24
 8003c52:	2320      	movs	r3, #32
 8003c54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003c58:	f8cd 800c 	str.w	r8, [sp, #12]
 8003c5c:	2330      	movs	r3, #48	@ 0x30
 8003c5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003dfc <_svfiprintf_r+0x1e4>
 8003c62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003c66:	f04f 0901 	mov.w	r9, #1
 8003c6a:	4623      	mov	r3, r4
 8003c6c:	469a      	mov	sl, r3
 8003c6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c72:	b10a      	cbz	r2, 8003c78 <_svfiprintf_r+0x60>
 8003c74:	2a25      	cmp	r2, #37	@ 0x25
 8003c76:	d1f9      	bne.n	8003c6c <_svfiprintf_r+0x54>
 8003c78:	ebba 0b04 	subs.w	fp, sl, r4
 8003c7c:	d00b      	beq.n	8003c96 <_svfiprintf_r+0x7e>
 8003c7e:	465b      	mov	r3, fp
 8003c80:	4622      	mov	r2, r4
 8003c82:	4629      	mov	r1, r5
 8003c84:	4638      	mov	r0, r7
 8003c86:	f7ff ff6b 	bl	8003b60 <__ssputs_r>
 8003c8a:	3001      	adds	r0, #1
 8003c8c:	f000 80a7 	beq.w	8003dde <_svfiprintf_r+0x1c6>
 8003c90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c92:	445a      	add	r2, fp
 8003c94:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c96:	f89a 3000 	ldrb.w	r3, [sl]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	f000 809f 	beq.w	8003dde <_svfiprintf_r+0x1c6>
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003caa:	f10a 0a01 	add.w	sl, sl, #1
 8003cae:	9304      	str	r3, [sp, #16]
 8003cb0:	9307      	str	r3, [sp, #28]
 8003cb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003cb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8003cb8:	4654      	mov	r4, sl
 8003cba:	2205      	movs	r2, #5
 8003cbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cc0:	484e      	ldr	r0, [pc, #312]	@ (8003dfc <_svfiprintf_r+0x1e4>)
 8003cc2:	f7fc fab5 	bl	8000230 <memchr>
 8003cc6:	9a04      	ldr	r2, [sp, #16]
 8003cc8:	b9d8      	cbnz	r0, 8003d02 <_svfiprintf_r+0xea>
 8003cca:	06d0      	lsls	r0, r2, #27
 8003ccc:	bf44      	itt	mi
 8003cce:	2320      	movmi	r3, #32
 8003cd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003cd4:	0711      	lsls	r1, r2, #28
 8003cd6:	bf44      	itt	mi
 8003cd8:	232b      	movmi	r3, #43	@ 0x2b
 8003cda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003cde:	f89a 3000 	ldrb.w	r3, [sl]
 8003ce2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ce4:	d015      	beq.n	8003d12 <_svfiprintf_r+0xfa>
 8003ce6:	9a07      	ldr	r2, [sp, #28]
 8003ce8:	4654      	mov	r4, sl
 8003cea:	2000      	movs	r0, #0
 8003cec:	f04f 0c0a 	mov.w	ip, #10
 8003cf0:	4621      	mov	r1, r4
 8003cf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003cf6:	3b30      	subs	r3, #48	@ 0x30
 8003cf8:	2b09      	cmp	r3, #9
 8003cfa:	d94b      	bls.n	8003d94 <_svfiprintf_r+0x17c>
 8003cfc:	b1b0      	cbz	r0, 8003d2c <_svfiprintf_r+0x114>
 8003cfe:	9207      	str	r2, [sp, #28]
 8003d00:	e014      	b.n	8003d2c <_svfiprintf_r+0x114>
 8003d02:	eba0 0308 	sub.w	r3, r0, r8
 8003d06:	fa09 f303 	lsl.w	r3, r9, r3
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	9304      	str	r3, [sp, #16]
 8003d0e:	46a2      	mov	sl, r4
 8003d10:	e7d2      	b.n	8003cb8 <_svfiprintf_r+0xa0>
 8003d12:	9b03      	ldr	r3, [sp, #12]
 8003d14:	1d19      	adds	r1, r3, #4
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	9103      	str	r1, [sp, #12]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	bfbb      	ittet	lt
 8003d1e:	425b      	neglt	r3, r3
 8003d20:	f042 0202 	orrlt.w	r2, r2, #2
 8003d24:	9307      	strge	r3, [sp, #28]
 8003d26:	9307      	strlt	r3, [sp, #28]
 8003d28:	bfb8      	it	lt
 8003d2a:	9204      	strlt	r2, [sp, #16]
 8003d2c:	7823      	ldrb	r3, [r4, #0]
 8003d2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003d30:	d10a      	bne.n	8003d48 <_svfiprintf_r+0x130>
 8003d32:	7863      	ldrb	r3, [r4, #1]
 8003d34:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d36:	d132      	bne.n	8003d9e <_svfiprintf_r+0x186>
 8003d38:	9b03      	ldr	r3, [sp, #12]
 8003d3a:	1d1a      	adds	r2, r3, #4
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	9203      	str	r2, [sp, #12]
 8003d40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003d44:	3402      	adds	r4, #2
 8003d46:	9305      	str	r3, [sp, #20]
 8003d48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003e0c <_svfiprintf_r+0x1f4>
 8003d4c:	7821      	ldrb	r1, [r4, #0]
 8003d4e:	2203      	movs	r2, #3
 8003d50:	4650      	mov	r0, sl
 8003d52:	f7fc fa6d 	bl	8000230 <memchr>
 8003d56:	b138      	cbz	r0, 8003d68 <_svfiprintf_r+0x150>
 8003d58:	9b04      	ldr	r3, [sp, #16]
 8003d5a:	eba0 000a 	sub.w	r0, r0, sl
 8003d5e:	2240      	movs	r2, #64	@ 0x40
 8003d60:	4082      	lsls	r2, r0
 8003d62:	4313      	orrs	r3, r2
 8003d64:	3401      	adds	r4, #1
 8003d66:	9304      	str	r3, [sp, #16]
 8003d68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d6c:	4824      	ldr	r0, [pc, #144]	@ (8003e00 <_svfiprintf_r+0x1e8>)
 8003d6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d72:	2206      	movs	r2, #6
 8003d74:	f7fc fa5c 	bl	8000230 <memchr>
 8003d78:	2800      	cmp	r0, #0
 8003d7a:	d036      	beq.n	8003dea <_svfiprintf_r+0x1d2>
 8003d7c:	4b21      	ldr	r3, [pc, #132]	@ (8003e04 <_svfiprintf_r+0x1ec>)
 8003d7e:	bb1b      	cbnz	r3, 8003dc8 <_svfiprintf_r+0x1b0>
 8003d80:	9b03      	ldr	r3, [sp, #12]
 8003d82:	3307      	adds	r3, #7
 8003d84:	f023 0307 	bic.w	r3, r3, #7
 8003d88:	3308      	adds	r3, #8
 8003d8a:	9303      	str	r3, [sp, #12]
 8003d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d8e:	4433      	add	r3, r6
 8003d90:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d92:	e76a      	b.n	8003c6a <_svfiprintf_r+0x52>
 8003d94:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d98:	460c      	mov	r4, r1
 8003d9a:	2001      	movs	r0, #1
 8003d9c:	e7a8      	b.n	8003cf0 <_svfiprintf_r+0xd8>
 8003d9e:	2300      	movs	r3, #0
 8003da0:	3401      	adds	r4, #1
 8003da2:	9305      	str	r3, [sp, #20]
 8003da4:	4619      	mov	r1, r3
 8003da6:	f04f 0c0a 	mov.w	ip, #10
 8003daa:	4620      	mov	r0, r4
 8003dac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003db0:	3a30      	subs	r2, #48	@ 0x30
 8003db2:	2a09      	cmp	r2, #9
 8003db4:	d903      	bls.n	8003dbe <_svfiprintf_r+0x1a6>
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d0c6      	beq.n	8003d48 <_svfiprintf_r+0x130>
 8003dba:	9105      	str	r1, [sp, #20]
 8003dbc:	e7c4      	b.n	8003d48 <_svfiprintf_r+0x130>
 8003dbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8003dc2:	4604      	mov	r4, r0
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e7f0      	b.n	8003daa <_svfiprintf_r+0x192>
 8003dc8:	ab03      	add	r3, sp, #12
 8003dca:	9300      	str	r3, [sp, #0]
 8003dcc:	462a      	mov	r2, r5
 8003dce:	4b0e      	ldr	r3, [pc, #56]	@ (8003e08 <_svfiprintf_r+0x1f0>)
 8003dd0:	a904      	add	r1, sp, #16
 8003dd2:	4638      	mov	r0, r7
 8003dd4:	f3af 8000 	nop.w
 8003dd8:	1c42      	adds	r2, r0, #1
 8003dda:	4606      	mov	r6, r0
 8003ddc:	d1d6      	bne.n	8003d8c <_svfiprintf_r+0x174>
 8003dde:	89ab      	ldrh	r3, [r5, #12]
 8003de0:	065b      	lsls	r3, r3, #25
 8003de2:	f53f af2d 	bmi.w	8003c40 <_svfiprintf_r+0x28>
 8003de6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003de8:	e72c      	b.n	8003c44 <_svfiprintf_r+0x2c>
 8003dea:	ab03      	add	r3, sp, #12
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	462a      	mov	r2, r5
 8003df0:	4b05      	ldr	r3, [pc, #20]	@ (8003e08 <_svfiprintf_r+0x1f0>)
 8003df2:	a904      	add	r1, sp, #16
 8003df4:	4638      	mov	r0, r7
 8003df6:	f000 f879 	bl	8003eec <_printf_i>
 8003dfa:	e7ed      	b.n	8003dd8 <_svfiprintf_r+0x1c0>
 8003dfc:	080042bc 	.word	0x080042bc
 8003e00:	080042c6 	.word	0x080042c6
 8003e04:	00000000 	.word	0x00000000
 8003e08:	08003b61 	.word	0x08003b61
 8003e0c:	080042c2 	.word	0x080042c2

08003e10 <_printf_common>:
 8003e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e14:	4616      	mov	r6, r2
 8003e16:	4698      	mov	r8, r3
 8003e18:	688a      	ldr	r2, [r1, #8]
 8003e1a:	690b      	ldr	r3, [r1, #16]
 8003e1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e20:	4293      	cmp	r3, r2
 8003e22:	bfb8      	it	lt
 8003e24:	4613      	movlt	r3, r2
 8003e26:	6033      	str	r3, [r6, #0]
 8003e28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e2c:	4607      	mov	r7, r0
 8003e2e:	460c      	mov	r4, r1
 8003e30:	b10a      	cbz	r2, 8003e36 <_printf_common+0x26>
 8003e32:	3301      	adds	r3, #1
 8003e34:	6033      	str	r3, [r6, #0]
 8003e36:	6823      	ldr	r3, [r4, #0]
 8003e38:	0699      	lsls	r1, r3, #26
 8003e3a:	bf42      	ittt	mi
 8003e3c:	6833      	ldrmi	r3, [r6, #0]
 8003e3e:	3302      	addmi	r3, #2
 8003e40:	6033      	strmi	r3, [r6, #0]
 8003e42:	6825      	ldr	r5, [r4, #0]
 8003e44:	f015 0506 	ands.w	r5, r5, #6
 8003e48:	d106      	bne.n	8003e58 <_printf_common+0x48>
 8003e4a:	f104 0a19 	add.w	sl, r4, #25
 8003e4e:	68e3      	ldr	r3, [r4, #12]
 8003e50:	6832      	ldr	r2, [r6, #0]
 8003e52:	1a9b      	subs	r3, r3, r2
 8003e54:	42ab      	cmp	r3, r5
 8003e56:	dc26      	bgt.n	8003ea6 <_printf_common+0x96>
 8003e58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e5c:	6822      	ldr	r2, [r4, #0]
 8003e5e:	3b00      	subs	r3, #0
 8003e60:	bf18      	it	ne
 8003e62:	2301      	movne	r3, #1
 8003e64:	0692      	lsls	r2, r2, #26
 8003e66:	d42b      	bmi.n	8003ec0 <_printf_common+0xb0>
 8003e68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e6c:	4641      	mov	r1, r8
 8003e6e:	4638      	mov	r0, r7
 8003e70:	47c8      	blx	r9
 8003e72:	3001      	adds	r0, #1
 8003e74:	d01e      	beq.n	8003eb4 <_printf_common+0xa4>
 8003e76:	6823      	ldr	r3, [r4, #0]
 8003e78:	6922      	ldr	r2, [r4, #16]
 8003e7a:	f003 0306 	and.w	r3, r3, #6
 8003e7e:	2b04      	cmp	r3, #4
 8003e80:	bf02      	ittt	eq
 8003e82:	68e5      	ldreq	r5, [r4, #12]
 8003e84:	6833      	ldreq	r3, [r6, #0]
 8003e86:	1aed      	subeq	r5, r5, r3
 8003e88:	68a3      	ldr	r3, [r4, #8]
 8003e8a:	bf0c      	ite	eq
 8003e8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e90:	2500      	movne	r5, #0
 8003e92:	4293      	cmp	r3, r2
 8003e94:	bfc4      	itt	gt
 8003e96:	1a9b      	subgt	r3, r3, r2
 8003e98:	18ed      	addgt	r5, r5, r3
 8003e9a:	2600      	movs	r6, #0
 8003e9c:	341a      	adds	r4, #26
 8003e9e:	42b5      	cmp	r5, r6
 8003ea0:	d11a      	bne.n	8003ed8 <_printf_common+0xc8>
 8003ea2:	2000      	movs	r0, #0
 8003ea4:	e008      	b.n	8003eb8 <_printf_common+0xa8>
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	4652      	mov	r2, sl
 8003eaa:	4641      	mov	r1, r8
 8003eac:	4638      	mov	r0, r7
 8003eae:	47c8      	blx	r9
 8003eb0:	3001      	adds	r0, #1
 8003eb2:	d103      	bne.n	8003ebc <_printf_common+0xac>
 8003eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ebc:	3501      	adds	r5, #1
 8003ebe:	e7c6      	b.n	8003e4e <_printf_common+0x3e>
 8003ec0:	18e1      	adds	r1, r4, r3
 8003ec2:	1c5a      	adds	r2, r3, #1
 8003ec4:	2030      	movs	r0, #48	@ 0x30
 8003ec6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003eca:	4422      	add	r2, r4
 8003ecc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ed0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ed4:	3302      	adds	r3, #2
 8003ed6:	e7c7      	b.n	8003e68 <_printf_common+0x58>
 8003ed8:	2301      	movs	r3, #1
 8003eda:	4622      	mov	r2, r4
 8003edc:	4641      	mov	r1, r8
 8003ede:	4638      	mov	r0, r7
 8003ee0:	47c8      	blx	r9
 8003ee2:	3001      	adds	r0, #1
 8003ee4:	d0e6      	beq.n	8003eb4 <_printf_common+0xa4>
 8003ee6:	3601      	adds	r6, #1
 8003ee8:	e7d9      	b.n	8003e9e <_printf_common+0x8e>
	...

08003eec <_printf_i>:
 8003eec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ef0:	7e0f      	ldrb	r7, [r1, #24]
 8003ef2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ef4:	2f78      	cmp	r7, #120	@ 0x78
 8003ef6:	4691      	mov	r9, r2
 8003ef8:	4680      	mov	r8, r0
 8003efa:	460c      	mov	r4, r1
 8003efc:	469a      	mov	sl, r3
 8003efe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f02:	d807      	bhi.n	8003f14 <_printf_i+0x28>
 8003f04:	2f62      	cmp	r7, #98	@ 0x62
 8003f06:	d80a      	bhi.n	8003f1e <_printf_i+0x32>
 8003f08:	2f00      	cmp	r7, #0
 8003f0a:	f000 80d2 	beq.w	80040b2 <_printf_i+0x1c6>
 8003f0e:	2f58      	cmp	r7, #88	@ 0x58
 8003f10:	f000 80b9 	beq.w	8004086 <_printf_i+0x19a>
 8003f14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f1c:	e03a      	b.n	8003f94 <_printf_i+0xa8>
 8003f1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f22:	2b15      	cmp	r3, #21
 8003f24:	d8f6      	bhi.n	8003f14 <_printf_i+0x28>
 8003f26:	a101      	add	r1, pc, #4	@ (adr r1, 8003f2c <_printf_i+0x40>)
 8003f28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f2c:	08003f85 	.word	0x08003f85
 8003f30:	08003f99 	.word	0x08003f99
 8003f34:	08003f15 	.word	0x08003f15
 8003f38:	08003f15 	.word	0x08003f15
 8003f3c:	08003f15 	.word	0x08003f15
 8003f40:	08003f15 	.word	0x08003f15
 8003f44:	08003f99 	.word	0x08003f99
 8003f48:	08003f15 	.word	0x08003f15
 8003f4c:	08003f15 	.word	0x08003f15
 8003f50:	08003f15 	.word	0x08003f15
 8003f54:	08003f15 	.word	0x08003f15
 8003f58:	08004099 	.word	0x08004099
 8003f5c:	08003fc3 	.word	0x08003fc3
 8003f60:	08004053 	.word	0x08004053
 8003f64:	08003f15 	.word	0x08003f15
 8003f68:	08003f15 	.word	0x08003f15
 8003f6c:	080040bb 	.word	0x080040bb
 8003f70:	08003f15 	.word	0x08003f15
 8003f74:	08003fc3 	.word	0x08003fc3
 8003f78:	08003f15 	.word	0x08003f15
 8003f7c:	08003f15 	.word	0x08003f15
 8003f80:	0800405b 	.word	0x0800405b
 8003f84:	6833      	ldr	r3, [r6, #0]
 8003f86:	1d1a      	adds	r2, r3, #4
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	6032      	str	r2, [r6, #0]
 8003f8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f94:	2301      	movs	r3, #1
 8003f96:	e09d      	b.n	80040d4 <_printf_i+0x1e8>
 8003f98:	6833      	ldr	r3, [r6, #0]
 8003f9a:	6820      	ldr	r0, [r4, #0]
 8003f9c:	1d19      	adds	r1, r3, #4
 8003f9e:	6031      	str	r1, [r6, #0]
 8003fa0:	0606      	lsls	r6, r0, #24
 8003fa2:	d501      	bpl.n	8003fa8 <_printf_i+0xbc>
 8003fa4:	681d      	ldr	r5, [r3, #0]
 8003fa6:	e003      	b.n	8003fb0 <_printf_i+0xc4>
 8003fa8:	0645      	lsls	r5, r0, #25
 8003faa:	d5fb      	bpl.n	8003fa4 <_printf_i+0xb8>
 8003fac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003fb0:	2d00      	cmp	r5, #0
 8003fb2:	da03      	bge.n	8003fbc <_printf_i+0xd0>
 8003fb4:	232d      	movs	r3, #45	@ 0x2d
 8003fb6:	426d      	negs	r5, r5
 8003fb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fbc:	4859      	ldr	r0, [pc, #356]	@ (8004124 <_printf_i+0x238>)
 8003fbe:	230a      	movs	r3, #10
 8003fc0:	e011      	b.n	8003fe6 <_printf_i+0xfa>
 8003fc2:	6821      	ldr	r1, [r4, #0]
 8003fc4:	6833      	ldr	r3, [r6, #0]
 8003fc6:	0608      	lsls	r0, r1, #24
 8003fc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8003fcc:	d402      	bmi.n	8003fd4 <_printf_i+0xe8>
 8003fce:	0649      	lsls	r1, r1, #25
 8003fd0:	bf48      	it	mi
 8003fd2:	b2ad      	uxthmi	r5, r5
 8003fd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8003fd6:	4853      	ldr	r0, [pc, #332]	@ (8004124 <_printf_i+0x238>)
 8003fd8:	6033      	str	r3, [r6, #0]
 8003fda:	bf14      	ite	ne
 8003fdc:	230a      	movne	r3, #10
 8003fde:	2308      	moveq	r3, #8
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003fe6:	6866      	ldr	r6, [r4, #4]
 8003fe8:	60a6      	str	r6, [r4, #8]
 8003fea:	2e00      	cmp	r6, #0
 8003fec:	bfa2      	ittt	ge
 8003fee:	6821      	ldrge	r1, [r4, #0]
 8003ff0:	f021 0104 	bicge.w	r1, r1, #4
 8003ff4:	6021      	strge	r1, [r4, #0]
 8003ff6:	b90d      	cbnz	r5, 8003ffc <_printf_i+0x110>
 8003ff8:	2e00      	cmp	r6, #0
 8003ffa:	d04b      	beq.n	8004094 <_printf_i+0x1a8>
 8003ffc:	4616      	mov	r6, r2
 8003ffe:	fbb5 f1f3 	udiv	r1, r5, r3
 8004002:	fb03 5711 	mls	r7, r3, r1, r5
 8004006:	5dc7      	ldrb	r7, [r0, r7]
 8004008:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800400c:	462f      	mov	r7, r5
 800400e:	42bb      	cmp	r3, r7
 8004010:	460d      	mov	r5, r1
 8004012:	d9f4      	bls.n	8003ffe <_printf_i+0x112>
 8004014:	2b08      	cmp	r3, #8
 8004016:	d10b      	bne.n	8004030 <_printf_i+0x144>
 8004018:	6823      	ldr	r3, [r4, #0]
 800401a:	07df      	lsls	r7, r3, #31
 800401c:	d508      	bpl.n	8004030 <_printf_i+0x144>
 800401e:	6923      	ldr	r3, [r4, #16]
 8004020:	6861      	ldr	r1, [r4, #4]
 8004022:	4299      	cmp	r1, r3
 8004024:	bfde      	ittt	le
 8004026:	2330      	movle	r3, #48	@ 0x30
 8004028:	f806 3c01 	strble.w	r3, [r6, #-1]
 800402c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004030:	1b92      	subs	r2, r2, r6
 8004032:	6122      	str	r2, [r4, #16]
 8004034:	f8cd a000 	str.w	sl, [sp]
 8004038:	464b      	mov	r3, r9
 800403a:	aa03      	add	r2, sp, #12
 800403c:	4621      	mov	r1, r4
 800403e:	4640      	mov	r0, r8
 8004040:	f7ff fee6 	bl	8003e10 <_printf_common>
 8004044:	3001      	adds	r0, #1
 8004046:	d14a      	bne.n	80040de <_printf_i+0x1f2>
 8004048:	f04f 30ff 	mov.w	r0, #4294967295
 800404c:	b004      	add	sp, #16
 800404e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004052:	6823      	ldr	r3, [r4, #0]
 8004054:	f043 0320 	orr.w	r3, r3, #32
 8004058:	6023      	str	r3, [r4, #0]
 800405a:	4833      	ldr	r0, [pc, #204]	@ (8004128 <_printf_i+0x23c>)
 800405c:	2778      	movs	r7, #120	@ 0x78
 800405e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004062:	6823      	ldr	r3, [r4, #0]
 8004064:	6831      	ldr	r1, [r6, #0]
 8004066:	061f      	lsls	r7, r3, #24
 8004068:	f851 5b04 	ldr.w	r5, [r1], #4
 800406c:	d402      	bmi.n	8004074 <_printf_i+0x188>
 800406e:	065f      	lsls	r7, r3, #25
 8004070:	bf48      	it	mi
 8004072:	b2ad      	uxthmi	r5, r5
 8004074:	6031      	str	r1, [r6, #0]
 8004076:	07d9      	lsls	r1, r3, #31
 8004078:	bf44      	itt	mi
 800407a:	f043 0320 	orrmi.w	r3, r3, #32
 800407e:	6023      	strmi	r3, [r4, #0]
 8004080:	b11d      	cbz	r5, 800408a <_printf_i+0x19e>
 8004082:	2310      	movs	r3, #16
 8004084:	e7ac      	b.n	8003fe0 <_printf_i+0xf4>
 8004086:	4827      	ldr	r0, [pc, #156]	@ (8004124 <_printf_i+0x238>)
 8004088:	e7e9      	b.n	800405e <_printf_i+0x172>
 800408a:	6823      	ldr	r3, [r4, #0]
 800408c:	f023 0320 	bic.w	r3, r3, #32
 8004090:	6023      	str	r3, [r4, #0]
 8004092:	e7f6      	b.n	8004082 <_printf_i+0x196>
 8004094:	4616      	mov	r6, r2
 8004096:	e7bd      	b.n	8004014 <_printf_i+0x128>
 8004098:	6833      	ldr	r3, [r6, #0]
 800409a:	6825      	ldr	r5, [r4, #0]
 800409c:	6961      	ldr	r1, [r4, #20]
 800409e:	1d18      	adds	r0, r3, #4
 80040a0:	6030      	str	r0, [r6, #0]
 80040a2:	062e      	lsls	r6, r5, #24
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	d501      	bpl.n	80040ac <_printf_i+0x1c0>
 80040a8:	6019      	str	r1, [r3, #0]
 80040aa:	e002      	b.n	80040b2 <_printf_i+0x1c6>
 80040ac:	0668      	lsls	r0, r5, #25
 80040ae:	d5fb      	bpl.n	80040a8 <_printf_i+0x1bc>
 80040b0:	8019      	strh	r1, [r3, #0]
 80040b2:	2300      	movs	r3, #0
 80040b4:	6123      	str	r3, [r4, #16]
 80040b6:	4616      	mov	r6, r2
 80040b8:	e7bc      	b.n	8004034 <_printf_i+0x148>
 80040ba:	6833      	ldr	r3, [r6, #0]
 80040bc:	1d1a      	adds	r2, r3, #4
 80040be:	6032      	str	r2, [r6, #0]
 80040c0:	681e      	ldr	r6, [r3, #0]
 80040c2:	6862      	ldr	r2, [r4, #4]
 80040c4:	2100      	movs	r1, #0
 80040c6:	4630      	mov	r0, r6
 80040c8:	f7fc f8b2 	bl	8000230 <memchr>
 80040cc:	b108      	cbz	r0, 80040d2 <_printf_i+0x1e6>
 80040ce:	1b80      	subs	r0, r0, r6
 80040d0:	6060      	str	r0, [r4, #4]
 80040d2:	6863      	ldr	r3, [r4, #4]
 80040d4:	6123      	str	r3, [r4, #16]
 80040d6:	2300      	movs	r3, #0
 80040d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040dc:	e7aa      	b.n	8004034 <_printf_i+0x148>
 80040de:	6923      	ldr	r3, [r4, #16]
 80040e0:	4632      	mov	r2, r6
 80040e2:	4649      	mov	r1, r9
 80040e4:	4640      	mov	r0, r8
 80040e6:	47d0      	blx	sl
 80040e8:	3001      	adds	r0, #1
 80040ea:	d0ad      	beq.n	8004048 <_printf_i+0x15c>
 80040ec:	6823      	ldr	r3, [r4, #0]
 80040ee:	079b      	lsls	r3, r3, #30
 80040f0:	d413      	bmi.n	800411a <_printf_i+0x22e>
 80040f2:	68e0      	ldr	r0, [r4, #12]
 80040f4:	9b03      	ldr	r3, [sp, #12]
 80040f6:	4298      	cmp	r0, r3
 80040f8:	bfb8      	it	lt
 80040fa:	4618      	movlt	r0, r3
 80040fc:	e7a6      	b.n	800404c <_printf_i+0x160>
 80040fe:	2301      	movs	r3, #1
 8004100:	4632      	mov	r2, r6
 8004102:	4649      	mov	r1, r9
 8004104:	4640      	mov	r0, r8
 8004106:	47d0      	blx	sl
 8004108:	3001      	adds	r0, #1
 800410a:	d09d      	beq.n	8004048 <_printf_i+0x15c>
 800410c:	3501      	adds	r5, #1
 800410e:	68e3      	ldr	r3, [r4, #12]
 8004110:	9903      	ldr	r1, [sp, #12]
 8004112:	1a5b      	subs	r3, r3, r1
 8004114:	42ab      	cmp	r3, r5
 8004116:	dcf2      	bgt.n	80040fe <_printf_i+0x212>
 8004118:	e7eb      	b.n	80040f2 <_printf_i+0x206>
 800411a:	2500      	movs	r5, #0
 800411c:	f104 0619 	add.w	r6, r4, #25
 8004120:	e7f5      	b.n	800410e <_printf_i+0x222>
 8004122:	bf00      	nop
 8004124:	080042cd 	.word	0x080042cd
 8004128:	080042de 	.word	0x080042de

0800412c <memmove>:
 800412c:	4288      	cmp	r0, r1
 800412e:	b510      	push	{r4, lr}
 8004130:	eb01 0402 	add.w	r4, r1, r2
 8004134:	d902      	bls.n	800413c <memmove+0x10>
 8004136:	4284      	cmp	r4, r0
 8004138:	4623      	mov	r3, r4
 800413a:	d807      	bhi.n	800414c <memmove+0x20>
 800413c:	1e43      	subs	r3, r0, #1
 800413e:	42a1      	cmp	r1, r4
 8004140:	d008      	beq.n	8004154 <memmove+0x28>
 8004142:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004146:	f803 2f01 	strb.w	r2, [r3, #1]!
 800414a:	e7f8      	b.n	800413e <memmove+0x12>
 800414c:	4402      	add	r2, r0
 800414e:	4601      	mov	r1, r0
 8004150:	428a      	cmp	r2, r1
 8004152:	d100      	bne.n	8004156 <memmove+0x2a>
 8004154:	bd10      	pop	{r4, pc}
 8004156:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800415a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800415e:	e7f7      	b.n	8004150 <memmove+0x24>

08004160 <_sbrk_r>:
 8004160:	b538      	push	{r3, r4, r5, lr}
 8004162:	4d06      	ldr	r5, [pc, #24]	@ (800417c <_sbrk_r+0x1c>)
 8004164:	2300      	movs	r3, #0
 8004166:	4604      	mov	r4, r0
 8004168:	4608      	mov	r0, r1
 800416a:	602b      	str	r3, [r5, #0]
 800416c:	f7fc fd90 	bl	8000c90 <_sbrk>
 8004170:	1c43      	adds	r3, r0, #1
 8004172:	d102      	bne.n	800417a <_sbrk_r+0x1a>
 8004174:	682b      	ldr	r3, [r5, #0]
 8004176:	b103      	cbz	r3, 800417a <_sbrk_r+0x1a>
 8004178:	6023      	str	r3, [r4, #0]
 800417a:	bd38      	pop	{r3, r4, r5, pc}
 800417c:	20000378 	.word	0x20000378

08004180 <memcpy>:
 8004180:	440a      	add	r2, r1
 8004182:	4291      	cmp	r1, r2
 8004184:	f100 33ff 	add.w	r3, r0, #4294967295
 8004188:	d100      	bne.n	800418c <memcpy+0xc>
 800418a:	4770      	bx	lr
 800418c:	b510      	push	{r4, lr}
 800418e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004192:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004196:	4291      	cmp	r1, r2
 8004198:	d1f9      	bne.n	800418e <memcpy+0xe>
 800419a:	bd10      	pop	{r4, pc}

0800419c <_realloc_r>:
 800419c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041a0:	4680      	mov	r8, r0
 80041a2:	4615      	mov	r5, r2
 80041a4:	460c      	mov	r4, r1
 80041a6:	b921      	cbnz	r1, 80041b2 <_realloc_r+0x16>
 80041a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80041ac:	4611      	mov	r1, r2
 80041ae:	f7ff bc4b 	b.w	8003a48 <_malloc_r>
 80041b2:	b92a      	cbnz	r2, 80041c0 <_realloc_r+0x24>
 80041b4:	f7ff fbdc 	bl	8003970 <_free_r>
 80041b8:	2400      	movs	r4, #0
 80041ba:	4620      	mov	r0, r4
 80041bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041c0:	f000 f81a 	bl	80041f8 <_malloc_usable_size_r>
 80041c4:	4285      	cmp	r5, r0
 80041c6:	4606      	mov	r6, r0
 80041c8:	d802      	bhi.n	80041d0 <_realloc_r+0x34>
 80041ca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80041ce:	d8f4      	bhi.n	80041ba <_realloc_r+0x1e>
 80041d0:	4629      	mov	r1, r5
 80041d2:	4640      	mov	r0, r8
 80041d4:	f7ff fc38 	bl	8003a48 <_malloc_r>
 80041d8:	4607      	mov	r7, r0
 80041da:	2800      	cmp	r0, #0
 80041dc:	d0ec      	beq.n	80041b8 <_realloc_r+0x1c>
 80041de:	42b5      	cmp	r5, r6
 80041e0:	462a      	mov	r2, r5
 80041e2:	4621      	mov	r1, r4
 80041e4:	bf28      	it	cs
 80041e6:	4632      	movcs	r2, r6
 80041e8:	f7ff ffca 	bl	8004180 <memcpy>
 80041ec:	4621      	mov	r1, r4
 80041ee:	4640      	mov	r0, r8
 80041f0:	f7ff fbbe 	bl	8003970 <_free_r>
 80041f4:	463c      	mov	r4, r7
 80041f6:	e7e0      	b.n	80041ba <_realloc_r+0x1e>

080041f8 <_malloc_usable_size_r>:
 80041f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041fc:	1f18      	subs	r0, r3, #4
 80041fe:	2b00      	cmp	r3, #0
 8004200:	bfbc      	itt	lt
 8004202:	580b      	ldrlt	r3, [r1, r0]
 8004204:	18c0      	addlt	r0, r0, r3
 8004206:	4770      	bx	lr

08004208 <_init>:
 8004208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800420a:	bf00      	nop
 800420c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800420e:	bc08      	pop	{r3}
 8004210:	469e      	mov	lr, r3
 8004212:	4770      	bx	lr

08004214 <_fini>:
 8004214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004216:	bf00      	nop
 8004218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800421a:	bc08      	pop	{r3}
 800421c:	469e      	mov	lr, r3
 800421e:	4770      	bx	lr
