circuit AllToAllController :
  module AllToAllController :
    input clock : Clock
    input reset : UInt<1>
    output io : { processor : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { inst : { funct : UInt<7>, rs2 : UInt<5>, rs1 : UInt<5>, xd : UInt<1>, xs1 : UInt<1>, xs2 : UInt<1>, rd : UInt<5>, opcode : UInt<7>}, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { rd : UInt<5>, data : UInt<64>}}, busy : UInt<1>, interrupt : UInt<1>, flip exception : UInt<1>}, flip mesh : { flip cmd : { flip ready : UInt<1>, valid : UInt<1>, bits : { load : UInt<1>, store : UInt<1>, doAllToAll : UInt<1>, rs1 : UInt<64>, rs2 : UInt<64>}}, resp : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>}}, busy : UInt<1>}}

    reg state : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[AllToAllController.scala 37:22]
    reg rd_address : UInt<5>, clock with :
      reset => (UInt<1>("h0"), rd_address) @[AllToAllController.scala 44:23]
    node _T = eq(io.processor.resp.ready, UInt<1>("h0")) @[AllToAllController.scala 48:20]
    node stall_resp = and(_T, io.mesh.resp.valid) @[AllToAllController.scala 48:33]
    io.processor.interrupt <= UInt<1>("h0") @[AllToAllController.scala 51:26]
    io.mesh.cmd.bits.rs1 <= io.processor.cmd.bits.rs1 @[AllToAllController.scala 54:24]
    io.mesh.cmd.bits.rs2 <= io.processor.cmd.bits.rs2 @[AllToAllController.scala 55:24]
    io.processor.resp.bits.data <= io.mesh.resp.bits.data @[AllToAllController.scala 58:19]
    node _T_1 = and(io.processor.cmd.valid, io.processor.cmd.ready) @[AllToAllController.scala 65:34]
    node _T_2 = eq(io.processor.cmd.bits.inst.opcode, UInt<4>("hb")) @[AllToAllController.scala 65:74]
    node _T_3 = and(_T_1, _T_2) @[AllToAllController.scala 65:48]
    node _T_4 = eq(io.processor.cmd.bits.inst.funct, UInt<2>("h3")) @[AllToAllController.scala 65:117]
    node action_signal = and(_T_3, _T_4) @[AllToAllController.scala 65:92]
    node _T_5 = and(io.processor.cmd.valid, io.processor.cmd.ready) @[AllToAllController.scala 69:28]
    node _T_6 = eq(io.processor.cmd.bits.inst.opcode, UInt<4>("hb")) @[AllToAllController.scala 69:68]
    node mem_cmd = and(_T_5, _T_6) @[AllToAllController.scala 69:42]
    node load_signal = eq(io.processor.cmd.bits.inst.funct, UInt<1>("h1")) @[AllToAllController.scala 71:42]
    node store_signal = eq(io.processor.cmd.bits.inst.funct, UInt<2>("h2")) @[AllToAllController.scala 73:43]
    io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 76:21]
    node _T_7 = and(mem_cmd, load_signal) @[AllToAllController.scala 77:36]
    io.mesh.cmd.bits.load <= _T_7 @[AllToAllController.scala 77:25]
    node _T_8 = and(mem_cmd, store_signal) @[AllToAllController.scala 78:37]
    io.mesh.cmd.bits.store <= _T_8 @[AllToAllController.scala 78:26]
    io.mesh.cmd.bits.doAllToAll <= action_signal @[AllToAllController.scala 79:31]
    node _T_9 = eq(state, UInt<3>("h0")) @[AllToAllController.scala 81:14]
    when _T_9 : @[AllToAllController.scala 81:23]
      io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 83:23]
      io.processor.cmd.ready <= UInt<1>("h1") @[AllToAllController.scala 84:16]
      io.mesh.cmd.valid <= io.processor.cmd.valid @[AllToAllController.scala 85:23]
      io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 86:17]
      io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 87:24]
      io.processor.resp.bits.rd <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 88:31]
      rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 89:16]
      when action_signal : @[AllToAllController.scala 91:24]
        state <= UInt<3>("h1") @[AllToAllController.scala 92:13]
      else :
        node _T_10 = and(mem_cmd, load_signal) @[AllToAllController.scala 93:24]
        when _T_10 : @[AllToAllController.scala 93:39]
          state <= UInt<3>("h4") @[AllToAllController.scala 94:13]
        else :
          node _T_11 = and(mem_cmd, store_signal) @[AllToAllController.scala 95:24]
          when _T_11 : @[AllToAllController.scala 95:40]
            state <= UInt<3>("h5") @[AllToAllController.scala 96:13]
          else :
            state <= UInt<3>("h0") @[AllToAllController.scala 98:13]
    else :
      node _T_12 = eq(state, UInt<3>("h4")) @[AllToAllController.scala 101:20]
      when _T_12 : @[AllToAllController.scala 101:35]
        io.processor.busy <= stall_resp @[AllToAllController.scala 103:23]
        node _T_13 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 104:19]
        io.processor.cmd.ready <= _T_13 @[AllToAllController.scala 104:16]
        node _T_14 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 105:26]
        node _T_15 = and(_T_14, io.processor.cmd.valid) @[AllToAllController.scala 105:38]
        io.mesh.cmd.valid <= _T_15 @[AllToAllController.scala 105:23]
        io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 106:17]
        io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 107:24]
        io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 108:31]
        node _T_16 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 110:10]
        when _T_16 : @[AllToAllController.scala 110:22]
          rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 111:18]
        node _T_17 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 114:28]
        node _T_18 = and(action_signal, _T_17) @[AllToAllController.scala 114:25]
        when _T_18 : @[AllToAllController.scala 114:40]
          state <= UInt<3>("h1") @[AllToAllController.scala 115:13]
        else :
          node _T_19 = and(mem_cmd, load_signal) @[AllToAllController.scala 116:24]
          node _T_20 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 116:42]
          node _T_21 = and(_T_19, _T_20) @[AllToAllController.scala 116:39]
          when _T_21 : @[AllToAllController.scala 116:54]
            state <= UInt<3>("h4") @[AllToAllController.scala 117:13]
          else :
            node _T_22 = and(mem_cmd, store_signal) @[AllToAllController.scala 118:24]
            node _T_23 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 118:43]
            node _T_24 = and(_T_22, _T_23) @[AllToAllController.scala 118:40]
            when _T_24 : @[AllToAllController.scala 118:55]
              state <= UInt<3>("h5") @[AllToAllController.scala 119:13]
            else :
              when stall_resp : @[AllToAllController.scala 120:27]
                state <= UInt<3>("h7") @[AllToAllController.scala 121:13]
              else :
                state <= UInt<3>("h0") @[AllToAllController.scala 123:13]
      else :
        node _T_25 = eq(state, UInt<3>("h5")) @[AllToAllController.scala 126:20]
        when _T_25 : @[AllToAllController.scala 126:36]
          io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 128:23]
          io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 129:16]
          io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 130:23]
          io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 131:17]
          io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 132:24]
          io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 133:31]
          state <= UInt<3>("h6") @[AllToAllController.scala 135:11]
        else :
          node _T_26 = eq(state, UInt<3>("h6")) @[AllToAllController.scala 137:20]
          when _T_26 : @[AllToAllController.scala 137:35]
            io.processor.busy <= stall_resp @[AllToAllController.scala 139:23]
            node _T_27 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 140:19]
            io.processor.cmd.ready <= _T_27 @[AllToAllController.scala 140:16]
            node _T_28 = and(io.processor.cmd.valid, io.processor.cmd.valid) @[AllToAllController.scala 141:37]
            io.mesh.cmd.valid <= _T_28 @[AllToAllController.scala 141:23]
            io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 142:17]
            io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 143:24]
            io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 144:31]
            node _T_29 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 146:10]
            when _T_29 : @[AllToAllController.scala 146:22]
              rd_address <= io.processor.cmd.bits.inst.rd @[AllToAllController.scala 147:18]
            node _T_30 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 150:28]
            node _T_31 = and(action_signal, _T_30) @[AllToAllController.scala 150:25]
            when _T_31 : @[AllToAllController.scala 150:40]
              state <= UInt<3>("h1") @[AllToAllController.scala 151:13]
            else :
              node _T_32 = and(mem_cmd, load_signal) @[AllToAllController.scala 152:24]
              node _T_33 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 152:42]
              node _T_34 = and(_T_32, _T_33) @[AllToAllController.scala 152:39]
              when _T_34 : @[AllToAllController.scala 152:54]
                state <= UInt<3>("h4") @[AllToAllController.scala 153:13]
              else :
                node _T_35 = and(mem_cmd, store_signal) @[AllToAllController.scala 154:24]
                node _T_36 = eq(stall_resp, UInt<1>("h0")) @[AllToAllController.scala 154:43]
                node _T_37 = and(_T_35, _T_36) @[AllToAllController.scala 154:40]
                when _T_37 : @[AllToAllController.scala 154:55]
                  state <= UInt<3>("h5") @[AllToAllController.scala 155:13]
                else :
                  when stall_resp : @[AllToAllController.scala 156:27]
                    state <= UInt<3>("h7") @[AllToAllController.scala 157:13]
                  else :
                    state <= UInt<3>("h0") @[AllToAllController.scala 159:13]
          else :
            node _T_38 = eq(state, UInt<3>("h7")) @[AllToAllController.scala 162:20]
            when _T_38 : @[AllToAllController.scala 162:41]
              io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 164:23]
              io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 165:16]
              io.mesh.cmd.valid <= UInt<1>("h0") @[AllToAllController.scala 166:23]
              io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 167:17]
              io.mesh.resp.ready <= io.processor.resp.ready @[AllToAllController.scala 168:24]
              io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 169:31]
              when stall_resp : @[AllToAllController.scala 171:21]
                state <= UInt<3>("h7") @[AllToAllController.scala 172:13]
              else :
                state <= UInt<3>("h0") @[AllToAllController.scala 174:13]
            else :
              node _T_39 = eq(state, UInt<3>("h1")) @[AllToAllController.scala 177:20]
              when _T_39 : @[AllToAllController.scala 177:31]
                io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 179:23]
                io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 180:16]
                io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 181:24]
                io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 182:19]
                io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 183:17]
                state <= UInt<3>("h2") @[AllToAllController.scala 185:11]
              else :
                node _T_40 = eq(state, UInt<3>("h2")) @[AllToAllController.scala 187:20]
                when _T_40 : @[AllToAllController.scala 187:41]
                  io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 189:23]
                  io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 190:16]
                  io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 191:24]
                  io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 192:31]
                  io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 193:17]
                  when io.mesh.resp.valid : @[AllToAllController.scala 195:30]
                    state <= UInt<3>("h3") @[AllToAllController.scala 196:13]
                  else :
                    state <= UInt<3>("h2") @[AllToAllController.scala 198:13]
                else :
                  node _T_41 = eq(state, UInt<3>("h3")) @[AllToAllController.scala 201:20]
                  when _T_41 : @[AllToAllController.scala 201:36]
                    io.processor.busy <= UInt<1>("h1") @[AllToAllController.scala 203:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 204:16]
                    io.mesh.resp.ready <= UInt<1>("h1") @[AllToAllController.scala 205:24]
                    io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 206:31]
                    io.processor.resp.valid <= UInt<1>("h1") @[AllToAllController.scala 207:17]
                    node _T_42 = eq(io.processor.resp.ready, UInt<1>("h0")) @[AllToAllController.scala 209:10]
                    when _T_42 : @[AllToAllController.scala 209:23]
                      state <= UInt<3>("h3") @[AllToAllController.scala 210:13]
                    else :
                      state <= UInt<3>("h0") @[AllToAllController.scala 212:12]
                  else :
                    io.processor.busy <= UInt<1>("h0") @[AllToAllController.scala 217:23]
                    io.processor.cmd.ready <= UInt<1>("h0") @[AllToAllController.scala 218:16]
                    io.processor.resp.valid <= UInt<1>("h0") @[AllToAllController.scala 219:17]
                    io.mesh.resp.ready <= UInt<1>("h0") @[AllToAllController.scala 220:24]
                    io.processor.resp.bits.rd <= rd_address @[AllToAllController.scala 221:31]
                    state <= UInt<3>("h0") @[AllToAllController.scala 223:11]

