INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sim_1/new/Input_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Input_sim
