Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 18:56:50 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_17_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 Delay1No18_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.823ns (27.189%)  route 2.204ns (72.811%))
  Logic Levels:           8  (LUT5=5 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 6.631 - 4.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.253ns (routing 1.131ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.026ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=5696, routed)        2.253     3.204    Delay1No18_instance/clk_IBUF_BUFG
    SLICE_X129Y311       FDCE                                         r  Delay1No18_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y311       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.282 f  Delay1No18_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.381     3.663    Delay1No17_instance/Y_reg[33]_0[24]
    SLICE_X138Y312       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     3.752 r  Delay1No17_instance/shiftedFracY_d1[33]_i_5__0/O
                         net (fo=4, routed)           0.161     3.913    Delay1No17_instance/shiftedFracY_d1[33]_i_5__0_n_0
    SLICE_X134Y312       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.035 r  Delay1No17_instance/shiftedFracY_d1[49]_i_13__0/O
                         net (fo=3, routed)           0.098     4.133    Delay1No17_instance/shiftedFracY_d1[49]_i_13__0_n_0
    SLICE_X133Y312       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.258 r  Delay1No17_instance/shiftedFracY_d1[32]_i_13__0/O
                         net (fo=2, routed)           0.145     4.403    Delay1No17_instance/shiftedFracY_d1[32]_i_13__0_n_0
    SLICE_X135Y312       LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     4.513 r  Delay1No17_instance/shiftedFracY_d1[32]_i_7__0/O
                         net (fo=4, routed)           0.180     4.693    Delay1No17_instance/shiftedFracY_d1[32]_i_7__0_n_0
    SLICE_X136Y312       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     4.744 r  Delay1No17_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.405     5.149    Delay1No18_instance/shiftVal__5[0]
    SLICE_X131Y308       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     5.184 r  Delay1No18_instance/shiftedFracY_d1[18]_i_3__0/O
                         net (fo=5, routed)           0.440     5.624    Delay1No18_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X125Y310       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123     5.747 r  Delay1No18_instance/shiftedFracY_d1[30]_i_3__0/O
                         net (fo=2, routed)           0.345     6.092    Delay1No17_instance/Y_reg[26]_0[7]
    SLICE_X127Y308       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.182 r  Delay1No17_instance/shiftedFracY_d1[14]_i_1__0/O
                         net (fo=1, routed)           0.049     6.231    SumTree0_1_impl_instance/FPAddSubOp_instance/D[3]
    SLICE_X127Y308       FDRE                                         r  SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=5696, routed)        1.971     6.631    SumTree0_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y308       FDRE                                         r  SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/C
                         clock pessimism              0.450     7.081    
                         clock uncertainty           -0.035     7.045    
    SLICE_X127Y308       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.070    SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.070    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  0.840    




