Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  2 15:23:27 2025
| Host         : C26-5CG2151GFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        208         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin          2           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (208)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (593)
5. checking no_input_delay (12)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (208)
--------------------------
 There are 208 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (593)
--------------------------------------------------
 There are 593 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.339        0.000                      0                  388        0.122        0.000                      0                  388        3.000        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                          ------------         ----------      --------------
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                                           {0.000 40.687}       81.375          12.289          
  clk_out2_clk_wiz_1                                           {0.000 10.000}       20.000          50.000          
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                                                            79.220        0.000                       0                     2  
  clk_out2_clk_wiz_1                                                14.566        0.000                      0                  207        0.167        0.000                      0                  207        9.500        0.000                       0                   117  
datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                16.236        0.000                      0                  127        0.122        0.000                      0                  127       19.500        0.000                       0                    77  
  clk_out2_clk_wiz_0                                                 4.339        0.000                      0                   48        0.175        0.000                      0                   48        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        5.021        0.000                      0                   30        0.154        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out2_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  To Clock:  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       14.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.566ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.058ns (20.657%)  route 4.064ns (79.343%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     5.521    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.456     5.977 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/Q
                         net (fo=2, routed)           1.387     7.364    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
    SLICE_X161Y119       LUT2 (Prop_lut2_I1_O)        0.152     7.516 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.927     8.443    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.326     8.769 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           1.004     9.773    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X160Y121       LUT6 (Prop_lut6_I2_O)        0.124     9.897 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.746    10.643    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    25.197    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]/C
                         clock pessimism              0.300    25.497    
                         clock uncertainty           -0.084    25.414    
    SLICE_X160Y120       FDRE (Setup_fdre_C_CE)      -0.205    25.209    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                 14.566    

Slack (MET) :             14.566ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.058ns (20.657%)  route 4.064ns (79.343%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     5.521    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.456     5.977 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/Q
                         net (fo=2, routed)           1.387     7.364    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
    SLICE_X161Y119       LUT2 (Prop_lut2_I1_O)        0.152     7.516 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.927     8.443    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.326     8.769 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           1.004     9.773    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X160Y121       LUT6 (Prop_lut6_I2_O)        0.124     9.897 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.746    10.643    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X160Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    25.197    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                         clock pessimism              0.300    25.497    
                         clock uncertainty           -0.084    25.414    
    SLICE_X160Y120       FDRE (Setup_fdre_C_CE)      -0.205    25.209    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                 14.566    

Slack (MET) :             14.755ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.058ns (21.450%)  route 3.874ns (78.550%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     5.521    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.456     5.977 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/Q
                         net (fo=2, routed)           1.387     7.364    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
    SLICE_X161Y119       LUT2 (Prop_lut2_I1_O)        0.152     7.516 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.927     8.443    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.326     8.769 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           1.004     9.773    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X160Y121       LUT6 (Prop_lut6_I2_O)        0.124     9.897 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.557    10.454    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    25.197    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism              0.300    25.497    
                         clock uncertainty           -0.084    25.414    
    SLICE_X161Y120       FDRE (Setup_fdre_C_CE)      -0.205    25.209    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                 14.755    

Slack (MET) :             14.755ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.932ns  (logic 1.058ns (21.450%)  route 3.874ns (78.550%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 25.197 - 20.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     5.521    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.456     5.977 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/Q
                         net (fo=2, routed)           1.387     7.364    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
    SLICE_X161Y119       LUT2 (Prop_lut2_I1_O)        0.152     7.516 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.927     8.443    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.326     8.769 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           1.004     9.773    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X160Y121       LUT6 (Prop_lut6_I2_O)        0.124     9.897 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.557    10.454    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.702    25.197    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]/C
                         clock pessimism              0.300    25.497    
                         clock uncertainty           -0.084    25.414    
    SLICE_X161Y120       FDRE (Setup_fdre_C_CE)      -0.205    25.209    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.209    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                 14.755    

Slack (MET) :             14.807ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.182ns (23.120%)  route 3.931ns (76.880%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 25.193 - 20.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     5.521    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.456     5.977 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/Q
                         net (fo=2, routed)           1.387     7.364    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
    SLICE_X161Y119       LUT2 (Prop_lut2_I1_O)        0.152     7.516 r  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.927     8.443    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.326     8.769 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.726     9.495    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y122       LUT5 (Prop_lut5_I0_O)        0.124     9.619 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.890    10.510    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X160Y123       LUT4 (Prop_lut4_I2_O)        0.124    10.634 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[6]_i_1/O
                         net (fo=1, routed)           0.000    10.634    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[6]
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    25.193    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]/C
                         clock pessimism              0.300    25.493    
                         clock uncertainty           -0.084    25.410    
    SLICE_X160Y123       FDRE (Setup_fdre_C_D)        0.031    25.441    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         25.441    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 14.807    

Slack (MET) :             14.890ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 1.182ns (23.286%)  route 3.894ns (76.714%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 25.194 - 20.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     5.521    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.456     5.977 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/Q
                         net (fo=2, routed)           1.387     7.364    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
    SLICE_X161Y119       LUT2 (Prop_lut2_I1_O)        0.152     7.516 r  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.927     8.443    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.326     8.769 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.726     9.495    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y122       LUT5 (Prop_lut5_I0_O)        0.124     9.619 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.854    10.473    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X162Y122       LUT4 (Prop_lut4_I2_O)        0.124    10.597 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000    10.597    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[1]
    SLICE_X162Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    25.194    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                         clock pessimism              0.300    25.494    
                         clock uncertainty           -0.084    25.411    
    SLICE_X162Y122       FDRE (Setup_fdre_C_D)        0.077    25.488    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         25.488    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                 14.890    

Slack (MET) :             14.902ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 1.182ns (23.323%)  route 3.886ns (76.677%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 25.194 - 20.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     5.521    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.456     5.977 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/Q
                         net (fo=2, routed)           1.387     7.364    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
    SLICE_X161Y119       LUT2 (Prop_lut2_I1_O)        0.152     7.516 r  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.927     8.443    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.326     8.769 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.726     9.495    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y122       LUT5 (Prop_lut5_I0_O)        0.124     9.619 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.846    10.465    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X162Y122       LUT4 (Prop_lut4_I2_O)        0.124    10.589 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000    10.589    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[2]
    SLICE_X162Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    25.194    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]/C
                         clock pessimism              0.300    25.494    
                         clock uncertainty           -0.084    25.411    
    SLICE_X162Y122       FDRE (Setup_fdre_C_D)        0.081    25.492    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         25.492    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                 14.902    

Slack (MET) :             15.029ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 1.182ns (23.932%)  route 3.757ns (76.068%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 25.194 - 20.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     5.521    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.456     5.977 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/Q
                         net (fo=2, routed)           1.387     7.364    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
    SLICE_X161Y119       LUT2 (Prop_lut2_I1_O)        0.152     7.516 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.927     8.443    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.326     8.769 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.726     9.495    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y122       LUT5 (Prop_lut5_I0_O)        0.124     9.619 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.717    10.336    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X162Y122       LUT4 (Prop_lut4_I2_O)        0.124    10.460 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000    10.460    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[0]
    SLICE_X162Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699    25.194    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]/C
                         clock pessimism              0.300    25.494    
                         clock uncertainty           -0.084    25.411    
    SLICE_X162Y122       FDRE (Setup_fdre_C_D)        0.079    25.490    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                         25.490    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                 15.029    

Slack (MET) :             15.038ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.182ns (24.211%)  route 3.700ns (75.789%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 25.193 - 20.000 ) 
    Source Clock Delay      (SCD):    5.521ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.820     5.521    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDRE (Prop_fdre_C_Q)         0.456     5.977 f  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]/Q
                         net (fo=2, routed)           1.387     7.364    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[6]
    SLICE_X161Y119       LUT2 (Prop_lut2_I1_O)        0.152     7.516 f  datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2/O
                         net (fo=10, routed)          0.927     8.443    datapath/Audio_Codec/initialize_audio/twi_controller/subState[1]_i_2_n_0
    SLICE_X163Y121       LUT3 (Prop_lut3_I2_O)        0.326     8.769 f  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5/O
                         net (fo=2, routed)           0.726     9.495    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_5_n_0
    SLICE_X161Y122       LUT5 (Prop_lut5_I0_O)        0.124     9.619 f  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6/O
                         net (fo=12, routed)          0.660    10.279    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_6_n_0
    SLICE_X160Y123       LUT4 (Prop_lut4_I0_O)        0.124    10.403 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_2/O
                         net (fo=1, routed)           0.000    10.403    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[7]
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.698    25.193    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]/C
                         clock pessimism              0.300    25.493    
                         clock uncertainty           -0.084    25.410    
    SLICE_X160Y123       FDRE (Setup_fdre_C_D)        0.032    25.442    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         25.442    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                 15.038    

Slack (MET) :             15.047ns  (required time - arrival time)
  Source:                 datapath/Audio_Codec/initialize_audio/delaycnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 1.076ns (23.202%)  route 3.562ns (76.798%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 25.191 - 20.000 ) 
    Source Clock Delay      (SCD):    5.518ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.817     5.518    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X157Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/delaycnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y120       FDRE (Prop_fdre_C_Q)         0.456     5.974 f  datapath/Audio_Codec/initialize_audio/delaycnt_reg[5]/Q
                         net (fo=3, routed)           0.692     6.666    datapath/Audio_Codec/initialize_audio/delaycnt[5]
    SLICE_X156Y120       LUT4 (Prop_lut4_I0_O)        0.124     6.790 f  datapath/Audio_Codec/initialize_audio/state[3]_i_11/O
                         net (fo=1, routed)           0.825     7.615    datapath/Audio_Codec/initialize_audio/state[3]_i_11_n_0
    SLICE_X156Y119       LUT5 (Prop_lut5_I4_O)        0.124     7.739 f  datapath/Audio_Codec/initialize_audio/state[3]_i_7/O
                         net (fo=1, routed)           0.812     8.551    datapath/Audio_Codec/initialize_audio/state[3]_i_7_n_0
    SLICE_X156Y120       LUT4 (Prop_lut4_I1_O)        0.124     8.675 f  datapath/Audio_Codec/initialize_audio/state[3]_i_3/O
                         net (fo=4, routed)           0.313     8.988    datapath/Audio_Codec/initialize_audio/state[3]_i_3_n_0
    SLICE_X159Y120       LUT6 (Prop_lut6_I5_O)        0.124     9.112 r  datapath/Audio_Codec/initialize_audio/initA[6]_i_3/O
                         net (fo=1, routed)           0.296     9.408    datapath/Audio_Codec/initialize_audio/twi_controller/initA_reg[0]
    SLICE_X159Y121       LUT6 (Prop_lut6_I0_O)        0.124     9.532 r  datapath/Audio_Codec/initialize_audio/twi_controller/initA[6]_i_1/O
                         net (fo=7, routed)           0.624    10.156    datapath/Audio_Codec/initialize_audio/twi_controller_n_6
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643    21.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000    21.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    23.403    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    23.494 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696    25.191    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C
                         clock pessimism              0.300    25.491    
                         clock uncertainty           -0.084    25.408    
    SLICE_X159Y123       FDRE (Setup_fdre_C_CE)      -0.205    25.203    datapath/Audio_Codec/initialize_audio/initA_reg[0]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                 15.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.358%)  route 0.086ns (31.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     1.819    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y120       FDRE (Prop_fdre_C_Q)         0.141     1.960 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[3]/Q
                         net (fo=26, routed)          0.086     2.046    datapath/Audio_Codec/initialize_audio/twi_controller/state[3]
    SLICE_X161Y120       LUT6 (Prop_lut6_I5_O)        0.045     2.091 r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[0]_i_1_n_0
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.910     2.412    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.580     1.832    
    SLICE_X161Y120       FDRE (Hold_fdre_C_D)         0.092     1.924    datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initWord_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.223%)  route 0.123ns (39.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.635     1.815    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.141     1.956 f  datapath/Audio_Codec/initialize_audio/initA_reg[5]/Q
                         net (fo=22, routed)          0.123     2.079    datapath/Audio_Codec/initialize_audio/initA_reg[5]
    SLICE_X158Y123       LUT6 (Prop_lut6_I2_O)        0.045     2.124 r  datapath/Audio_Codec/initialize_audio/initWord[23]_i_1/O
                         net (fo=1, routed)           0.000     2.124    datapath/Audio_Codec/initialize_audio/initWord[23]_i_1_n_0
    SLICE_X158Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.905     2.407    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[23]/C
                         clock pessimism             -0.579     1.828    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.121     1.949    datapath/Audio_Codec/initialize_audio/initWord_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.953%)  route 0.119ns (39.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.637     1.817    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDRE (Prop_fdre_C_Q)         0.141     1.958 r  datapath/Audio_Codec/initialize_audio/initWord_reg[11]/Q
                         net (fo=1, routed)           0.119     2.077    datapath/Audio_Codec/initialize_audio/data2[3]
    SLICE_X160Y122       LUT5 (Prop_lut5_I2_O)        0.045     2.122 r  datapath/Audio_Codec/initialize_audio/data_i[3]_i_1/O
                         net (fo=1, routed)           0.000     2.122    datapath/Audio_Codec/initialize_audio/data_i[3]_i_1_n_0
    SLICE_X160Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     2.410    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
                         clock pessimism             -0.556     1.854    
    SLICE_X160Y122       FDRE (Hold_fdre_C_D)         0.092     1.946    datapath/Audio_Codec/initialize_audio/data_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/initWord_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.835%)  route 0.125ns (40.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.635     1.815    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.141     1.956 f  datapath/Audio_Codec/initialize_audio/initA_reg[5]/Q
                         net (fo=22, routed)          0.125     2.081    datapath/Audio_Codec/initialize_audio/initA_reg[5]
    SLICE_X158Y123       LUT6 (Prop_lut6_I3_O)        0.045     2.126 r  datapath/Audio_Codec/initialize_audio/initWord[12]_i_1/O
                         net (fo=1, routed)           0.000     2.126    datapath/Audio_Codec/initialize_audio/initWord[12]_i_1_n_0
    SLICE_X158Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.905     2.407    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[12]/C
                         clock pessimism             -0.579     1.828    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.120     1.948    datapath/Audio_Codec/initialize_audio/initWord_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/initWord_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.635     1.815    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initWord_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.164     1.979 r  datapath/Audio_Codec/initialize_audio/initWord_reg[12]/Q
                         net (fo=1, routed)           0.110     2.089    datapath/Audio_Codec/initialize_audio/data2[4]
    SLICE_X158Y122       LUT6 (Prop_lut6_I2_O)        0.045     2.134 r  datapath/Audio_Codec/initialize_audio/data_i[4]_i_1/O
                         net (fo=1, routed)           0.000     2.134    datapath/Audio_Codec/initialize_audio/data_i[4]_i_1_n_0
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.907     2.409    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
                         clock pessimism             -0.579     1.830    
    SLICE_X158Y122       FDRE (Hold_fdre_C_D)         0.121     1.951    datapath/Audio_Codec/initialize_audio/data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.640     1.820    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y119       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y119       FDSE (Prop_fdse_C_Q)         0.141     1.961 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.104     2.065    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[0]
    SLICE_X160Y119       LUT6 (Prop_lut6_I3_O)        0.045     2.110 r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.110    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0[5]
    SLICE_X160Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     2.413    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]/C
                         clock pessimism             -0.580     1.833    
    SLICE_X160Y119       FDRE (Hold_fdre_C_D)         0.092     1.925    datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     1.822    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.141     1.963 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.130     2.093    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X161Y117       LUT3 (Prop_lut3_I2_O)        0.048     2.141 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.141    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[2]
    SLICE_X161Y117       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     2.415    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]/C
                         clock pessimism             -0.580     1.835    
    SLICE_X161Y117       FDSE (Hold_fdse_C_D)         0.107     1.942    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.640%)  route 0.147ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.637     1.817    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDRE (Prop_fdre_C_Q)         0.164     1.981 r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/Q
                         net (fo=1, routed)           0.147     2.129    datapath/Audio_Codec/initialize_audio/twi_controller/Q[1]
    SLICE_X162Y122       LUT4 (Prop_lut4_I3_O)        0.045     2.174 r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     2.174    datapath/Audio_Codec/initialize_audio/twi_controller/p_1_in[1]
    SLICE_X162Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     2.410    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]/C
                         clock pessimism             -0.556     1.854    
    SLICE_X162Y122       FDRE (Hold_fdre_C_D)         0.120     1.974    datapath/Audio_Codec/initialize_audio/twi_controller/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     1.822    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y117       FDSE (Prop_fdse_C_Q)         0.141     1.963 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.119     2.082    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[0]
    SLICE_X160Y117       LUT2 (Prop_lut2_I1_O)        0.045     2.127 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.127    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[1]
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     2.415    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                         clock pessimism             -0.580     1.835    
    SLICE_X160Y117       FDRE (Hold_fdre_C_D)         0.091     1.926    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.642     1.822    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X160Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y117       FDRE (Prop_fdre_C_Q)         0.141     1.963 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.131     2.094    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[1]
    SLICE_X161Y117       LUT5 (Prop_lut5_I3_O)        0.049     2.143 r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.143    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0[4]
    SLICE_X161Y117       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     2.415    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X161Y117       FDSE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]/C
                         clock pessimism             -0.580     1.835    
    SLICE_X161Y117       FDSE (Hold_fdse_C_D)         0.107     1.942    datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y121   datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X160Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X158Y122   datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.236ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/w_ctrl_row_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.932ns (24.947%)  route 2.804ns (75.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 21.703 - 20.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.745     1.745    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/Q
                         net (fo=37, routed)          1.974     4.175    datapath/video_inst/vga_inst/column_counter/Q[1]
    SLICE_X160Y132       LUT5 (Prop_lut5_I0_O)        0.150     4.325 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_5__0/O
                         net (fo=3, routed)           0.830     5.155    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_5__0_n_0
    SLICE_X159Y132       LUT6 (Prop_lut6_I0_O)        0.326     5.481 r  datapath/video_inst/vga_inst/column_counter/w_ctrl_row_i_1/O
                         net (fo=1, routed)           0.000     5.481    datapath/video_inst/vga_inst/column_counter_n_89
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    21.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    17.335 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.703    21.703    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
                         clock pessimism              0.075    21.778    
                         clock uncertainty           -0.095    21.684    
    SLICE_X159Y132       FDRE (Setup_fdre_C_D)        0.034    21.718    datapath/video_inst/vga_inst/w_ctrl_row_reg
  -------------------------------------------------------------------
                         required time                         21.718    
                         arrival time                          -5.481    
  -------------------------------------------------------------------
                         slack                                 16.236    

Slack (MET) :             16.385ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.882ns  (logic 0.583ns (20.229%)  route 2.299ns (79.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 41.632 - 40.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    21.821    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.459    22.280 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.338    23.618    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X151Y136       LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.961    24.703    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.632    41.632    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[6]/C
                         clock pessimism              0.075    41.707    
                         clock uncertainty           -0.095    41.613    
    SLICE_X152Y137       FDRE (Setup_fdre_C_R)       -0.524    41.089    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[6]
  -------------------------------------------------------------------
                         required time                         41.089    
                         arrival time                         -24.703    
  -------------------------------------------------------------------
                         slack                                 16.385    

Slack (MET) :             16.480ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.882ns  (logic 0.583ns (20.229%)  route 2.299ns (79.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 41.632 - 40.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    21.821    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.459    22.280 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.338    23.618    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X151Y136       LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.961    24.703    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X153Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.632    41.632    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X153Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[5]/C
                         clock pessimism              0.075    41.707    
                         clock uncertainty           -0.095    41.613    
    SLICE_X153Y137       FDRE (Setup_fdre_C_R)       -0.429    41.184    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         41.184    
                         arrival time                         -24.703    
  -------------------------------------------------------------------
                         slack                                 16.480    

Slack (MET) :             16.480ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.882ns  (logic 0.583ns (20.229%)  route 2.299ns (79.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 41.632 - 40.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    21.821    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.459    22.280 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.338    23.618    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X151Y136       LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.961    24.703    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X153Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.632    41.632    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X153Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[7]/C
                         clock pessimism              0.075    41.707    
                         clock uncertainty           -0.095    41.613    
    SLICE_X153Y137       FDRE (Setup_fdre_C_R)       -0.429    41.184    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[7]
  -------------------------------------------------------------------
                         required time                         41.184    
                         arrival time                         -24.703    
  -------------------------------------------------------------------
                         slack                                 16.480    

Slack (MET) :             16.480ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.882ns  (logic 0.583ns (20.229%)  route 2.299ns (79.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 41.632 - 40.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    21.821    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.459    22.280 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.338    23.618    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X151Y136       LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.961    24.703    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X153Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.632    41.632    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X153Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[8]/C
                         clock pessimism              0.075    41.707    
                         clock uncertainty           -0.095    41.613    
    SLICE_X153Y137       FDRE (Setup_fdre_C_R)       -0.429    41.184    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[8]
  -------------------------------------------------------------------
                         required time                         41.184    
                         arrival time                         -24.703    
  -------------------------------------------------------------------
                         slack                                 16.480    

Slack (MET) :             16.480ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.882ns  (logic 0.583ns (20.229%)  route 2.299ns (79.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.632ns = ( 41.632 - 40.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    21.821    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.459    22.280 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.338    23.618    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X151Y136       LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.961    24.703    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X153Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.632    41.632    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X153Y137       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]/C
                         clock pessimism              0.075    41.707    
                         clock uncertainty           -0.095    41.613    
    SLICE_X153Y137       FDRE (Setup_fdre_C_R)       -0.429    41.184    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[9]
  -------------------------------------------------------------------
                         required time                         41.184    
                         arrival time                         -24.703    
  -------------------------------------------------------------------
                         slack                                 16.480    

Slack (MET) :             16.682ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.584ns  (logic 0.583ns (22.561%)  route 2.001ns (77.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 41.631 - 40.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    21.821    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.459    22.280 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.338    23.618    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X151Y136       LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.663    24.406    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.631    41.631    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y136       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]/C
                         clock pessimism              0.075    41.706    
                         clock uncertainty           -0.095    41.612    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.524    41.088    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 16.682    

Slack (MET) :             16.682ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.584ns  (logic 0.583ns (22.561%)  route 2.001ns (77.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 41.631 - 40.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    21.821    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.459    22.280 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.338    23.618    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X151Y136       LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.663    24.406    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.631    41.631    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y136       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[1]/C
                         clock pessimism              0.075    41.706    
                         clock uncertainty           -0.095    41.612    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.524    41.088    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[1]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 16.682    

Slack (MET) :             16.682ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.584ns  (logic 0.583ns (22.561%)  route 2.001ns (77.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 41.631 - 40.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    21.821    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.459    22.280 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.338    23.618    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X151Y136       LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.663    24.406    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.631    41.631    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y136       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]/C
                         clock pessimism              0.075    41.706    
                         clock uncertainty           -0.095    41.612    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.524    41.088    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[2]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 16.682    

Slack (MET) :             16.682ns  (required time - arrival time)
  Source:                 datapath/video_inst/vga_inst/w_ctrl_row_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        2.584ns  (logic 0.583ns (22.561%)  route 2.001ns (77.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 41.631 - 40.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106    22.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    17.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    19.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.821    21.821    datapath/video_inst/vga_inst/CLK
    SLICE_X159Y132       FDRE                                         r  datapath/video_inst/vga_inst/w_ctrl_row_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.459    22.280 r  datapath/video_inst/vga_inst/w_ctrl_row_reg/Q
                         net (fo=2, routed)           1.338    23.618    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[0]_0
    SLICE_X151Y136       LUT6 (Prop_lut6_I2_O)        0.124    23.742 r  datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1/O
                         net (fo=10, routed)          0.663    24.406    datapath/video_inst/vga_inst/row_counter/w_processQ[9]_i_1_n_0
    SLICE_X152Y136       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972    41.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.631    41.631    datapath/video_inst/vga_inst/row_counter/CLK
    SLICE_X152Y136       FDRE                                         r  datapath/video_inst/vga_inst/row_counter/w_processQ_reg[3]/C
                         clock pessimism              0.075    41.706    
                         clock uncertainty           -0.095    41.612    
    SLICE_X152Y136       FDRE (Setup_fdre_C_R)       -0.524    41.088    datapath/video_inst/vga_inst/row_counter/w_processQ_reg[3]
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                         -24.406    
  -------------------------------------------------------------------
                         slack                                 16.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    datapath/video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.056     0.841    datapath/video_inst/dvid_inst/TDMS_encoder_red_n_12
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.917     0.917    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[0]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.075     0.720    datapath/video_inst/dvid_inst/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    datapath/video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X158Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056     0.863    datapath/video_inst/dvid_inst/TDMS_encoder_green_n_0
    SLICE_X158Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.916     0.916    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[9]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X158Y137       FDRE (Hold_fdre_C_D)         0.060     0.704    datapath/video_inst/dvid_inst/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    datapath/video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[1]/Q
                         net (fo=1, routed)           0.116     0.902    datapath/video_inst/dvid_inst/TDMS_encoder_red_n_11
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.917     0.917    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[1]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.070     0.715    datapath/video_inst/dvid_inst/latched_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    datapath/video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.116     0.903    datapath/video_inst/dvid_inst/TDMS_encoder_green_n_6
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.919     0.919    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[0]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.066     0.712    datapath/video_inst/dvid_inst/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    datapath/video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.120     0.904    datapath/video_inst/dvid_inst/TDMS_encoder_blue_n_6
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.916     0.916    datapath/video_inst/dvid_inst/CLK
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.066     0.710    datapath/video_inst/dvid_inst/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.613     0.613    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/Q
                         net (fo=37, routed)          0.122     0.875    datapath/video_inst/vga_inst/column_counter/Q[1]
    SLICE_X155Y130       LUT6 (Prop_lut6_I5_O)        0.045     0.920 r  datapath/video_inst/vga_inst/column_counter/w_processQ[5]_i_1/O
                         net (fo=1, routed)           0.000     0.920    datapath/video_inst/vga_inst/column_counter/plusOp[5]
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.883     0.883    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
                         clock pessimism             -0.270     0.613    
    SLICE_X155Y130       FDRE (Hold_fdre_C_D)         0.092     0.705    datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    datapath/video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X159Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y137       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.113     0.885    datapath/video_inst/dvid_inst/TDMS_encoder_red_n_7
    SLICE_X158Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.916     0.916    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[8]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X158Y137       FDRE (Hold_fdre_C_D)         0.010     0.667    datapath/video_inst/dvid_inst/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    datapath/video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X158Y139       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y139       FDRE (Prop_fdre_C_Q)         0.164     0.809 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[4]/Q
                         net (fo=1, routed)           0.116     0.925    datapath/video_inst/dvid_inst/TDMS_encoder_blue_n_3
    SLICE_X158Y139       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.918     0.918    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y139       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
                         clock pessimism             -0.273     0.645    
    SLICE_X158Y139       FDRE (Hold_fdre_C_D)         0.059     0.704    datapath/video_inst/dvid_inst/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    datapath/video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X158Y140       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.116     0.926    datapath/video_inst/dvid_inst/TDMS_encoder_blue_n_5
    SLICE_X158Y140       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.919     0.919    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y140       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X158Y140       FDRE (Hold_fdre_C_D)         0.052     0.698    datapath/video_inst/dvid_inst/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    datapath/video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.128     0.773 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.120     0.892    datapath/video_inst/dvid_inst/TDMS_encoder_red_n_6
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.917     0.917    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[9]/C
                         clock pessimism             -0.272     0.645    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.019     0.664    datapath/video_inst/dvid_inst/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y140   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y140   datapath/video_inst/dvid_inst/latched_blue_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   datapath/video_inst/dvid_inst/latched_green_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y140   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y140   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y140   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y140   datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y136   datapath/video_inst/dvid_inst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   datapath/video_inst/dvid_inst/latched_blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.766ns (24.647%)  route 2.342ns (75.353%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.238     4.941    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[8]/C
                         clock pessimism              0.075     9.781    
                         clock uncertainty           -0.072     9.709    
    SLICE_X159Y136       FDRE (Setup_fdre_C_R)       -0.429     9.280    datapath/video_inst/dvid_inst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.280    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.924%)  route 2.189ns (74.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.085     4.788    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[9]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X162Y136       FDRE (Setup_fdre_C_R)       -0.524     9.201    datapath/video_inst/dvid_inst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.201    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.874ns  (logic 0.766ns (26.657%)  route 2.108ns (73.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.004     4.707    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[8]/C
                         clock pessimism              0.089     9.800    
                         clock uncertainty           -0.072     9.728    
    SLICE_X161Y139       FDRE (Setup_fdre_C_R)       -0.429     9.299    datapath/video_inst/dvid_inst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.766ns (27.508%)  route 2.019ns (72.492%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 9.709 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.915     4.618    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     9.709    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X159Y139       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/C
                         clock pessimism              0.075     9.784    
                         clock uncertainty           -0.072     9.712    
    SLICE_X159Y139       FDRE (Setup_fdre_C_R)       -0.429     9.283    datapath/video_inst/dvid_inst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.766ns (27.508%)  route 2.019ns (72.492%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 9.709 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.915     4.618    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X159Y139       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     9.709    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X159Y139       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[9]/C
                         clock pessimism              0.075     9.784    
                         clock uncertainty           -0.072     9.712    
    SLICE_X159Y139       FDRE (Setup_fdre_C_R)       -0.429     9.283    datapath/video_inst/dvid_inst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.766ns (27.727%)  route 1.997ns (72.273%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 9.709 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.893     4.596    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X159Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     9.709    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X159Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/C
                         clock pessimism              0.075     9.784    
                         clock uncertainty           -0.072     9.712    
    SLICE_X159Y140       FDRE (Setup_fdre_C_R)       -0.429     9.283    datapath/video_inst/dvid_inst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.890ns (29.308%)  route 2.147ns (70.692%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 9.710 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.043     4.746    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X162Y138       LUT3 (Prop_lut3_I1_O)        0.124     4.870 r  datapath/video_inst/dvid_inst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     4.870    datapath/video_inst/dvid_inst/shift_green[5]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     9.710    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[5]/C
                         clock pessimism              0.089     9.799    
                         clock uncertainty           -0.072     9.727    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.079     9.806    datapath/video_inst/dvid_inst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.915ns (29.885%)  route 2.147ns (70.115%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 9.710 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.043     4.746    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X162Y138       LUT3 (Prop_lut3_I1_O)        0.149     4.895 r  datapath/video_inst/dvid_inst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     4.895    datapath/video_inst/dvid_inst/shift_green[6]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     9.710    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[6]/C
                         clock pessimism              0.089     9.799    
                         clock uncertainty           -0.072     9.727    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.118     9.845    datapath/video_inst/dvid_inst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.890ns (29.969%)  route 2.080ns (70.031%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.976     4.679    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X161Y136       LUT3 (Prop_lut3_I1_O)        0.124     4.803 r  datapath/video_inst/dvid_inst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.803    datapath/video_inst/dvid_inst/shift_red[2]
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[2]/C
                         clock pessimism              0.089     9.797    
                         clock uncertainty           -0.072     9.725    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.031     9.756    datapath/video_inst/dvid_inst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.890ns (29.473%)  route 2.130ns (70.527%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 9.710 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  datapath/video_inst/dvid_inst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678     3.030    datapath/video_inst/dvid_inst/shift_clock[0]
    SLICE_X163Y147       LUT6 (Prop_lut6_I5_O)        0.124     3.154 r  datapath/video_inst/dvid_inst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.579    datapath/video_inst/dvid_inst/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124     3.703 r  datapath/video_inst/dvid_inst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.026     4.729    datapath/video_inst/dvid_inst/shift_red[9]_i_1_n_0
    SLICE_X162Y138       LUT3 (Prop_lut3_I1_O)        0.124     4.853 r  datapath/video_inst/dvid_inst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     4.853    datapath/video_inst/dvid_inst/shift_green[2]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     9.710    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[2]/C
                         clock pessimism              0.089     9.799    
                         clock uncertainty           -0.072     9.727    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.079     9.806    datapath/video_inst/dvid_inst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -4.853    
  -------------------------------------------------------------------
                         slack                                  4.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/dvid_inst/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.110     0.900    datapath/video_inst/dvid_inst/shift_clock__0[4]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[2]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     0.725    datapath/video_inst/dvid_inst/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.922%)  route 0.155ns (45.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645     0.645    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X159Y139       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y139       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  datapath/video_inst/dvid_inst/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.155     0.941    datapath/video_inst/dvid_inst/shift_blue_reg_n_0_[9]
    SLICE_X160Y140       LUT3 (Prop_lut3_I0_O)        0.048     0.989 r  datapath/video_inst/dvid_inst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.989    datapath/video_inst/dvid_inst/shift_blue[7]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[7]/C
                         clock pessimism             -0.234     0.686    
    SLICE_X160Y140       FDRE (Hold_fdre_C_D)         0.107     0.793    datapath/video_inst/dvid_inst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.185ns (50.385%)  route 0.182ns (49.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y139       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  datapath/video_inst/dvid_inst/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.182     0.969    datapath/video_inst/dvid_inst/shift_green_reg_n_0_[8]
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.044     1.013 r  datapath/video_inst/dvid_inst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.013    datapath/video_inst/dvid_inst/shift_green[6]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[6]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     0.793    datapath/video_inst/dvid_inst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/dvid_inst/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.940    datapath/video_inst/dvid_inst/shift_clock__0[2]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059     0.708    datapath/video_inst/dvid_inst/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  datapath/video_inst/dvid_inst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.121     0.934    datapath/video_inst/dvid_inst/shift_clock__0[3]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052     0.701    datapath/video_inst/dvid_inst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.250ns (62.085%)  route 0.153ns (37.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.148     0.794 r  datapath/video_inst/dvid_inst/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.153     0.946    datapath/video_inst/dvid_inst/shift_green_reg_n_0_[6]
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.102     1.048 r  datapath/video_inst/dvid_inst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.048    datapath/video_inst/dvid_inst/shift_green[4]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[4]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     0.777    datapath/video_inst/dvid_inst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.718%)  route 0.205ns (59.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/dvid_inst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.205     0.995    datapath/video_inst/dvid_inst/shift_clock__0[7]
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[5]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.047     0.696    datapath/video_inst/dvid_inst/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.428%)  route 0.236ns (62.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X163Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  datapath/video_inst/dvid_inst/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.236     1.025    datapath/video_inst/dvid_inst/shift_clock__0[5]
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y147       FDRE                                         r  datapath/video_inst/dvid_inst/shift_clock_reg[3]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.063     0.725    datapath/video_inst/dvid_inst/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.053%)  route 0.209ns (52.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.647     0.647    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.141     0.788 r  datapath/video_inst/dvid_inst/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.209     0.997    datapath/video_inst/dvid_inst/shift_blue_reg_n_0_[2]
    SLICE_X160Y140       LUT3 (Prop_lut3_I0_O)        0.045     1.042 r  datapath/video_inst/dvid_inst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.042    datapath/video_inst/dvid_inst/shift_blue[0]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
                         clock pessimism             -0.273     0.647    
    SLICE_X160Y140       FDRE (Hold_fdre_C_D)         0.091     0.738    datapath/video_inst/dvid_inst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.183ns (40.308%)  route 0.271ns (59.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646     0.646    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X159Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y140       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.271     1.058    datapath/video_inst/dvid_inst/shift_blue_reg_n_0_[8]
    SLICE_X160Y140       LUT3 (Prop_lut3_I0_O)        0.042     1.100 r  datapath/video_inst/dvid_inst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.100    datapath/video_inst/dvid_inst/shift_blue[6]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[6]/C
                         clock pessimism             -0.234     0.686    
    SLICE_X160Y140       FDRE (Hold_fdre_C_D)         0.107     0.793    datapath/video_inst/dvid_inst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    datapath/video_inst/dvid_inst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    datapath/video_inst/dvid_inst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    datapath/video_inst/dvid_inst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    datapath/video_inst/dvid_inst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X160Y140   datapath/video_inst/dvid_inst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.580ns (22.736%)  route 1.971ns (77.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.825     1.825    datapath/video_inst/dvid_inst/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/dvid_inst/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.971     4.252    datapath/video_inst/dvid_inst/latched_red[5]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.124     4.376 r  datapath/video_inst/dvid_inst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     4.376    datapath/video_inst/dvid_inst/shift_red[5]
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.032     9.398    datapath/video_inst/dvid_inst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.580ns (23.831%)  route 1.854ns (76.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.827     1.827    datapath/video_inst/dvid_inst/CLK
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456     2.283 r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/Q
                         net (fo=2, routed)           1.854     4.137    datapath/video_inst/dvid_inst/latched_blue[0]
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.124     4.261 r  datapath/video_inst/dvid_inst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     4.261    datapath/video_inst/dvid_inst/shift_blue[0]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[0]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.029     9.398    datapath/video_inst/dvid_inst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          9.398    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.608ns (24.698%)  route 1.854ns (75.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.827     1.827    datapath/video_inst/dvid_inst/CLK
    SLICE_X160Y136       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456     2.283 r  datapath/video_inst/dvid_inst/latched_blue_reg[0]/Q
                         net (fo=2, routed)           1.854     4.137    datapath/video_inst/dvid_inst/latched_blue[0]
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.152     4.289 r  datapath/video_inst/dvid_inst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     4.289    datapath/video_inst/dvid_inst/shift_blue[7]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[7]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.075     9.444    datapath/video_inst/dvid_inst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.716ns (29.134%)  route 1.742ns (70.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 9.710 - 8.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.829     1.829    datapath/video_inst/dvid_inst/CLK
    SLICE_X160Y138       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.419     2.248 r  datapath/video_inst/dvid_inst/latched_green_reg[5]/Q
                         net (fo=1, routed)           1.742     3.990    datapath/video_inst/dvid_inst/latched_green[5]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.297     4.287 r  datapath/video_inst/dvid_inst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     4.287    datapath/video_inst/dvid_inst/shift_green[5]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     9.710    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[5]/C
                         clock pessimism             -0.128     9.582    
                         clock uncertainty           -0.215     9.368    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.079     9.447    datapath/video_inst/dvid_inst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.671ns (28.057%)  route 1.721ns (71.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.828     1.828    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y139       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y139       FDRE (Prop_fdre_C_Q)         0.518     2.346 r  datapath/video_inst/dvid_inst/latched_blue_reg[4]/Q
                         net (fo=2, routed)           1.721     4.067    datapath/video_inst/dvid_inst/latched_blue[4]
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.153     4.220 r  datapath/video_inst/dvid_inst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     4.220    datapath/video_inst/dvid_inst/shift_blue[4]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[4]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.075     9.444    datapath/video_inst/dvid_inst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                  5.224    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.668ns (28.249%)  route 1.697ns (71.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.828     1.828    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y139       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y139       FDRE (Prop_fdre_C_Q)         0.518     2.346 r  datapath/video_inst/dvid_inst/latched_blue_reg[4]/Q
                         net (fo=2, routed)           1.697     4.043    datapath/video_inst/dvid_inst/latched_blue[4]
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.150     4.193 r  datapath/video_inst/dvid_inst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     4.193    datapath/video_inst/dvid_inst/shift_blue[6]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[6]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.075     9.444    datapath/video_inst/dvid_inst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.580ns (25.112%)  route 1.730ns (74.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.825     1.825    datapath/video_inst/dvid_inst/CLK
    SLICE_X159Y135       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y135       FDRE (Prop_fdre_C_Q)         0.456     2.281 r  datapath/video_inst/dvid_inst/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.730     4.011    datapath/video_inst/dvid_inst/latched_red[2]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.124     4.135 r  datapath/video_inst/dvid_inst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.135    datapath/video_inst/dvid_inst/shift_red[2]
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[2]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.031     9.397    datapath/video_inst/dvid_inst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.580ns (25.340%)  route 1.709ns (74.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.828     1.828    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456     2.284 r  datapath/video_inst/dvid_inst/latched_red_reg[1]/Q
                         net (fo=2, routed)           1.709     3.993    datapath/video_inst/dvid_inst/latched_red[1]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.124     4.117 r  datapath/video_inst/dvid_inst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     4.117    datapath/video_inst/dvid_inst/shift_red[1]
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.031     9.397    datapath/video_inst/dvid_inst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.397    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.608ns (26.242%)  route 1.709ns (73.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.828     1.828    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.456     2.284 r  datapath/video_inst/dvid_inst/latched_red_reg[1]/Q
                         net (fo=2, routed)           1.709     3.993    datapath/video_inst/dvid_inst/latched_red[1]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.152     4.145 r  datapath/video_inst/dvid_inst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     4.145    datapath/video_inst/dvid_inst/shift_red[3]
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.075     9.441    datapath/video_inst/dvid_inst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.779ns (34.347%)  route 1.489ns (65.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 9.711 - 8.000 ) 
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.828     1.828    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y139       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y139       FDRE (Prop_fdre_C_Q)         0.478     2.306 r  datapath/video_inst/dvid_inst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.489     3.795    datapath/video_inst/dvid_inst/latched_blue[5]
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.301     4.096 r  datapath/video_inst/dvid_inst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     4.096    datapath/video_inst/dvid_inst/shift_blue[5]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     9.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     9.711    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[5]/C
                         clock pessimism             -0.128     9.583    
                         clock uncertainty           -0.215     9.369    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.032     9.401    datapath/video_inst/dvid_inst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  5.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.228ns (27.578%)  route 0.599ns (72.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.128     0.773 r  datapath/video_inst/dvid_inst/latched_red_reg[0]/Q
                         net (fo=2, routed)           0.599     1.371    datapath/video_inst/dvid_inst/latched_red[0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.100     1.471 r  datapath/video_inst/dvid_inst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.471    datapath/video_inst/dvid_inst/shift_red[7]
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[7]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.107     1.317    datapath/video_inst/dvid_inst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.227ns (27.490%)  route 0.599ns (72.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.645     0.645    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.128     0.773 r  datapath/video_inst/dvid_inst/latched_red_reg[0]/Q
                         net (fo=2, routed)           0.599     1.371    datapath/video_inst/dvid_inst/latched_red[0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.099     1.470 r  datapath/video_inst/dvid_inst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.470    datapath/video_inst/dvid_inst/shift_red[0]
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[0]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.091     1.301    datapath/video_inst/dvid_inst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.164ns (20.152%)  route 0.650ns (79.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y140       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  datapath/video_inst/dvid_inst/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.650     1.459    datapath/video_inst/dvid_inst/latched_blue[8]
    SLICE_X159Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X159Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[8]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X159Y140       FDRE (Hold_fdre_C_D)         0.070     1.283    datapath/video_inst/dvid_inst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.187ns (21.358%)  route 0.689ns (78.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  datapath/video_inst/dvid_inst/latched_green_reg[0]/Q
                         net (fo=2, routed)           0.689     1.475    datapath/video_inst/dvid_inst/latched_green[0]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.046     1.521 r  datapath/video_inst/dvid_inst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.521    datapath/video_inst/dvid_inst/shift_green[7]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[7]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     1.344    datapath/video_inst/dvid_inst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.186ns (21.268%)  route 0.689ns (78.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    datapath/video_inst/dvid_inst/CLK
    SLICE_X161Y138       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  datapath/video_inst/dvid_inst/latched_green_reg[0]/Q
                         net (fo=2, routed)           0.689     1.475    datapath/video_inst/dvid_inst/latched_green[0]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.045     1.520 r  datapath/video_inst/dvid_inst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.520    datapath/video_inst/dvid_inst/shift_green[0]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[0]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.120     1.333    datapath/video_inst/dvid_inst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.164ns (19.817%)  route 0.664ns (80.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  datapath/video_inst/dvid_inst/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.664     1.471    datapath/video_inst/dvid_inst/latched_red[8]
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X159Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[8]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X159Y136       FDRE (Hold_fdre_C_D)         0.070     1.279    datapath/video_inst/dvid_inst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.965%)  route 0.663ns (76.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y140       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  datapath/video_inst/dvid_inst/latched_blue_reg[1]/Q
                         net (fo=2, routed)           0.663     1.473    datapath/video_inst/dvid_inst/latched_blue[1]
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.045     1.518 r  datapath/video_inst/dvid_inst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.518    datapath/video_inst/dvid_inst/shift_blue[3]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[3]/C
                         clock pessimism              0.080     1.000    
                         clock uncertainty            0.215     1.214    
    SLICE_X160Y140       FDRE (Hold_fdre_C_D)         0.107     1.321    datapath/video_inst/dvid_inst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.208ns (23.818%)  route 0.665ns (76.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.644     0.644    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y137       FDRE                                         r  datapath/video_inst/dvid_inst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDRE (Prop_fdre_C_Q)         0.164     0.808 r  datapath/video_inst/dvid_inst/latched_red_reg[4]/Q
                         net (fo=2, routed)           0.665     1.473    datapath/video_inst/dvid_inst/latched_red[4]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.044     1.517 r  datapath/video_inst/dvid_inst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.517    datapath/video_inst/dvid_inst/shift_red[6]
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X161Y136       FDRE                                         r  datapath/video_inst/dvid_inst/shift_red_reg[6]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.107     1.317    datapath/video_inst/dvid_inst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.184ns (20.481%)  route 0.714ns (79.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    datapath/video_inst/dvid_inst/CLK
    SLICE_X160Y138       FDRE                                         r  datapath/video_inst/dvid_inst/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  datapath/video_inst/dvid_inst/latched_green_reg[1]/Q
                         net (fo=2, routed)           0.714     1.501    datapath/video_inst/dvid_inst/latched_green[1]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.043     1.544 r  datapath/video_inst/dvid_inst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.544    datapath/video_inst/dvid_inst/shift_green[3]
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919     0.919    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X162Y138       FDRE                                         r  datapath/video_inst/dvid_inst/shift_green_reg[3]/C
                         clock pessimism              0.080     0.999    
                         clock uncertainty            0.215     1.213    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131     1.344    datapath/video_inst/dvid_inst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/video_inst/dvid_inst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.965%)  route 0.663ns (76.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.646     0.646    datapath/video_inst/dvid_inst/CLK
    SLICE_X158Y140       FDRE                                         r  datapath/video_inst/dvid_inst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y140       FDRE (Prop_fdre_C_Q)         0.164     0.810 r  datapath/video_inst/dvid_inst/latched_blue_reg[1]/Q
                         net (fo=2, routed)           0.663     1.473    datapath/video_inst/dvid_inst/latched_blue[1]
    SLICE_X160Y140       LUT3 (Prop_lut3_I2_O)        0.045     1.518 r  datapath/video_inst/dvid_inst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.518    datapath/video_inst/dvid_inst/shift_blue[1]
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920     0.920    datapath/video_inst/dvid_inst/clk_out2
    SLICE_X160Y140       FDRE                                         r  datapath/video_inst/dvid_inst/shift_blue_reg[1]/C
                         clock pessimism              0.080     1.000    
                         clock uncertainty            0.215     1.214    
    SLICE_X160Y140       FDRE (Hold_fdre_C_D)         0.092     1.306    datapath/video_inst/dvid_inst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.211    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           576 Endpoints
Min Delay           576 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.467ns  (logic 2.062ns (17.986%)  route 9.404ns (82.014%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.404    10.474    datapath/btn_IBUF[0]
    SLICE_X157Y133       LUT2 (Prop_lut2_I1_O)        0.124    10.598 r  datapath/trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.598    datapath/trigger_volt[4]_i_6_n_0
    SLICE_X157Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.130 r  datapath/trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    datapath/trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.244 r  datapath/trigger_volt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.244    datapath/trigger_volt_reg[8]_i_1_n_0
    SLICE_X157Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.467 r  datapath/trigger_volt_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.467    datapath/trigger_volt_reg[9]_i_2_n_7
    SLICE_X157Y135       FDCE                                         r  datapath/trigger_volt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.464ns  (logic 2.059ns (17.965%)  route 9.404ns (82.035%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.404    10.474    datapath/btn_IBUF[0]
    SLICE_X157Y133       LUT2 (Prop_lut2_I1_O)        0.124    10.598 r  datapath/trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.598    datapath/trigger_volt[4]_i_6_n_0
    SLICE_X157Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.130 r  datapath/trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    datapath/trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y134       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.464 r  datapath/trigger_volt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.464    datapath/trigger_volt_reg[8]_i_1_n_6
    SLICE_X157Y134       FDCE                                         r  datapath/trigger_volt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.443ns  (logic 2.038ns (17.814%)  route 9.404ns (82.186%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.404    10.474    datapath/btn_IBUF[0]
    SLICE_X157Y133       LUT2 (Prop_lut2_I1_O)        0.124    10.598 r  datapath/trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.598    datapath/trigger_volt[4]_i_6_n_0
    SLICE_X157Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.130 r  datapath/trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    datapath/trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y134       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.443 r  datapath/trigger_volt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.443    datapath/trigger_volt_reg[8]_i_1_n_4
    SLICE_X157Y134       FDCE                                         r  datapath/trigger_volt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.402ns  (logic 1.189ns (10.432%)  route 10.212ns (89.568%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.129    10.199    datapath/btn_IBUF[0]
    SLICE_X153Y138       LUT3 (Prop_lut3_I2_O)        0.120    10.319 r  datapath/trigger_volt[9]_i_1/O
                         net (fo=10, routed)          1.083    11.402    datapath/trigger_volt
    SLICE_X160Y133       FDCE                                         r  datapath/trigger_volt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.369ns  (logic 1.964ns (17.279%)  route 9.404ns (82.721%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.404    10.474    datapath/btn_IBUF[0]
    SLICE_X157Y133       LUT2 (Prop_lut2_I1_O)        0.124    10.598 r  datapath/trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.598    datapath/trigger_volt[4]_i_6_n_0
    SLICE_X157Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.130 r  datapath/trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    datapath/trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y134       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.369 r  datapath/trigger_volt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.369    datapath/trigger_volt_reg[8]_i_1_n_5
    SLICE_X157Y134       FDCE                                         r  datapath/trigger_volt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.353ns  (logic 1.948ns (17.163%)  route 9.404ns (82.837%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.404    10.474    datapath/btn_IBUF[0]
    SLICE_X157Y133       LUT2 (Prop_lut2_I1_O)        0.124    10.598 r  datapath/trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.598    datapath/trigger_volt[4]_i_6_n_0
    SLICE_X157Y133       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.130 r  datapath/trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.130    datapath/trigger_volt_reg[4]_i_1_n_0
    SLICE_X157Y134       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.353 r  datapath/trigger_volt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.353    datapath/trigger_volt_reg[8]_i_1_n_7
    SLICE_X157Y134       FDCE                                         r  datapath/trigger_volt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.204ns  (logic 1.799ns (16.061%)  route 9.404ns (83.939%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.404    10.474    datapath/btn_IBUF[0]
    SLICE_X157Y133       LUT2 (Prop_lut2_I1_O)        0.124    10.598 r  datapath/trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.598    datapath/trigger_volt[4]_i_6_n_0
    SLICE_X157Y133       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.204 r  datapath/trigger_volt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.204    datapath/trigger_volt_reg[4]_i_1_n_4
    SLICE_X157Y133       FDCE                                         r  datapath/trigger_volt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.145ns  (logic 1.740ns (15.617%)  route 9.404ns (84.383%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.404    10.474    datapath/btn_IBUF[0]
    SLICE_X157Y133       LUT2 (Prop_lut2_I1_O)        0.124    10.598 r  datapath/trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.598    datapath/trigger_volt[4]_i_6_n_0
    SLICE_X157Y133       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.145 r  datapath/trigger_volt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.145    datapath/trigger_volt_reg[4]_i_1_n_5
    SLICE_X157Y133       FDCE                                         r  datapath/trigger_volt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.110ns  (logic 1.189ns (10.706%)  route 9.920ns (89.294%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.129    10.199    datapath/btn_IBUF[0]
    SLICE_X153Y138       LUT3 (Prop_lut3_I2_O)        0.120    10.319 r  datapath/trigger_volt[9]_i_1/O
                         net (fo=10, routed)          0.791    11.110    datapath/trigger_volt
    SLICE_X157Y135       FDCE                                         r  datapath/trigger_volt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            datapath/trigger_volt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.099ns  (logic 1.189ns (10.717%)  route 9.909ns (89.283%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           9.129    10.199    datapath/btn_IBUF[0]
    SLICE_X153Y138       LUT3 (Prop_lut3_I2_O)        0.120    10.319 r  datapath/trigger_volt[9]_i_1/O
                         net (fo=10, routed)          0.780    11.099    datapath/trigger_volt
    SLICE_X157Y133       FDCE                                         r  datapath/trigger_volt_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y128       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[19]/C
    SLICE_X149Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[19]/Q
                         net (fo=2, routed)           0.066     0.207    datapath/Audio_Codec/audio_inout/Data_In_int[19]
    SLICE_X148Y128       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.284%)  route 0.114ns (44.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y128       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[17]/C
    SLICE_X149Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[17]/Q
                         net (fo=2, routed)           0.114     0.255    datapath/Audio_Codec/audio_inout/Data_In_int[17]
    SLICE_X149Y128       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/feedback_sample_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_Out_int_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y128       FDRE                         0.000     0.000 r  datapath/feedback_sample_reg[13]/C
    SLICE_X151Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/feedback_sample_reg[13]/Q
                         net (fo=1, routed)           0.080     0.221    datapath/Audio_Codec/audio_inout/Q[13]
    SLICE_X150Y128       LUT6 (Prop_lut6_I4_O)        0.045     0.266 r  datapath/Audio_Codec/audio_inout/Data_Out_int[26]_i_1/O
                         net (fo=1, routed)           0.000     0.266    datapath/Audio_Codec/audio_inout/Data_Out_int[26]_i_1_n_0
    SLICE_X150Y128       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            control/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.164ns (61.315%)  route 0.103ns (38.685%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y128       FDSE                         0.000     0.000 r  control/FSM_onehot_state_reg[0]/C
    SLICE_X154Y128       FDSE (Prop_fdse_C_Q)         0.164     0.164 r  control/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.103     0.267    control/Q[0]
    SLICE_X154Y128       FDRE                                         r  control/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y129       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/C
    SLICE_X148Y129       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[3]/Q
                         net (fo=1, routed)           0.120     0.268    datapath/Audio_Codec/audio_inout/Data_In_int[3]
    SLICE_X148Y130       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/D_L_O_int_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.527%)  route 0.127ns (47.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y128       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[20]/C
    SLICE_X149Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[20]/Q
                         net (fo=2, routed)           0.127     0.268    datapath/Audio_Codec/audio_inout/Data_In_int[20]
    SLICE_X148Y128       FDRE                                         r  datapath/Audio_Codec/audio_inout/D_L_O_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.527%)  route 0.127ns (47.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y128       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[20]/C
    SLICE_X149Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[20]/Q
                         net (fo=2, routed)           0.127     0.268    datapath/Audio_Codec/audio_inout/Data_In_int[20]
    SLICE_X149Y128       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/feedback_sample_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_Out_int_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y128       FDRE                         0.000     0.000 r  datapath/feedback_sample_reg[10]/C
    SLICE_X151Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  datapath/feedback_sample_reg[10]/Q
                         net (fo=1, routed)           0.087     0.228    datapath/Audio_Codec/audio_inout/Q[10]
    SLICE_X150Y128       LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  datapath/Audio_Codec/audio_inout/Data_Out_int[23]_i_1/O
                         net (fo=1, routed)           0.000     0.273    datapath/Audio_Codec/audio_inout/Data_Out_int[23]_i_1_n_0
    SLICE_X150Y128       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_Out_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y129       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[0]/C
    SLICE_X148Y129       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    datapath/Audio_Codec/audio_inout/Data_In_int[0]
    SLICE_X148Y129       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y129       FDRE                         0.000     0.000 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/C
    SLICE_X148Y129       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    datapath/Audio_Codec/audio_inout/Data_In_int[1]
    SLICE_X148Y129       FDRE                                         r  datapath/Audio_Codec/audio_inout/Data_In_int_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.817     1.817    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.518     2.335 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/Q
                         net (fo=31, routed)          2.673     5.009    datapath/leftChannelMemory/Q[7]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.853ns  (logic 0.518ns (18.154%)  route 2.335ns (81.846%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.817     1.817    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.518     2.335 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/Q
                         net (fo=31, routed)          2.335     4.671    datapath/rightChannelMemory/Q[7]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.535ns  (logic 0.456ns (17.986%)  route 2.079ns (82.014%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.818     1.818    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y130       FDRE (Prop_fdre_C_Q)         0.456     2.274 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/Q
                         net (fo=46, routed)          2.079     4.354    datapath/leftChannelMemory/Q[4]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.391ns  (logic 0.456ns (19.074%)  route 1.935ns (80.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.745     1.745    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/Q
                         net (fo=37, routed)          1.935     4.136    datapath/leftChannelMemory/Q[0]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.278ns  (logic 0.456ns (20.014%)  route 1.822ns (79.986%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.745     1.745    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/Q
                         net (fo=37, routed)          1.822     4.024    datapath/leftChannelMemory/Q[1]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.197ns  (logic 0.456ns (20.753%)  route 1.741ns (79.247%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.818     1.818    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y130       FDRE (Prop_fdre_C_Q)         0.456     2.274 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/Q
                         net (fo=46, routed)          1.741     4.016    datapath/rightChannelMemory/Q[4]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.093ns  (logic 0.518ns (24.747%)  route 1.575ns (75.253%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.817     1.817    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.518     2.335 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/Q
                         net (fo=55, routed)          1.575     3.911    datapath/rightChannelMemory/Q[3]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.077ns  (logic 0.518ns (24.939%)  route 1.559ns (75.061%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.817     1.817    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.518     2.335 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/Q
                         net (fo=30, routed)          1.559     3.894    datapath/leftChannelMemory/Q[8]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.063ns  (logic 0.456ns (22.104%)  route 1.607ns (77.896%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.819     1.819    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.456     2.275 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/Q
                         net (fo=63, routed)          1.607     3.882    datapath/leftChannelMemory/Q[2]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.053ns  (logic 0.456ns (22.214%)  route 1.597ns (77.786%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     2.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.745     1.745    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.456     2.201 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/Q
                         net (fo=37, routed)          1.597     3.798    datapath/rightChannelMemory/Q[0]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.141ns (35.180%)  route 0.260ns (64.820%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.613     0.613    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/Q
                         net (fo=47, routed)          0.260     1.013    datapath/rightChannelMemory/Q[5]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.141ns (24.521%)  route 0.434ns (75.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.639     0.639    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y130       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/Q
                         net (fo=25, routed)          0.434     1.214    datapath/rightChannelMemory/Q[9]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.141ns (22.472%)  route 0.486ns (77.528%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.639     0.639    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y130       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/Q
                         net (fo=40, routed)          0.486     1.266    datapath/rightChannelMemory/Q[6]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.164ns (24.162%)  route 0.515ns (75.838%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.638     0.638    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.164     0.802 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/Q
                         net (fo=55, routed)          0.515     1.316    datapath/leftChannelMemory/Q[3]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.141ns (20.704%)  route 0.540ns (79.296%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.639     0.639    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y130       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/Q
                         net (fo=25, routed)          0.540     1.320    datapath/leftChannelMemory/Q[9]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.141ns (20.141%)  route 0.559ns (79.859%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.639     0.639    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y130       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/Q
                         net (fo=40, routed)          0.559     1.339    datapath/leftChannelMemory/Q[6]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.164ns (21.835%)  route 0.587ns (78.165%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.638     0.638    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y129       FDRE (Prop_fdre_C_Q)         0.164     0.802 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/Q
                         net (fo=30, routed)          0.587     1.389    datapath/rightChannelMemory/Q[8]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.758ns  (logic 0.141ns (18.601%)  route 0.617ns (81.399%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.640     0.640    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y131       FDRE (Prop_fdre_C_Q)         0.141     0.781 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/Q
                         net (fo=63, routed)          0.617     1.398    datapath/rightChannelMemory/Q[2]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.790ns  (logic 0.141ns (17.850%)  route 0.649ns (82.150%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.613     0.613    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/Q
                         net (fo=47, routed)          0.649     1.403    datapath/leftChannelMemory/Q[5]
    RAMB18_X8Y51         RAMB18E1                                     r  datapath/leftChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.141ns (16.522%)  route 0.712ns (83.478%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.613     0.613    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y130       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/Q
                         net (fo=37, routed)          0.712     1.466    datapath/rightChannelMemory/Q[1]
    RAMB18_X8Y53         RAMB18E1                                     r  datapath/rightChannelMemory/sdp_bl.ramb18_dp_bl.ram18_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 3.632ns (42.233%)  route 4.969ns (57.767%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 fall edge)
                                                     40.688    40.688 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.688 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761    42.449    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000    42.449 f  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    44.292    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    44.388 f  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           3.125    47.513    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.536    51.050 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    51.050    ac_mclk
    U6                                                                f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1'  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.263ns (48.503%)  route 1.341ns (51.497%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout1_buf/O
                         net (fo=1, routed)           0.796     1.977    ac_mclk_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.237     3.214 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.214    ac_mclk
    U6                                                                r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  datapath/video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  datapath/video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  datapath/video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     6.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  datapath/video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  datapath/video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  datapath/video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  datapath/video_inst/dvid_inst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    datapath/video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  datapath/video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  datapath/video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  datapath/video_inst/dvid_inst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    datapath/video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  datapath/video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  datapath/video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/dvid_inst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  datapath/video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  datapath/video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/video_inst/dvid_inst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    datapath/video_inst/dvid_inst/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  datapath/video_inst/dvid_inst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  datapath/video_inst/dvid_inst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    datapath/video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  datapath/video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 4.066ns (69.511%)  route 1.783ns (30.489%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.819     5.520    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y120       FDRE (Prop_fdre_C_Q)         0.518     6.038 f  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           1.783     7.822    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.548    11.369 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.369    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 4.083ns (69.809%)  route 1.766ns (30.191%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.761     1.761    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.761 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.843     3.605    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.701 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.819     5.520    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y120       FDRE (Prop_fdre_C_Q)         0.518     6.038 f  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           1.766     7.804    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.565    11.369 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.369    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.643ns  (logic 0.988ns (60.141%)  route 0.655ns (39.859%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     1.819    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y120       FDRE (Prop_fdre_C_Q)         0.164     1.983 r  datapath/Audio_Codec/initialize_audio/twi_controller/rScl_reg/Q
                         net (fo=3, routed)           0.655     2.638    scl_IOBUF_inst/T
    W5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.462 r  scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.462    scl
    W5                                                                r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.988ns (59.975%)  route 0.659ns (40.025%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.610     0.610    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.610 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.155    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.181 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.639     1.819    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y120       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y120       FDRE (Prop_fdre_C_Q)         0.164     1.983 r  datapath/Audio_Codec/initialize_audio/twi_controller/rSda_reg/Q
                         net (fo=3, routed)           0.659     2.642    sda_IOBUF_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.466 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.466    sda
    V5                                                                r  sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.000 f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.680ns  (logic 2.056ns (15.030%)  route 11.624ns (84.970%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  switch_IBUF[0]_inst/O
                         net (fo=2, routed)           8.098     9.178    datapath/video_inst/vga_inst/column_counter/switch_IBUF[0]
    SLICE_X156Y136       LUT5 (Prop_lut5_I2_O)        0.124     9.302 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_10__1/O
                         net (fo=3, routed)           0.665     9.967    datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]_8
    SLICE_X156Y137       LUT2 (Prop_lut2_I0_O)        0.124    10.091 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_4__1/O
                         net (fo=33, routed)          0.529    10.620    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I0_O)        0.124    10.744 r  datapath/video_inst/vga_inst/column_counter/dc_bias[0]_i_2/O
                         net (fo=12, routed)          0.816    11.561    datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[3]_i_8__0_0
    SLICE_X160Y137       LUT3 (Prop_lut3_I1_O)        0.153    11.714 r  datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[3]_i_15/O
                         net (fo=3, routed)           0.875    12.589    datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[3]_i_15_n_0
    SLICE_X160Y137       LUT6 (Prop_lut6_I4_O)        0.327    12.916 r  datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[1]_i_4__1/O
                         net (fo=1, routed)           0.640    13.556    datapath/video_inst/vga_inst/column_counter/dc_bias_reg[1]_5
    SLICE_X160Y137       LUT6 (Prop_lut6_I4_O)        0.124    13.680 r  datapath/video_inst/vga_inst/column_counter/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    13.680    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]_0[0]
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.709     1.709    datapath/video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X160Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.547ns  (logic 2.611ns (19.277%)  route 10.936ns (80.723%))
  Logic Levels:           8  (IBUF=1 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           7.717     8.784    datapath/video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X156Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.908 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9/O
                         net (fo=11, routed)          0.314     9.222    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9_n_0
    SLICE_X156Y137       LUT3 (Prop_lut3_I0_O)        0.124     9.346 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=5, routed)           0.522     9.869    datapath/video_inst/vga_inst/scopeFace_inst/encoded_reg[8]
    SLICE_X156Y137       LUT2 (Prop_lut2_I1_O)        0.118     9.987 r  datapath/video_inst/vga_inst/scopeFace_inst/encoded[2]_i_2__0/O
                         net (fo=24, routed)          0.671    10.658    datapath/video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.352    11.010 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.831    11.841    datapath/video_inst/vga_inst/column_counter/encoded[2]_i_2__0
    SLICE_X158Y137       LUT5 (Prop_lut5_I0_O)        0.354    12.195 r  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_10/O
                         net (fo=1, routed)           0.290    12.485    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_10_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I0_O)        0.348    12.833 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_7__0/O
                         net (fo=1, routed)           0.590    13.423    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]_2
    SLICE_X158Y138       LUT6 (Prop_lut6_I5_O)        0.124    13.547 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.547    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X158Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708     1.708    datapath/video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X158Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.475ns  (logic 2.240ns (16.627%)  route 11.234ns (83.373%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           7.717     8.784    datapath/video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X156Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.908 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9/O
                         net (fo=11, routed)          0.314     9.222    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9_n_0
    SLICE_X156Y137       LUT3 (Prop_lut3_I0_O)        0.124     9.346 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=5, routed)           0.522     9.869    datapath/video_inst/vga_inst/scopeFace_inst/encoded_reg[8]
    SLICE_X156Y137       LUT2 (Prop_lut2_I1_O)        0.118     9.987 r  datapath/video_inst/vga_inst/scopeFace_inst/encoded[2]_i_2__0/O
                         net (fo=24, routed)          1.208    11.194    datapath/video_inst/vga_inst/scopeFace_inst/w_processQ_reg[0]_0
    SLICE_X161Y137       LUT3 (Prop_lut3_I0_O)        0.356    11.550 r  datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[3]_i_14__0/O
                         net (fo=2, routed)           0.812    12.363    datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[3]_i_14__0_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I0_O)        0.327    12.690 f  datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.661    13.351    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]_1
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.124    13.475 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_2__1/O
                         net (fo=1, routed)           0.000    13.475    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[3]_i_2__1_n_0
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.709     1.709    datapath/video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.440ns  (logic 2.465ns (18.345%)  route 10.974ns (81.655%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           7.717     8.784    datapath/video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X156Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.908 r  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9/O
                         net (fo=11, routed)          0.314     9.222    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9_n_0
    SLICE_X156Y137       LUT3 (Prop_lut3_I0_O)        0.124     9.346 r  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=5, routed)           0.522     9.869    datapath/video_inst/vga_inst/scopeFace_inst/encoded_reg[8]
    SLICE_X156Y137       LUT2 (Prop_lut2_I1_O)        0.118     9.987 f  datapath/video_inst/vga_inst/scopeFace_inst/encoded[2]_i_2__0/O
                         net (fo=24, routed)          0.671    10.658    datapath/video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.352    11.010 r  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.063    12.073    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X158Y138       LUT5 (Prop_lut5_I4_O)        0.352    12.425 f  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.687    13.112    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I5_O)        0.328    13.440 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.440    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X159Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708     1.708    datapath/video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X159Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.426ns  (logic 2.047ns (15.250%)  route 11.379ns (84.750%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           7.717     8.784    datapath/video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X156Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.908 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9/O
                         net (fo=11, routed)          0.314     9.222    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9_n_0
    SLICE_X156Y137       LUT3 (Prop_lut3_I0_O)        0.124     9.346 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=5, routed)           0.670    10.016    datapath/video_inst/vga_inst/column_counter/switch[0]
    SLICE_X157Y137       LUT5 (Prop_lut5_I0_O)        0.124    10.140 f  datapath/video_inst/vga_inst/column_counter/dc_bias[0]_i_8/O
                         net (fo=3, routed)           1.026    11.166    datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]_1
    SLICE_X159Y139       LUT6 (Prop_lut6_I4_O)        0.124    11.290 r  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9__1/O
                         net (fo=5, routed)           0.846    12.136    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9__1_n_0
    SLICE_X160Y139       LUT4 (Prop_lut4_I0_O)        0.152    12.288 r  datapath/video_inst/vga_inst/column_counter/dc_bias[1]_i_4__0/O
                         net (fo=1, routed)           0.806    13.094    datapath/video_inst/vga_inst/column_counter/dc_bias[1]_i_4__0_n_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I2_O)        0.332    13.426 r  datapath/video_inst/vga_inst/column_counter/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.426    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]_0[0]
    SLICE_X160Y139       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.711     1.711    datapath/video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X160Y139       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.404ns  (logic 2.491ns (18.588%)  route 10.912ns (81.412%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        1.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           7.717     8.784    datapath/video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X156Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.908 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9/O
                         net (fo=11, routed)          0.314     9.222    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9_n_0
    SLICE_X156Y137       LUT3 (Prop_lut3_I0_O)        0.124     9.346 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=5, routed)           0.522     9.869    datapath/video_inst/vga_inst/scopeFace_inst/encoded_reg[8]
    SLICE_X156Y137       LUT2 (Prop_lut2_I1_O)        0.118     9.987 r  datapath/video_inst/vga_inst/scopeFace_inst/encoded[2]_i_2__0/O
                         net (fo=24, routed)          0.671    10.658    datapath/video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.352    11.010 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.063    12.073    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X158Y138       LUT5 (Prop_lut5_I4_O)        0.352    12.425 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.625    13.050    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_2_n_0
    SLICE_X160Y138       LUT3 (Prop_lut3_I1_O)        0.354    13.404 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded[5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.404    datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded[5]_i_1__0_n_0
    SLICE_X160Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.710     1.710    datapath/video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X160Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[5]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.378ns  (logic 2.465ns (18.430%)  route 10.912ns (81.570%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        1.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           7.717     8.784    datapath/video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X156Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.908 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9/O
                         net (fo=11, routed)          0.314     9.222    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9_n_0
    SLICE_X156Y137       LUT3 (Prop_lut3_I0_O)        0.124     9.346 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=5, routed)           0.522     9.869    datapath/video_inst/vga_inst/scopeFace_inst/encoded_reg[8]
    SLICE_X156Y137       LUT2 (Prop_lut2_I1_O)        0.118     9.987 r  datapath/video_inst/vga_inst/scopeFace_inst/encoded[2]_i_2__0/O
                         net (fo=24, routed)          0.671    10.658    datapath/video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.352    11.010 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.063    12.073    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X158Y138       LUT5 (Prop_lut5_I4_O)        0.352    12.425 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.625    13.050    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_2_n_0
    SLICE_X160Y138       LUT3 (Prop_lut3_I1_O)        0.328    13.378 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded[4]_i_1__0/O
                         net (fo=1, routed)           0.000    13.378    datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded[4]_i_1__0_n_0
    SLICE_X160Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.710     1.710    datapath/video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X160Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/encoded_reg[4]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.264ns  (logic 2.465ns (18.588%)  route 10.799ns (81.412%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=3 LUT5=1)
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           7.717     8.784    datapath/video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X156Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.908 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9/O
                         net (fo=11, routed)          0.314     9.222    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9_n_0
    SLICE_X156Y137       LUT3 (Prop_lut3_I0_O)        0.124     9.346 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=5, routed)           0.522     9.869    datapath/video_inst/vga_inst/scopeFace_inst/encoded_reg[8]
    SLICE_X156Y137       LUT2 (Prop_lut2_I1_O)        0.118     9.987 r  datapath/video_inst/vga_inst/scopeFace_inst/encoded[2]_i_2__0/O
                         net (fo=24, routed)          0.671    10.658    datapath/video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.352    11.010 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.063    12.073    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X158Y138       LUT5 (Prop_lut5_I4_O)        0.352    12.425 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.511    12.936    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[3]_i_2_n_0
    SLICE_X157Y138       LUT3 (Prop_lut3_I0_O)        0.328    13.264 r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    13.264    datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias[0]_i_1__1_n_0
    SLICE_X157Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.708     1.708    datapath/video_inst/dvid_inst/TDMS_encoder_green/CLK
    SLICE_X157Y138       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.230ns  (logic 2.240ns (16.936%)  route 10.989ns (83.064%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=3 LUT6=2)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           7.717     8.784    datapath/video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X156Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.908 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9/O
                         net (fo=11, routed)          0.314     9.222    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9_n_0
    SLICE_X156Y137       LUT3 (Prop_lut3_I0_O)        0.124     9.346 f  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=5, routed)           0.522     9.869    datapath/video_inst/vga_inst/scopeFace_inst/encoded_reg[8]
    SLICE_X156Y137       LUT2 (Prop_lut2_I1_O)        0.118     9.987 r  datapath/video_inst/vga_inst/scopeFace_inst/encoded[2]_i_2__0/O
                         net (fo=24, routed)          1.208    11.194    datapath/video_inst/vga_inst/scopeFace_inst/w_processQ_reg[0]_0
    SLICE_X161Y137       LUT3 (Prop_lut3_I0_O)        0.356    11.550 r  datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[3]_i_14__0/O
                         net (fo=2, routed)           0.803    12.354    datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[3]_i_14__0_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I1_O)        0.327    12.681 f  datapath/video_inst/vga_inst/scopeFace_inst/dc_bias[2]_i_2__0/O
                         net (fo=1, routed)           0.425    13.106    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]_2
    SLICE_X162Y137       LUT6 (Prop_lut6_I3_O)        0.124    13.230 r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    13.230    datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.709     1.709    datapath/video_inst/dvid_inst/TDMS_encoder_red/CLK
    SLICE_X162Y137       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_red/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.184ns  (logic 2.235ns (16.957%)  route 10.948ns (83.043%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           7.717     8.784    datapath/video_inst/vga_inst/column_counter/switch_IBUF[1]
    SLICE_X156Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.908 r  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9/O
                         net (fo=11, routed)          0.314     9.222    datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_9_n_0
    SLICE_X156Y137       LUT3 (Prop_lut3_I0_O)        0.124     9.346 r  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_11/O
                         net (fo=5, routed)           0.522     9.869    datapath/video_inst/vga_inst/scopeFace_inst/encoded_reg[8]
    SLICE_X156Y137       LUT2 (Prop_lut2_I1_O)        0.118     9.987 f  datapath/video_inst/vga_inst/scopeFace_inst/encoded[2]_i_2__0/O
                         net (fo=24, routed)          0.671    10.658    datapath/video_inst/vga_inst/column_counter/encoded_reg[8]_0
    SLICE_X157Y137       LUT2 (Prop_lut2_I1_O)        0.352    11.010 r  datapath/video_inst/vga_inst/column_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.801    11.811    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[0]_1
    SLICE_X158Y139       LUT5 (Prop_lut5_I4_O)        0.326    12.137 f  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_2__1/O
                         net (fo=4, routed)           0.923    13.060    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X156Y139       LUT6 (Prop_lut6_I0_O)        0.124    13.184 r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    13.184    datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X156Y139       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.972     1.972    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          1.709     1.709    datapath/video_inst/dvid_inst/TDMS_encoder_blue/CLK
    SLICE_X156Y139       FDRE                                         r  datapath/video_inst/dvid_inst/TDMS_encoder_blue/dc_bias_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.231ns (17.239%)  route 1.109ns (82.761%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.183     1.339    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.910     0.910    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X157Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.231ns (17.006%)  route 1.127ns (82.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.201     1.358    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.909     0.909    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.231ns (17.006%)  route 1.127ns (82.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.201     1.358    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.909     0.909    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.231ns (17.006%)  route 1.127ns (82.994%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.201     1.358    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.909     0.909    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X158Y129       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.231ns (16.946%)  route 1.132ns (83.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.206     1.363    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.910     0.910    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.231ns (16.946%)  route 1.132ns (83.054%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.206     1.363    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.910     0.910    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.231ns (16.306%)  route 1.185ns (83.694%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.260     1.416    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.911     0.911    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X159Y131       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.231ns (15.553%)  route 1.254ns (84.447%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.328     1.485    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.883     0.883    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.231ns (15.553%)  route 1.254ns (84.447%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.328     1.485    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.883     0.883    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.231ns (15.553%)  route 1.254ns (84.447%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          0.926     1.111    datapath/video_inst/vga_inst/column_counter/reset_n_IBUF
    SLICE_X159Y131       LUT5 (Prop_lut5_I4_O)        0.045     1.156 r  datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.328     1.485    datapath/video_inst/vga_inst/column_counter/w_processQ[9]_i_1__0_n_0
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.022     1.022    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=75, routed)          0.883     0.883    datapath/video_inst/vga_inst/column_counter/CLK
    SLICE_X155Y130       FDRE                                         r  datapath/video_inst/vga_inst/column_counter/w_processQ_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.386ns  (logic 1.212ns (14.449%)  route 7.175ns (85.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         3.196     8.386    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699     5.194    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.386ns  (logic 1.212ns (14.449%)  route 7.175ns (85.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         3.196     8.386    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y121       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699     5.194    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y121       FDSE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.386ns  (logic 1.212ns (14.449%)  route 7.175ns (85.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         3.196     8.386    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.699     5.194    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/state_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.972ns  (logic 1.212ns (15.200%)  route 6.760ns (84.800%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         2.782     7.972    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X156Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     5.191    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X156Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.639ns  (logic 1.212ns (15.864%)  route 6.427ns (84.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         2.448     7.639    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     5.191    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.639ns  (logic 1.212ns (15.864%)  route 6.427ns (84.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         2.448     7.639    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     5.191    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.639ns  (logic 1.212ns (15.864%)  route 6.427ns (84.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         2.448     7.639    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     5.191    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.639ns  (logic 1.212ns (15.864%)  route 6.427ns (84.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         2.448     7.639    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     5.191    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.639ns  (logic 1.212ns (15.864%)  route 6.427ns (84.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         2.448     7.639    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     5.191    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.639ns  (logic 1.212ns (15.864%)  route 6.427ns (84.136%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         1.062     1.062 f  reset_n_IBUF_inst/O
                         net (fo=83, routed)          3.979     5.040    datapath/Audio_Codec/audio_inout/reset_n_IBUF
    SLICE_X149Y128       LUT1 (Prop_lut1_I0_O)        0.150     5.190 r  datapath/Audio_Codec/audio_inout/sdp_bl.ramb18_dp_bl.ram18_bl_i_1/O
                         net (fo=121, routed)         2.448     7.639    datapath/Audio_Codec/initialize_audio/SR[0]
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.643     1.643    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     1.643 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     3.404    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.495 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         1.696     5.191    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X159Y123       FDRE                                         r  datapath/Audio_Codec/initialize_audio/initA_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.367%)  route 0.296ns (54.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    sda_IOBUF_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.296     0.541    datapath/Audio_Codec/initialize_audio/twi_controller/sda_IBUF
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.913     2.415    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y117       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dSda_reg/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.263ns (47.033%)  route 0.296ns (52.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    scl_IOBUF_inst/IO
    W5                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.296     0.558    datapath/Audio_Codec/initialize_audio/twi_controller/scl_IBUF
    SLICE_X162Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911     2.413    datapath/Audio_Codec/initialize_audio/twi_controller/CLK
    SLICE_X162Y119       FDRE                                         r  datapath/Audio_Codec/initialize_audio/twi_controller/dScl_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.186ns (12.358%)  route 1.318ns (87.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=83, routed)          1.318     1.504    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     2.410    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/stb_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.186ns (12.358%)  route 1.318ns (87.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=83, routed)          1.318     1.504    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/stb_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     2.410    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y121       FDRE                                         r  datapath/Audio_Codec/initialize_audio/stb_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.186ns (11.596%)  route 1.417ns (88.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=83, routed)          1.417     1.603    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.907     2.409    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.186ns (11.596%)  route 1.417ns (88.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=83, routed)          1.417     1.603    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.907     2.409    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.186ns (11.596%)  route 1.417ns (88.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=83, routed)          1.417     1.603    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.907     2.409    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.186ns (11.596%)  route 1.417ns (88.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=83, routed)          1.417     1.603    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.907     2.409    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X158Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.748%)  route 1.544ns (89.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=83, routed)          1.544     1.730    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     2.410    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.186ns (10.748%)  route 1.544ns (89.252%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  reset_n_IBUF_inst/O
                         net (fo=83, routed)          1.544     1.730    datapath/Audio_Codec/initialize_audio/reset_n_IBUF
    SLICE_X160Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.879     0.879    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.000     0.879 r  datapath/Audio_Codec/audiocodec_master_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     1.473    datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.502 r  datapath/Audio_Codec/audiocodec_master_clock/inst/clkout2_buf/O
                         net (fo=115, routed)         0.908     2.410    datapath/Audio_Codec/initialize_audio/CLK
    SLICE_X160Y122       FDRE                                         r  datapath/Audio_Codec/initialize_audio/data_i_reg[3]/C





