// Title Section Start
// Verilog testbench Mux2_1_TB
// Generated by HDLGen, Github https://github.com/HDLGen-ChatGPT/HDLGen-ChatGPT, on 24-September-2024 at 12:57

// Component Name : Mux2_1
// Title          : Mux2_1

// Author(s)      : Luke Canny
// Organisation   : University of Galway
// Email          : l.canny3@universityofgalway.ie
// Date           : 24/09/2024

// Description    : refer to component hdl model for function description and signal dictionary
// Title Section End
module Mux2_1_TB();

// testbench signal declarations
integer testNo; // aids locating test in simulation waveform
reg endOfSim; // assert at end of simulation to highlight simuation done. Stops clk signal generation.

// Typically use the same signal names as in the Verilog module

reg  dIn0;
reg  dIn1;
reg  sel;
wire  dOut;

parameter  period = 20; // 20 ns
initial endOfSim = 1'b0;
 
Mux2_1 UUT
	(
	.dIn0 (dIn0), 
	.dIn1 (dIn1), 
	.sel (sel), 
	.dOut (dOut)
	);

initial
begin
$timeformat(-9, 2, " ns", 20);
$display("Simulation start :: time is %0t",$time);

// Default input signal values
testNo = 0;
dIn0 = 1'b0;
dIn1 = 1'b0;
sel = 1'b0;

// START Testbench stimulus

// BEGIN Test Number 1
testNo = 1; // Select Datapath 0 with Value of 0
dIn0 = 1'b0;
dIn1 = 1'b1;
sel = 1'b0;
#(1 * period);
if (dOut !== 1'b0)
	 $display("TestNo 1 dOut mismatch");
// END Test Number 1

// BEGIN Test Number 2
testNo = 2; // Select Datapath 1 with Value of 1
dIn0 = 1'b0;
dIn1 = 1'b1;
sel = 1'b1;
#(1 * period);
if (dOut !== 1'b1)
	 $display("TestNo 2 dOut mismatch");
// END Test Number 2

// BEGIN Test Number 3
testNo = 3; // Select Datapath 0 with Value of 1
dIn0 = 1'b1;
dIn1 = 1'b0;
sel = 1'b0;
#(1 * period);
if (dOut !== 1'b1)
	 $display("TestNo 3 dOut mismatch");
// END Test Number 3

// BEGIN Test Number 3
testNo = 3; // Select Datapath 1 with Value of 0
dIn0 = 1'b1;
dIn1 = 1'b0;
sel = 1'b1;
#(1 * period);
if (dOut !== 1'b0)
	 $display("TestNo 3 dOut mismatch");
// END Test Number 3

// END Testbench stimulus

// Print simulation runtime in ns
$display("Simulation end time is %0t ns",$time);
endOfSim = 1'b1; // Stop CLK signal

end
endmodule