module wideexpr_00775(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 4'sb1100;
  assign y1 = ~|((ctrl[5]?($signed($unsigned(1'sb1)))>>>(($signed((ctrl[3]?6'sb100011:3'sb011)))<<(s5)):$signed(((-(1'sb0))&($signed(5'b00110)))<<((+(s6))>>($signed(u5))))));
  assign y2 = (ctrl[3]?(ctrl[3]?s0:(s1)>>(((+(s1))^~($signed(6'sb111011)))>>>((ctrl[1]?$unsigned(|(($signed(s6))<<<($signed(s2)))):3'sb011)))):{2{3'sb101}});
  assign y3 = 2'sb11;
  assign y4 = $unsigned(s3);
  assign y5 = {s7,(1'sb0)>>>((ctrl[6]?(((s4)-(s2))<<<((ctrl[5]?4'b1110:u3)))>>>(($signed(u1))^~(s6)):s2)),($signed(~|({$signed(2'sb01),+(6'sb100010),!(u6)})))>>>(~|((s2)-((ctrl[1]?(6'sb000100)+(s4):(4'sb1111)-(s6)))))};
  assign y6 = {3'sb001,$signed($signed((ctrl[1]?(ctrl[3]?s2:6'sb010010):(ctrl[6]?1'sb1:s4))))};
  assign y7 = ({(1'sb1)^~(2'sb11),{4{(ctrl[6]?s1:-(($unsigned((u7)!=(s3)))|($signed((2'b01)|(s4)))))}}})>>>({(((ctrl[0]?1'sb0:(-(s2))^~((4'sb1001)&((s1)>>(5'sb01101)))))>>>(~&({-((u7)^~(u4)),$signed(-(5'b01010))})))>>>({1{$unsigned(s6)}}),3'sb101,$signed(s1)});
endmodule
