#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 12 16:22:36 2021
# Process ID: 15952
# Current directory: D:/Vivado/shudianzuoye/RegStack/RegStack.runs/synth_1
# Command line: vivado.exe -log dcen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dcen.tcl
# Log file: D:/Vivado/shudianzuoye/RegStack/RegStack.runs/synth_1/dcen.vds
# Journal file: D:/Vivado/shudianzuoye/RegStack/RegStack.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source dcen.tcl -notrace
Command: synth_design -top dcen -part xc7a100tcsg324-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 429.957 ; gain = 97.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dcen' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/REG.v:21]
INFO: [Synth 8-6157] synthesizing module 'Reg' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/REG.v:48]
WARNING: [Synth 8-5788] Register REG_Files_reg[31] in module Reg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/REG.v:61]
INFO: [Synth 8-6155] done synthesizing module 'Reg' (1#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/REG.v:48]
INFO: [Synth 8-6157] synthesizing module 'dingceng' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'zcA' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:70]
INFO: [Synth 8-6155] done synthesizing module 'zcA' (2#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:70]
INFO: [Synth 8-6157] synthesizing module 'zcB' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:84]
INFO: [Synth 8-6155] done synthesizing module 'zcB' (3#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:84]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:146]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:131]
INFO: [Synth 8-6157] synthesizing module 'zcF' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:98]
INFO: [Synth 8-6155] done synthesizing module 'zcF' (5#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:98]
INFO: [Synth 8-6157] synthesizing module 'jcqFR' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:112]
INFO: [Synth 8-6155] done synthesizing module 'jcqFR' (6#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:112]
INFO: [Synth 8-6157] synthesizing module 'fpq' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:166]
INFO: [Synth 8-6155] done synthesizing module 'fpq' (7#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:166]
INFO: [Synth 8-6157] synthesizing module 'threeone' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:53]
INFO: [Synth 8-6155] done synthesizing module 'threeone' (8#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:53]
INFO: [Synth 8-6157] synthesizing module 'smgsm' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:188]
INFO: [Synth 8-226] default block is never used [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:205]
INFO: [Synth 8-226] default block is never used [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:219]
INFO: [Synth 8-226] default block is never used [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:233]
INFO: [Synth 8-6155] done synthesizing module 'smgsm' (9#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:188]
INFO: [Synth 8-6155] done synthesizing module 'dingceng' (10#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dcen' (11#1) [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/REG.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 486.133 ; gain = 153.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 486.133 ; gain = 153.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 486.133 ; gain = 153.312
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/constrs_1/new/ysqyj.xdc]
Finished Parsing XDC File [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/constrs_1/new/ysqyj.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/constrs_1/new/ysqyj.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dcen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dcen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.770 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 835.770 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 835.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 835.770 ; gain = 502.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 835.770 ; gain = 502.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 835.770 ; gain = 502.949
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "REG_Files_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_Files_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLK" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALU_F_reg' [D:/Vivado/shudianzuoye/RegStack/RegStack.srcs/sources_1/new/ALU.v:147]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 835.770 ; gain = 502.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 35    
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module zcA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module zcB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 2     
Module zcF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module jcqFR 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module fpq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module threeone 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module smgsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "kk/gg/CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hh/\REG_Files_reg[0][3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 835.770 ; gain = 502.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 838.137 ; gain = 505.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 839.578 ; gain = 506.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 859.160 ; gain = 526.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 859.160 ; gain = 526.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 859.160 ; gain = 526.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 859.160 ; gain = 526.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 859.160 ; gain = 526.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 859.160 ; gain = 526.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 859.160 ; gain = 526.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     5|
|2     |CARRY4 |    26|
|3     |LUT1   |    12|
|4     |LUT2   |    98|
|5     |LUT3   |    53|
|6     |LUT4   |   142|
|7     |LUT5   |   189|
|8     |LUT6   |   766|
|9     |MUXF7  |   272|
|10    |FDCE   |  1022|
|11    |FDPE   |    51|
|12    |FDRE   |    32|
|13    |LD     |    32|
|14    |IBUF   |    28|
|15    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |  2748|
|2     |  hh     |Reg      |  1865|
|3     |  kk     |dingceng |   829|
|4     |    aa   |zcA      |   331|
|5     |    bb   |zcB      |   331|
|6     |    cc   |ALU      |    91|
|7     |    dd   |zcF      |    32|
|8     |    ee   |jcqFR    |     5|
|9     |    ff   |smgsm    |    14|
|10    |    gg   |fpq      |    25|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 859.160 ; gain = 526.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 859.160 ; gain = 176.703
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 859.160 ; gain = 526.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 863.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 863.602 ; gain = 543.602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 863.602 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/shudianzuoye/RegStack/RegStack.runs/synth_1/dcen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dcen_utilization_synth.rpt -pb dcen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 12 16:23:38 2021...
