>> Start test!
>> Start test!
------------------------

------------------------

out => real : 0.0137939 imag : 0.0158997
out => real : 1.01883 imag : 1.02203
out => real : 1.96545 imag : 2.01804
out => real : 3.0097 imag : 3.0076
out => real : 4.0072 imag : 3.98483
out => real : 5.04614 imag : 4.98361
out => real : 5.98221 imag : 6.01318
out => real : 7.0192 imag : 7.01355
out => real : 7.99924 imag : 7.98877
out => real : 9.01395 imag : 9.01382
out => real : 9.96323 imag : 10.0507
out => real : 11.0219 imag : 11.0084
out => real : 12.0092 imag : 12.0249
out => real : 13.0036 imag : 12.9921
out => real : 13.9876 imag : 14.0374
out => real : 14.9973 imag : 14.9877
out => real : 15.976 imag : -15.9983
out => real : -15.0112 imag : -14.9825
out => real : -13.9769 imag : -14.0342
out => real : -12.9869 imag : -13.0042
out => real : -11.9952 imag : -11.9602
out => real : -10.9554 imag : -10.9844
out => real : -9.95935 imag : -10.0154
out => real : -8.96515 imag : -9.01779
out => real : -8.00894 imag : -7.99396
out => real : -7.01294 imag : -7.0336
out => real : -6.00473 imag : -5.99619
out => real : -5.03058 imag : -4.96695
out => real : -3.98148 imag : -4.01682
out => real : -2.97134 imag : -2.99496
out => real : -2.0098 imag : -2.01608
out => real : -0.988647 imag : -1.00153
out => real : 0.000762939 imag : -0.00546265
out => real : 1.01062 imag : 1.01675
out => real : 2.00208 imag : 2.00894
out => real : 2.99289 imag : 2.9881
out => real : 4.04187 imag : 4.00531
out => real : 5.00607 imag : 5.03818
out => real : 5.99817 imag : 6.02545
out => real : 6.99261 imag : 6.95456
out => real : 8.01556 imag : 7.95374
out => real : 9.01996 imag : 8.99973
out => real : 10.0144 imag : 10.0052
out => real : 11.0214 imag : 11.0479
out => real : 12.009 imag : 11.989
out => real : 12.9875 imag : 12.9778
out => real : 13.9962 imag : 14.0335
out => real : 15.0608 imag : 15.0219
out => real : -15.9832 imag : -15.9765
out => real : -14.9749 imag : -15.0359
out => real : -14.0229 imag : -13.9753
out => real : -13.0031 imag : -12.985
out => real : -12.0081 imag : -11.9933
out => real : -10.9754 imag : -10.9873
out => real : -9.98239 imag : -9.96207
out => real : -8.97 imag : -9.01474
out => real : -8.01239 imag : -8.00458
out => real : -6.97269 imag : -7.01547
out => real : -6.02237 imag : -6.02509
out => real : -4.98172 imag : -4.99829
out => real : -4.02838 imag : -4.03824
out => real : -3.01718 imag : -3.01556
out => real : -2.00748 imag : -1.95166
out => real : -1.01154 imag : -1.01862
out => real : -0.0122375 imag : -0.0307007
out => real : 1.02942 imag : 0.981628
out => real : 1.97845 imag : 1.99194
out => real : 2.95917 imag : 3.04178
out => real : 3.98557 imag : 4.00967
out => real : 4.97476 imag : 5.00931
out => real : 5.98962 imag : 6.01053
out => real : 7.01782 imag : 7.004
out => real : 7.98093 imag : 8.00137
out => real : 8.96671 imag : 8.98996
out => real : 9.98318 imag : 9.99759
out => real : 10.9903 imag : 11.0049
out => real : 11.9897 imag : 12.0114
out => real : 13.0129 imag : 13.0002
out => real : 13.9806 imag : 13.9897
out => real : 14.9866 imag : 15.034
out => real : -15.9807 imag : -15.981
out => real : -14.9948 imag : -15.0239
out => real : -14.0483 imag : -13.9532
out => real : -13.0022 imag : -13.0303
out => real : -11.9525 imag : -11.9463
out => real : -11.0257 imag : -11.0009
out => real : -10.0303 imag : -10.0151
out => real : -9.01089 imag : -8.96619
out => real : -8.00656 imag : -7.98004
out => real : -7.00235 imag : -7.01126
out => real : -5.99786 imag : -5.96902
out => real : -4.9765 imag : -5.00842
out => real : -3.98779 imag : -3.98499
out => real : -3.00781 imag : -2.97635
out => real : -1.9892 imag : -2.00208
out => real : -0.998993 imag : -1.00531
out => real : -0.00341797 imag : -0.00942993
out => real : 1.01974 imag : 0.975555
out => real : 2.00961 imag : 2.05798
out => real : 3.00839 imag : 2.9747
out => real : 3.98941 imag : 4.01999
out => real : 5.00583 imag : 5.01193
out => real : 6.00806 imag : 6.03421
out => real : 6.98376 imag : 7.02377
out => real : 7.94202 imag : 7.99142
out => real : 8.9765 imag : 8.97635
out => real : 9.93646 imag : 10.0196
out => real : 10.9674 imag : 11.0133
out => real : 12.0005 imag : 11.9823
out => real : 12.9853 imag : 12.9844
out => real : 14.0116 imag : 13.9936
out => real : 15.021 imag : 14.9639
out => real : -15.9903 imag : 15.9781
out => real : -14.9958 imag : -14.9997
out => real : -13.9635 imag : -14.0251
out => real : -13.0042 imag : -12.9855
out => real : -11.9433 imag : -11.9913
out => real : -11.0076 imag : -11.005
out => real : -10.0079 imag : -10.0125
out => real : -8.99655 imag : -9.03296
out => real : -8.05386 imag : -7.96542
out => real : -6.98093 imag : -6.97723
out => real : -5.97369 imag : -5.98868
out => real : -4.98364 imag : -5.02707
out => real : -3.97174 imag : -3.97635
out => real : -2.9989 imag : -2.98895
out => real : -1.97894 imag : -1.99493
out => real : -1.00162 imag : -0.999176
out => real : 0.0124512 imag : -0.02771
out => real : 0.994385 imag : 1.00415
out => real : 1.97946 imag : 2.01813
out => real : 3.02731 imag : 2.97107
out => real : 4.03455 imag : 3.99097
out => real : 4.98157 imag : 4.98563
out => real : 5.99249 imag : 6.00626
out => real : 7.01654 imag : 7.00711
out => real : 7.97446 imag : 7.98508
out => real : 8.96606 imag : 8.99069
out => real : 9.94269 imag : 9.97327
out => real : 10.9998 imag : 11.0104
out => real : 12.025 imag : 12.0017
out => real : 12.969 imag : 12.9588
out => real : 13.9665 imag : 13.9956
out => real : 15.0178 imag : 14.9933
out => real : -15.99 imag : 15.9829
out => real : -14.9589 imag : -15.0162
out => real : -14.0093 imag : -13.9867
out => real : -12.9823 imag : -13.0022
out => real : -12.0135 imag : -11.9453
out => real : -11.0135 imag : -11.0525
out => real : -9.98862 imag : -9.98004
out => real : -9.0535 imag : -9.03314
out => real : -7.99249 imag : -7.99155
out => real : -6.99039 imag : -7.04703
out => real : -6.02731 imag : -6.026
out => real : -5.005 imag : -5.04398
out => real : -3.96259 imag : -4.02432
out => real : -3.00571 imag : -3.03232
out => real : -1.97421 imag : -1.99081
out => real : -0.980164 imag : -0.959259
------------------------
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_channel_gen_top glbl -Oenable_linking_all_libraries -prj channel_gen.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s channel_gen 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_fmul_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fmul_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_fpext_32ns_64_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fpext_32ns_64_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_flog_32ns_32ns_32_5_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_flog_32ns_32ns_32_5_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_sitodp_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_sitodp_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/ip/xil_defaultlib/channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_channel_gen_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/AESL_axi_s_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/AESL_axi_s_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_59_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_59_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_pow_generic_double_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_pow_generic_double_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_seedInitialization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_seedInitialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_rand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_rand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_169_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_169_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_183_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_183_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_143_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_143_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_156_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_156_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_117_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_117_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_130_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_130_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_196_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_196_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_209_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_209_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_regslice_both
INFO: [VRFC 10-311] analyzing module channel_gen_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_54s_69ns_122_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_54s_69ns_122_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_13s_71s_71_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_13s_71s_71_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_43ns_36ns_79_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_43ns_36ns_79_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_49ns_44ns_93_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_49ns_44ns_93_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_50ns_50ns_100_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_50ns_50ns_100_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_32s_32ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_32s_32ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_faddfsub_32ns_32ns_32_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_fmul_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fmul_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fdiv_32ns_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_fpext_32ns_64_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fpext_32ns_64_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fcmp_32ns_32ns_1_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_flog_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_flog_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_20s_20s_35_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_20s_20s_35_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_20s_20ns_35_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_20s_20ns_35_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_sitodp_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_sitodp_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_sdiv_9ns_32ns_8_13_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_sdiv_9ns_32ns_8_13_seq_1_divseq
INFO: [VRFC 10-311] analyzing module channel_gen_sdiv_9ns_32ns_8_13_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_sdiv_32ns_9s_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_sdiv_32ns_9s_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module channel_gen_sdiv_32ns_9s_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_32ns_32ns_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_32ns_32ns_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_20s_20s_40_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_20s_20s_40_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_55s_57ns_111_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_55s_57ns_111_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mac_muladd_16s_15ns_19s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module channel_gen_mac_muladd_16s_15ns_19s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_seedInitialization_Pipeline_SEED_INIT_LOOP_rngMT19937ICN_uniformRNG_mt_odd_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_rand_rngMT19937ICN_uniformRNG_mt_even_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_mul_20s_15ns_35_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_mul_20s_15ns_35_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module channel_gen_mul_mul_20s_15ns_35_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_183_12_weight_6taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_183_12_weight_6taps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mux_32_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mux_32_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mux_42_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mux_42_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_mul_mul_16s_20s_35_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_mul_mul_16s_20s_35_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module channel_gen_mul_mul_16s_20s_35_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_channel_gen_Pipeline_VITIS_LOOP_209_15_weight_9taps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_channel_gen_Pipeline_VITIS_LOOP_209_15_weight_9taps
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_x_real_6taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_x_real_6taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_n_6taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_n_6taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_x_real_9taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_x_real_9taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_n_9taps_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_n_9taps_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_fifo_w20_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_gen_fifo_w20_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module channel_gen_fifo_w20_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'm_axis_result_tdata' [/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen_fpext_32ns_64_1_no_dsp_1.v:29]
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_pkg
Compiling package floating_point_v7_1_12.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_17.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_table_pkg
Compiling package floating_point_v7_1_12.flt_log_l_block_pkg
Compiling package floating_point_v7_1_12.vt2mutils
Compiling package floating_point_v7_1_12.vt2mcomps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.channel_gen_x_real_6taps_V
Compiling module xil_defaultlib.channel_gen_n_6taps_V
Compiling module xil_defaultlib.channel_gen_x_real_9taps_V
Compiling module xil_defaultlib.channel_gen_n_9taps_V
Compiling module xil_defaultlib.channel_gen_flow_control_loop_pi...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_pow_generic_double_s...
Compiling module xil_defaultlib.channel_gen_pow_generic_double_s...
Compiling module xil_defaultlib.channel_gen_pow_generic_double_s...
Compiling module xil_defaultlib.channel_gen_mul_54s_69ns_122_1_1...
Compiling module xil_defaultlib.channel_gen_mul_13s_71s_71_1_1(N...
Compiling module xil_defaultlib.channel_gen_mul_43ns_36ns_79_1_1...
Compiling module xil_defaultlib.channel_gen_mul_49ns_44ns_93_1_1...
Compiling module xil_defaultlib.channel_gen_mul_50ns_50ns_100_1_...
Compiling module xil_defaultlib.channel_gen_mac_muladd_16s_15ns_...
Compiling module xil_defaultlib.channel_gen_mac_muladd_16s_15ns_...
Compiling module xil_defaultlib.channel_gen_pow_generic_double_s
Compiling module xil_defaultlib.channel_gen_rand_rngMT19937ICN_u...
Compiling module xil_defaultlib.channel_gen_seedInitialization_P...
Compiling module xil_defaultlib.channel_gen_mul_32s_32ns_32_1_1(...
Compiling module xil_defaultlib.channel_gen_seedInitialization_P...
Compiling module xil_defaultlib.channel_gen_seedInitialization
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_12.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=14,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.addsub_logic [\addsub_logic(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_12.addsub [\addsub(c_xdevicefamily="zynqupl...]
Compiling architecture rtl of entity floating_point_v7_1_12.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_12.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=27,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_12.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_faddfsub_32ns_32ns_3...
Compiling module xil_defaultlib.channel_gen_faddfsub_32ns_32ns_3...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_fmul_32ns_32ns_32_2_...
Compiling module xil_defaultlib.channel_gen_fmul_32ns_32ns_32_2_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_fmul_32ns_32ns_32_2_...
Compiling module xil_defaultlib.channel_gen_fmul_32ns_32ns_32_2_...
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_fdiv_32ns_32ns_32_6_...
Compiling module xil_defaultlib.channel_gen_fdiv_32ns_32ns_32_6_...
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_fpext_32ns_64_1_no_d...
Compiling module xil_defaultlib.channel_gen_fpext_32ns_64_1_no_d...
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_12.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_fcmp_32ns_32ns_1_1_n...
Compiling module xil_defaultlib.channel_gen_fcmp_32ns_32ns_1_1_n...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_fsqrt_32ns_32ns_32_6...
Compiling module xil_defaultlib.channel_gen_fsqrt_32ns_32ns_32_6...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,fast_input=true)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_specialcase [\flt_log_specialcase(c_xdevicefa...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.twos_comp [\twos_comp(c_data_width=25,c_has...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_single_one_detect [\flt_log_single_one_detect(width...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_inproc [\flt_log_inproc(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001100")(0,7)\]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_scaled_adder [\ccm_scaled_adder(a_width=35,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_exp [\flt_log_exp(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=4,bi_width=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=6,bi_width=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_rr_mul [\flt_log_rr_mul(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_pt_log_L_block [\flt_pt_log_L_block(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=41,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_rr [\flt_log_rr(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=47,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_taylor [\flt_log_taylor(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_lead_zero_encode [\flt_log_lead_zero_encode(c_xdev...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_shift_msb_first [\flt_log_shift_msb_first(c_a_wid...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_log_normalize [\flt_log_normalize(c_xdevicefami...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_norm [\flt_log_norm(c_xdevicefamily="z...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_rnd [\flt_log_rnd(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_recomb [\flt_log_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log [\flt_log(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_flog_32ns_32ns_32_5_...
Compiling module xil_defaultlib.channel_gen_flog_32ns_32ns_32_5_...
Compiling module xil_defaultlib.channel_gen_rand
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_mux_32_20_1_1(ID=1,d...
Compiling module xil_defaultlib.channel_gen_mux_42_20_1_1(ID=1,d...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_mul_20s_20s_35_1_1(N...
Compiling module xil_defaultlib.channel_gen_mul_mul_20s_15ns_35_...
Compiling module xil_defaultlib.channel_gen_mul_mul_20s_15ns_35_...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_mul_20s_20ns_35_1_1(...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_mul_mul_16s_20s_35_4...
Compiling module xil_defaultlib.channel_gen_mul_mul_16s_20s_35_4...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling module xil_defaultlib.channel_gen_channel_gen_Pipeline...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=55,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=8,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=29,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_ddiv_64ns_64ns_64_11...
Compiling module xil_defaultlib.channel_gen_ddiv_64ns_64ns_64_11...
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_12.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=54,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_12.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_sitodp_32ns_64_2_no_...
Compiling module xil_defaultlib.channel_gen_sitodp_32ns_64_2_no_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=49,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=43,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=41)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=39,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=22,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=30,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=34,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=36,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=33)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=38,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=40,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=38,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=42,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=44,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=48,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=50,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=52,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=56,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=58,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=7,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=7,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=7,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.channel_gen_dsqrt_64ns_64ns_64_1...
Compiling module xil_defaultlib.channel_gen_dsqrt_64ns_64ns_64_1...
Compiling module xil_defaultlib.channel_gen_sdiv_9ns_32ns_8_13_s...
Compiling module xil_defaultlib.channel_gen_sdiv_9ns_32ns_8_13_s...
Compiling module xil_defaultlib.channel_gen_mul_32s_32s_32_1_1(N...
Compiling module xil_defaultlib.channel_gen_sdiv_32ns_9s_32_36_s...
Compiling module xil_defaultlib.channel_gen_sdiv_32ns_9s_32_36_s...
Compiling module xil_defaultlib.channel_gen_mul_32ns_32ns_63_1_1...
Compiling module xil_defaultlib.channel_gen_mul_20s_20s_40_1_1(N...
Compiling module xil_defaultlib.channel_gen_mul_55s_57ns_111_1_1...
Compiling module xil_defaultlib.channel_gen_fifo_w20_d2_S_shiftR...
Compiling module xil_defaultlib.channel_gen_fifo_w20_d2_S
Compiling module xil_defaultlib.channel_gen_regslice_both(DataWi...
Compiling module xil_defaultlib.channel_gen_regslice_both(DataWi...
Compiling module xil_defaultlib.channel_gen_regslice_both(DataWi...
Compiling module xil_defaultlib.channel_gen
Compiling module xil_defaultlib.fifo(DEPTH=167,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=167)
Compiling module xil_defaultlib.fifo(DEPTH=167,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_data_in
Compiling module xil_defaultlib.fifo(DEPTH=161,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=161)
Compiling module xil_defaultlib.fifo(DEPTH=161,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_data_out
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=83)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_channel_gen_top
Compiling module work.glbl
Built simulation snapshot channel_gen

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/xsim.dir/channel_gen/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  1 00:03:51 2022...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/channel_gen/xsim_script.tcl
# xsim {channel_gen} -autoloadwcfg -tclbatch {channel_gen.tcl}
Time resolution is 1 ps
source channel_gen.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "150000"
// RTL Simulation : 1 / 1 [n/a] @ "317630000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 317750 ns : File "/mnt/HLSNAS/g110064539/channel_src/channel/project/solution1/sim/verilog/channel_gen.autotb.v" Line 355
## quit
INFO: [Common 17-206] Exiting xsim at Thu Sep  1 00:04:02 2022...
>> Start test!
>> Start test!
------------------------
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'x' on portdata_out, possible cause: There are uninitialized variables in the C design.

------------------------

out => real : 0.0137939 imag : 0.0158997
out => real : 1.01883 imag : 1.02203
out => real : 1.96545 imag : 2.01804
out => real : 3.0097 imag : 3.0076
out => real : 4.0072 imag : 3.98483
out => real : 5.04614 imag : 4.98361
out => real : 5.98221 imag : 6.01318
out => real : 7.0192 imag : 7.01355
out => real : 7.99924 imag : 7.98877
out => real : 9.01395 imag : 9.01382
out => real : 9.96323 imag : 10.0507
out => real : 11.0219 imag : 11.0084
out => real : 12.0092 imag : 12.0249
out => real : 13.0036 imag : 12.9921
out => real : 13.9876 imag : 14.0374
out => real : 14.9973 imag : 14.9877
out => real : 15.976 imag : -15.9983
out => real : -15.0112 imag : -14.9825
out => real : -13.9769 imag : -14.0342
out => real : -12.9869 imag : -13.0042
out => real : -11.9952 imag : -11.9602
out => real : -10.9554 imag : -10.9844
out => real : -9.95935 imag : -10.0154
out => real : -8.96515 imag : -9.01779
out => real : -8.00894 imag : -7.99396
out => real : -7.01294 imag : -7.0336
out => real : -6.00473 imag : -5.99619
out => real : -5.03058 imag : -4.96695
out => real : -3.98148 imag : -4.01682
out => real : -2.97134 imag : -2.99496
out => real : -2.0098 imag : -2.01608
out => real : -0.988647 imag : -1.00153
out => real : 0.000762939 imag : -0.00546265
out => real : 1.01062 imag : 1.01675
out => real : 2.00208 imag : 2.00894
out => real : 2.99289 imag : 2.9881
out => real : 4.04187 imag : 4.00531
out => real : 5.00607 imag : 5.03818
out => real : 5.99817 imag : 6.02545
out => real : 6.99261 imag : 6.95456
out => real : 8.01556 imag : 7.95374
out => real : 9.01996 imag : 8.99973
out => real : 10.0144 imag : 10.0052
out => real : 11.0214 imag : 11.0479
out => real : 12.009 imag : 11.989
out => real : 12.9875 imag : 12.9778
out => real : 13.9962 imag : 14.0335
out => real : 15.0608 imag : 15.0219
out => real : -15.9832 imag : -15.9765
out => real : -14.9749 imag : -15.0359
out => real : -14.0229 imag : -13.9753
out => real : -13.0031 imag : -12.985
out => real : -12.0081 imag : -11.9933
out => real : -10.9754 imag : -10.9873
out => real : -9.98239 imag : -9.96207
out => real : -8.97 imag : -9.01474
out => real : -8.01239 imag : -8.00458
out => real : -6.97269 imag : -7.01547
out => real : -6.02237 imag : -6.02509
out => real : -4.98172 imag : -4.99829
out => real : -4.02838 imag : -4.03824
out => real : -3.01718 imag : -3.01556
out => real : -2.00748 imag : -1.95166
out => real : -1.01154 imag : -1.01862
out => real : -0.0122375 imag : -0.0307007
out => real : 1.02942 imag : 0.981628
out => real : 1.97845 imag : 1.99194
out => real : 2.95917 imag : 3.04178
out => real : 3.98557 imag : 4.00967
out => real : 4.97476 imag : 5.00931
out => real : 5.98962 imag : 6.01053
out => real : 7.01782 imag : 7.004
out => real : 7.98093 imag : 8.00137
out => real : 8.96671 imag : 8.98996
out => real : 9.98318 imag : 9.99759
out => real : 10.9903 imag : 11.0049
out => real : 11.9897 imag : 12.0114
out => real : 13.0129 imag : 13.0002
out => real : 13.9806 imag : 13.9897
out => real : 14.9866 imag : 15.034
out => real : -15.9807 imag : -15.981
out => real : -14.9948 imag : -15.0239
out => real : -14.0483 imag : -13.9532
out => real : -13.0022 imag : -13.0303
out => real : -11.9525 imag : -11.9463
out => real : -11.0257 imag : -11.0009
out => real : -10.0303 imag : -10.0151
out => real : -9.01089 imag : -8.96619
out => real : -8.00656 imag : -7.98004
out => real : -7.00235 imag : -7.01126
out => real : -5.99786 imag : -5.96902
out => real : -4.9765 imag : -5.00842
out => real : -3.98779 imag : -3.98499
out => real : -3.00781 imag : -2.97635
out => real : -1.9892 imag : -2.00208
out => real : -0.998993 imag : -1.00531
out => real : -0.00341797 imag : -0.00942993
out => real : 1.01974 imag : 0.975555
out => real : 2.00961 imag : 2.05798
out => real : 3.00839 imag : 2.9747
out => real : 3.98941 imag : 4.01999
out => real : 5.00583 imag : 5.01193
out => real : 6.00806 imag : 6.03421
out => real : 6.98376 imag : 7.02377
out => real : 7.94202 imag : 7.99142
out => real : 8.9765 imag : 8.97635
out => real : 9.93646 imag : 10.0196
out => real : 10.9674 imag : 11.0133
out => real : 12.0005 imag : 11.9823
out => real : 12.9853 imag : 12.9844
out => real : 14.0116 imag : 13.9936
out => real : 15.021 imag : 14.9639
out => real : -15.9903 imag : 15.9781
out => real : -14.9958 imag : -14.9997
out => real : -13.9635 imag : -14.0251
out => real : -13.0042 imag : -12.9855
out => real : -11.9433 imag : -11.9913
out => real : -11.0076 imag : -11.005
out => real : -10.0079 imag : -10.0125
out => real : -8.99655 imag : -9.03296
out => real : -8.05386 imag : -7.96542
out => real : -6.98093 imag : -6.97723
out => real : -5.97369 imag : -5.98868
out => real : -4.98364 imag : -5.02707
out => real : -3.97174 imag : -3.97635
out => real : -2.9989 imag : -2.98895
out => real : -1.97894 imag : -1.99493
out => real : -1.00162 imag : -0.999176
out => real : 0.0124512 imag : -0.02771
out => real : 0.994385 imag : 1.00415
out => real : 1.97946 imag : 2.01813
out => real : 3.02731 imag : 2.97107
out => real : 4.03455 imag : 3.99097
out => real : 4.98157 imag : 4.98563
out => real : 5.99249 imag : 6.00626
out => real : 7.01654 imag : 7.00711
out => real : 7.97446 imag : 7.98508
out => real : 8.96606 imag : 8.99069
out => real : 9.94269 imag : 9.97327
out => real : 10.9998 imag : 11.0104
out => real : 12.025 imag : 12.0017
out => real : 12.969 imag : 12.9588
out => real : 13.9665 imag : 13.9956
out => real : 15.0178 imag : 14.9933
out => real : -15.99 imag : 15.9829
out => real : -14.9589 imag : -15.0162
out => real : -14.0093 imag : -13.9867
out => real : -12.9823 imag : -13.0022
out => real : -12.0135 imag : -11.9453
out => real : -11.0135 imag : -11.0525
out => real : -9.98862 imag : -9.98004
out => real : -9.0535 imag : -9.03314
out => real : -7.99249 imag : -7.99155
out => real : -6.99039 imag : -7.04703
out => real : -6.02731 imag : -6.026
out => real : -5.005 imag : -5.04398
out => real : -3.96259 imag : -4.02432
out => real : -3.00571 imag : -3.03232
out => real : -1.97421 imag : -1.99081
out => real : -0.980164 imag : -0.959259
------------------------
