Practical No -: 3
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_arith.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
entity mod5 is
Port ( clk : in STD_LOGIC;
clear : in STD_LOGIC;
Q : out STD_LOGIC_VECTOR (2 downto 0));
end mod5;
architecture Behavioral of mod5 is
SIGNAL count1:STD_LOGIC_VECTOR (2 downto 0);
begin
PROCESS(clk,clear)
begin
if clear='1' then
count1<="000";
elsif rising_edge(clk)then
if count1="100" then
count1<="000";
else
count1<=count1+1;
end if;
end if;
end process;
Q<=count1;
end Behavioral;
