read -sv run_verilog_mid/adder_32b_10_77_0941e94e280c667854435bf00ed860cc.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_77_0941e94e280c667854435bf00ed860cc_yosys.v
