v 20070708 1
C 4800 4600 1 0 0 ATmega644.sym
{
T 7600 9300 5 10 1 1 0 6 1
refdes=U4
}
C 3300 8500 1 0 0 gnd-1.sym
N 6400 13900 6400 13300 4
N 4400 9200 4900 9200 4
C 4400 6400 1 0 0 gnd-1.sym
N 3100 11500 3100 10800 4
C 2700 11000 1 0 0 gnd-1.sym
N 2800 11300 2800 11500 4
N 7200 13300 7200 13700 4
N 3400 8800 4900 8800 4
C 4800 7900 1 90 0 crystal-1.sym
{
T 4300 8100 5 10 0 0 90 0 1
device=CRYSTAL
T 4500 8100 5 10 1 1 90 0 1
refdes=U7
T 4100 8100 5 10 0 0 90 0 1
symversion=0.1
T 4800 7900 5 10 0 0 0 0 1
footprint=crystal
}
C 3700 8400 1 0 0 capacitor-1.sym
{
T 3900 9100 5 10 0 0 0 0 1
device=CAPACITOR
T 3900 8900 5 10 1 1 0 0 1
refdes=C5
T 3900 9300 5 10 0 0 0 0 1
footprint=603
T 3900 9300 5 10 0 0 0 0 1
symversion=0.1
}
C 3700 7700 1 0 0 capacitor-1.sym
{
T 3900 8400 5 10 0 0 0 0 1
device=CAPACITOR
T 3900 8200 5 10 1 1 0 0 1
refdes=C6
T 3900 8600 5 10 0 0 0 0 1
footprint=603
T 3900 8600 5 10 0 0 0 0 1
symversion=0.1
}
N 4600 8600 4900 8600 4
N 4900 8600 4900 8400 4
N 4600 7900 4900 7900 4
N 4900 7900 4900 8000 4
N 3700 7900 3700 8800 4
C 4200 9200 1 0 0 vcc-1.sym
N 4900 6800 4900 6500 4
N 6000 4200 6000 4700 4
N 6800 13300 6800 13500 4
C 10600 9500 1 0 0 io-1.sym
{
T 11500 9700 5 10 0 0 0 0 1
net=LCDD7:1
T 11500 9600 5 10 1 1 0 1 1
value=LCDD7
}
C 6700 4200 1 270 0 output-2.sym
{
T 6900 3300 5 10 0 0 270 0 1
net=LCDVO:1
T 6900 2600 5 10 1 1 90 1 1
value=LCDVO
}
C 10600 9900 1 0 0 io-1.sym
{
T 11500 10100 5 10 0 0 0 0 1
net=LCDD6:1
T 11500 10000 5 10 1 1 0 1 1
value=LCDD6
}
C 10600 10300 1 0 0 io-1.sym
{
T 11500 10500 5 10 0 0 0 0 1
net=LCDD5:1
T 11500 10400 5 10 1 1 0 1 1
value=LCDD5
}
C 10600 10700 1 0 0 io-1.sym
{
T 11500 10900 5 10 0 0 0 0 1
net=LCDD4:1
T 11500 10800 5 10 1 1 0 1 1
value=LCDD4
}
N 10300 10800 10600 10800 4
N 10300 10400 10600 10400 4
N 10300 10000 10600 10000 4
N 10300 9600 10600 9600 4
C 10600 7100 1 0 0 output-2.sym
{
T 11500 7300 5 10 0 0 0 0 1
net=LCDR/W:1
T 11500 7200 5 10 1 1 0 1 1
value=LCDR/W
}
C 10600 6700 1 0 0 output-2.sym
{
T 11500 6900 5 10 0 0 0 0 1
net=LCDRS:1
T 11500 6800 5 10 1 1 0 1 1
value=LCDRS
}
C 9600 13400 1 0 0 output-2.sym
{
T 10500 13600 5 10 0 0 0 0 1
net=LCDE:1
T 10500 13500 5 10 1 1 0 1 1
value=LCDE
}
N 10300 7200 10600 7200 4
N 10300 6800 10600 6800 4
C 2600 7800 1 180 1 connector4-1.sym
{
T 2600 6400 5 10 1 1 180 6 1
refdes=CONN1
T 2600 7800 5 10 0 0 180 6 1
footprint=CONNECTOR 4 1
}
C 4300 7000 1 0 0 vcc-1.sym
N 4300 7600 4900 7600 4
N 4500 7000 4300 7000 4
N 4300 6700 4500 6700 4
N 4300 7300 4900 7300 4
N 4900 7300 4900 7200 4
N 9600 13500 9600 13300 4
C 7100 4200 1 270 0 output-2.sym
{
T 7300 3300 5 10 0 0 270 0 1
net=USBDETECT:1
T 7800 4000 5 10 0 0 270 0 1
device=none
T 7200 2200 5 10 1 1 90 1 1
value=USB detect
}
N 7200 4700 7200 4200 4
N 6400 4200 6400 4700 4
N 3400 11500 3400 10400 4
N 3700 11500 3700 10000 4
N 4000 11500 4000 9600 4
N 4000 9600 4900 9600 4
C 4200 13200 1 90 1 connector5-1.sym
{
T 2700 11400 5 10 0 0 90 6 1
device=CONNECTOR_5
T 2500 13100 5 10 1 1 90 6 1
refdes=CONN2
T 4200 13200 5 10 0 0 0 0 1
footprint=CONNECTOR 5 1
}
N 6800 4200 6800 4700 4
N 6000 13300 6000 14100 4
C 10900 14500 1 180 0 connector2-1.sym
{
T 10700 13500 5 10 0 0 180 0 1
device=CONNECTOR_2
T 10900 14700 5 10 1 1 180 0 1
refdes=CONN3
T 10900 14500 5 10 0 0 0 0 1
footprint=CONNECTOR 2 1
}
N 9200 14000 9200 13300 4
N 9200 14300 9100 14300 4
C 5900 4200 1 270 0 io-1.sym
{
T 6100 3300 5 10 0 0 270 0 1
net=D-:1
T 6000 3100 5 10 1 1 90 1 1
value=D-
}
C 4800 6500 1 270 0 io-1.sym
{
T 5000 5600 5 10 0 0 270 0 1
net=D+:1
T 4900 5400 5 10 1 1 90 1 1
value=D+
}
C 9400 2200 1 90 0 connector6-1.sym
{
T 7476 3574 5 10 1 1 90 8 1
refdes=CONN6
T 9400 2200 5 10 0 0 270 2 1
footprint=CONNECTOR 3 2
}
C 10400 8400 1 0 0 vcc-1.sym
N 10300 8400 10600 8400 4
N 8000 4500 5600 4500 4
N 5600 4500 5600 4700 4
N 9200 4700 9200 4400 4
N 9200 4400 2200 4400 4
N 2200 4400 2200 9200 4
N 9600 4700 9600 4300 4
N 8300 4000 8300 3900 4
N 8600 3900 8600 4200 4
N 8600 4200 8400 4200 4
N 8400 4200 8400 4700 4
N 9200 3900 9200 4200 4
N 9200 4200 8800 4200 4
N 8800 4200 8800 4700 4
N 8000 3900 8000 4500 4
N 8900 3900 8900 4000 4
N 8900 4000 7700 4000 4
N 7700 4000 7700 3900 4
N 8000 4700 8300 4700 4
N 8300 4700 8300 4000 4
C 6500 2800 1 90 0 input-2.sym
{
T 6300 2800 5 10 0 0 90 0 1
net=charge:1
T 6400 3200 5 10 1 1 90 7 1
value=Charge
}
C 7400 13600 1 0 0 input-2.sym
{
T 7400 13800 5 10 0 0 0 0 1
net=Battery:1
T 7900 13700 5 10 1 1 0 7 1
value=Battery
}
N 8400 13300 8400 13400 4
C 7700 14200 1 0 0 input-2.sym
{
T 7700 14400 5 10 0 0 0 0 1
net=BattVcc:1
T 8100 14300 5 10 1 1 0 7 1
value=BattVcc
}
N 8800 13300 8800 13700 4
