#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 20 12:33:49 2024
# Process ID: 16164
# Current directory: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8692 C:\Users\Fayz\OneDrive\Desktop\SV_PRACTICE\RV32_I\RV32_I.xpr
# Log file: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/vivado.log
# Journal file: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 832.980 ; gain = 165.727
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 846.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 20 12:37:39 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 846.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 857.461 ; gain = 11.387
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 857.461 ; gain = 11.387
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 1
add_wave {{/top_tb/dut/pc_inst/pc_in}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/pc_inst/branch_en}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/pc_inst/pc_out}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 868.754 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 868.754 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/pc_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/pc_in}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 871.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 873.250 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/imem_inst/pc_in}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/imem_inst/data_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 881.449 ; gain = 0.965
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 886.922 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 891.418 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 891.418 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 893.066 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 893.066 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 893.066 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 893.066 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 24117523
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 24117523
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 26214931
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 893.066 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/imem_inst/pc}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 24117523
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 24117523
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 26214931
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 894.293 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/pc}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 24117523
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 24117523
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 26214931
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 894.691 ; gain = 0.398
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 24117523
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 26214931
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 895.445 ; gain = 0.391
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 45000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 55000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 65000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 75000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 85000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 95000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 105000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 125000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 135000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 145000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 155000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 165000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 175000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 185000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 205000: Value of signal pc_in = 1, Value of signal data_out = 1213075
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 898.742 ; gain = 0.270
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/OPA}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/OPB}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/branch_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/branch_en}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 45000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 55000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 65000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 75000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 85000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 95000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 105000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 125000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 135000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 145000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 155000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 165000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 175000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 185000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 205000: Value of signal pc_in = 1, Value of signal data_out = 1213075
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 900.246 ; gain = 1.195
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 45000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 55000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 65000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 75000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 85000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 95000: Value of signal pc_in = 2, Value of signal data_out = 4266761955
At time 105000: Value of signal pc_in = 3, Value of signal data_out = 24117523
At time 115000: Value of signal pc_in = 4, Value of signal data_out = 26214931
At time 125000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 13, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 903.410 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 45000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 55000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 65000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 75000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 85000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 95000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 105000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 24117523
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 26214931
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 11, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 903.770 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/branch_dut/func3}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 45000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 55000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 65000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 75000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 85000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 95000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 105000: Value of signal pc_in = 1, Value of signal data_out = 1213075
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 4266778339
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 24117523
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 26214931
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 11, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 903.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 4358803
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4266757859
At time 45000: Value of signal pc_in = 1, Value of signal data_out = 4358803
At time 55000: Value of signal pc_in = 2, Value of signal data_out = 4266757859
At time 65000: Value of signal pc_in = 3, Value of signal data_out = 24117523
At time 75000: Value of signal pc_in = 4, Value of signal data_out = 26214931
At time 85000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 17, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 903.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 4358803
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 17591
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 24117523
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 26214931
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 913.512 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/imm}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_inst/in1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_inst/in2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_inst/aluop}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/alu_inst/alu_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 4358803
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 17591
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 24117523
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 26214931
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 913.512 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 4358803
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 17591
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 24117523
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 26214931
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 913.512 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 4358803
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 17591
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 24117523
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 26214931
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 913.512 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 4194707
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 4358803
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 10486547
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 17559
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 24117523
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 26214931
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 913.512 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 21 into imm_jal is out of bounds [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 920.957 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 920.957 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 5243539
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 16777455
At time 35000: Value of signal pc_in = 5, Value of signal data_out = 10486419
At time 45000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 55000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 22, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 920.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 21 into imm_jal is out of bounds [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 5243539
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 45000: Value of signal pc_in = 524289, Value of signal data_out = x
At time 55000: Value of signal pc_in = X, Value of signal data_out = x
At time 65000: Value of signal pc_in = x, Value of signal data_out = x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 920.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 5243539
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 45000: Value of signal pc_in = 524289, Value of signal data_out = x
At time 55000: Value of signal pc_in = X, Value of signal data_out = x
At time 65000: Value of signal pc_in = x, Value of signal data_out = x
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 920.957 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/imm_jal}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 5243539
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 45000: Value of signal pc_in = 524289, Value of signal data_out = x
At time 55000: Value of signal pc_in = X, Value of signal data_out = x
At time 65000: Value of signal pc_in = x, Value of signal data_out = x
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 920.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 5243539
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 45000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 55000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 65000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 75000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 85000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 95000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 105000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 125000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 135000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 145000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 155000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 165000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 175000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 185000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 205000: Value of signal pc_in = 1, Value of signal data_out = 10486931
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 921.168 ; gain = 0.211
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 5243539
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 45000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 55000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 65000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 75000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 85000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 95000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 115000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 125000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 135000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 145000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 155000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 165000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 185000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 4292866159
At time 205000: Value of signal pc_in = 1, Value of signal data_out = 10486931
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 923.934 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 5243539
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 10486931
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 16777455
At time 45000: Value of signal pc_in = 6, Value of signal data_out = 10486419
At time 55000: Value of signal pc_in = 7, Value of signal data_out = 32999
At time 65000: Value of signal pc_in = 3, Value of signal data_out = 5407539
At time 75000: Value of signal pc_in = 4, Value of signal data_out = 97519763
At time 85000: Value of signal pc_in = 5, Value of signal data_out = 1299
At time 95000: Value of signal pc_in = 6, Value of signal data_out = 10486419
At time 105000: Value of signal pc_in = 7, Value of signal data_out = 32999
At time 115000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 17, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 925.453 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 925.453 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 925.453 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/imm_sb}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 925.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 925.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 925.980 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 925.980 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/i_type}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/r_type}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/load}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/store}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/branch}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/u_type}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/auipc_sig}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/jal_sig}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/jalr_sig}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 926.156 ; gain = 0.176
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 927.270 ; gain = 0.281
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/ins}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 928.344 ; gain = 0.961
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 929.551 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 929.574 ; gain = 0.023
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 933.867 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/imm_d}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 933.867 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/i_type}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/load}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/store}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/jalr_sig}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 125000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 135000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 145000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 155000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 165000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 175000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 185000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 195000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 205000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 215000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 225000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 235000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 245000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 255000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 265000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 275000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 285000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 295000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 305000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 315000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 325000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 335000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 345000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 355000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 365000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 375000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 385000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 395000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 405000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 415000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 425000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 435000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 445000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 455000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 465000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 475000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 485000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 495000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 505000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 515000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 525000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 535000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 545000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 555000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 565000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 575000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 585000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 595000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 605000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 615000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 625000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 635000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 645000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 655000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 665000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 675000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 685000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 695000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 705000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 715000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 725000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 735000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 745000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 755000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 765000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 775000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 785000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 795000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 805000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 815000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 825000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 835000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 845000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 855000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 865000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 875000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 885000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 895000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 905000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 915000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 925000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 935000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 945000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 955000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 965000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 975000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 985000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 995000: Value of signal pc_in = 5, Value of signal data_out = 2130355
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 933.867 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 145000: Value of signal pc_in = 10, Value of signal data_out = 4079
At time 185000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 92, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 934.910 ; gain = 0.906
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 145000: Value of signal pc_in = 10, Value of signal data_out = 4079
At time 185000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 92, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 937.277 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/branch}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 145000: Value of signal pc_in = 10, Value of signal data_out = 4079
At time 185000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 92, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 937.277 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 4079
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 940.387 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 4079
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 940.816 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 4079
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 940.816 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 145000: Value of signal pc_in = 10, Value of signal data_out = 4079
At time 185000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 92, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 940.957 ; gain = 0.141
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 4079
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 940.957 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/oprs1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/oprs2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/oprd}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 4079
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 941.727 ; gain = 0.117
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
ERROR: [VRFC 10-1280] procedural assignment to a non-register oprd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:65]
ERROR: [VRFC 10-2787] module decode ignored due to previous errors [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 942.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 942.289 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 4079
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 943.789 ; gain = 1.500
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/aluop}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/alu_op2_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/alu_op1_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/wrt_back_sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/jal_pc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/jal_rd}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 4079
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 947.750 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 947.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 947.770 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 145000: Value of signal pc_in = 10, Value of signal data_out = 4079
At time 185000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 92, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 947.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 145000: Value of signal pc_in = 10, Value of signal data_out = 4079
At time 185000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 92, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 947.770 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/i_type}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/dec_inst/i_type}} {{/top_tb/dut/dec_inst/r_type}} {{/top_tb/dut/dec_inst/load}} {{/top_tb/dut/dec_inst/store}} {{/top_tb/dut/dec_inst/branch}} {{/top_tb/dut/dec_inst/u_type}} {{/top_tb/dut/dec_inst/auipc_sig}} {{/top_tb/dut/dec_inst/jal_sig}} {{/top_tb/dut/dec_inst/jalr_sig}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 145000: Value of signal pc_in = 10, Value of signal data_out = 4079
At time 185000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 92, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 947.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 4079
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 948.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 10486419
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 1048723
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 275
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 403
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 1049107
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 165000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 175000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 185000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 195000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 205000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 215000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 225000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 235000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 245000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 255000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 265000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 275000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 285000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 295000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 305000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 315000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 325000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 335000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 345000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 355000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 365000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 375000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 385000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 395000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 405000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 415000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 425000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 435000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 445000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 455000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 465000: Value of signal pc_in = 5, Value of signal data_out = 2130355
At time 475000: Value of signal pc_in = 6, Value of signal data_out = 1048883
At time 485000: Value of signal pc_in = 7, Value of signal data_out = 3145907
At time 495000: Value of signal pc_in = 8, Value of signal data_out = 1180179
At time 505000: Value of signal pc_in = 9, Value of signal data_out = 4266805475
At time 515000: Value of signal pc_in = 10, Value of signal data_out = 4079
At time 555000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 55, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 948.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 55000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 75000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 93, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 94, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 95, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 96, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 97, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 98, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 948.285 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 950.359 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/reg_inst/register[5]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 950.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 950.359 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 950.359 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port led [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 950.359 ; gain = 0.000
update_compile_order -fileset sources_1
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/led}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port led [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 950.359 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/reg_inst/led}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port led [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 953.957 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top_tb/dut/reg_inst/wrt_en}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port led [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 953.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port led [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 953.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port led [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 953.957 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port led [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 953.957 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
[Wed Aug 21 12:22:01 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
[Wed Aug 21 12:24:15 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
[Wed Aug 21 12:28:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port led [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 21 12:30:01 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 964.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 964.410 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
[Wed Aug 21 12:30:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
[Wed Aug 21 12:34:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
[Wed Aug 21 12:42:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 964.410 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/memory.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim/mem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6409051d998949079bd62c250ab3a45f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port led [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.Imem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
At time 0: Value of signal pc_in = x, Value of signal data_out = x
At time 5000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 15000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 25000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 35000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 45000: Value of signal pc_in = 0, Value of signal data_out = 0
At time 65000: Value of signal pc_in = 0, Value of signal data_out = 1049235
At time 75000: Value of signal pc_in = 1, Value of signal data_out = 0
At time 85000: Value of signal pc_in = 2, Value of signal data_out = 0
At time 95000: Value of signal pc_in = 3, Value of signal data_out = 0
At time 105000: Value of signal pc_in = 4, Value of signal data_out = 0
At time 115000: Value of signal pc_in = 5, Value of signal data_out = 0
At time 125000: Value of signal pc_in = 6, Value of signal data_out = 0
At time 135000: Value of signal pc_in = 7, Value of signal data_out = 0
At time 145000: Value of signal pc_in = 8, Value of signal data_out = 0
At time 155000: Value of signal pc_in = 9, Value of signal data_out = 0
At time 165000: Value of signal pc_in = 10, Value of signal data_out = 0
At time 175000: Value of signal pc_in = 11, Value of signal data_out = 0
At time 185000: Value of signal pc_in = 12, Value of signal data_out = 0
At time 195000: Value of signal pc_in = 13, Value of signal data_out = 0
At time 205000: Value of signal pc_in = 14, Value of signal data_out = 0
At time 215000: Value of signal pc_in = 15, Value of signal data_out = 0
At time 225000: Value of signal pc_in = 16, Value of signal data_out = 0
At time 235000: Value of signal pc_in = 17, Value of signal data_out = 0
At time 245000: Value of signal pc_in = 18, Value of signal data_out = 0
At time 255000: Value of signal pc_in = 19, Value of signal data_out = 0
At time 265000: Value of signal pc_in = 20, Value of signal data_out = 0
At time 275000: Value of signal pc_in = 21, Value of signal data_out = 0
At time 285000: Value of signal pc_in = 22, Value of signal data_out = 0
At time 295000: Value of signal pc_in = 23, Value of signal data_out = 0
At time 305000: Value of signal pc_in = 24, Value of signal data_out = 0
At time 315000: Value of signal pc_in = 25, Value of signal data_out = 0
At time 325000: Value of signal pc_in = 26, Value of signal data_out = 0
At time 335000: Value of signal pc_in = 27, Value of signal data_out = 0
At time 345000: Value of signal pc_in = 28, Value of signal data_out = 0
At time 355000: Value of signal pc_in = 29, Value of signal data_out = 0
At time 365000: Value of signal pc_in = 30, Value of signal data_out = 0
At time 375000: Value of signal pc_in = 31, Value of signal data_out = 0
At time 385000: Value of signal pc_in = 32, Value of signal data_out = 0
At time 395000: Value of signal pc_in = 33, Value of signal data_out = 0
At time 405000: Value of signal pc_in = 34, Value of signal data_out = 0
At time 415000: Value of signal pc_in = 35, Value of signal data_out = 0
At time 425000: Value of signal pc_in = 36, Value of signal data_out = 0
At time 435000: Value of signal pc_in = 37, Value of signal data_out = 0
At time 445000: Value of signal pc_in = 38, Value of signal data_out = 0
At time 455000: Value of signal pc_in = 39, Value of signal data_out = 0
At time 465000: Value of signal pc_in = 40, Value of signal data_out = 0
At time 475000: Value of signal pc_in = 41, Value of signal data_out = 0
At time 485000: Value of signal pc_in = 42, Value of signal data_out = 0
At time 495000: Value of signal pc_in = 43, Value of signal data_out = 0
At time 505000: Value of signal pc_in = 44, Value of signal data_out = 0
At time 515000: Value of signal pc_in = 45, Value of signal data_out = 0
At time 525000: Value of signal pc_in = 46, Value of signal data_out = 0
At time 535000: Value of signal pc_in = 47, Value of signal data_out = 0
At time 545000: Value of signal pc_in = 48, Value of signal data_out = 0
At time 555000: Value of signal pc_in = 49, Value of signal data_out = 0
At time 565000: Value of signal pc_in = 50, Value of signal data_out = 0
At time 575000: Value of signal pc_in = 51, Value of signal data_out = 0
At time 585000: Value of signal pc_in = 52, Value of signal data_out = 0
At time 595000: Value of signal pc_in = 53, Value of signal data_out = 0
At time 605000: Value of signal pc_in = 54, Value of signal data_out = 0
At time 615000: Value of signal pc_in = 55, Value of signal data_out = 0
At time 625000: Value of signal pc_in = 56, Value of signal data_out = 0
At time 635000: Value of signal pc_in = 57, Value of signal data_out = 0
At time 645000: Value of signal pc_in = 58, Value of signal data_out = 0
At time 655000: Value of signal pc_in = 59, Value of signal data_out = 0
At time 665000: Value of signal pc_in = 60, Value of signal data_out = 0
At time 675000: Value of signal pc_in = 61, Value of signal data_out = 0
At time 685000: Value of signal pc_in = 62, Value of signal data_out = 0
At time 695000: Value of signal pc_in = 63, Value of signal data_out = 0
At time 705000: Value of signal pc_in = 64, Value of signal data_out = 0
At time 715000: Value of signal pc_in = 65, Value of signal data_out = 0
At time 725000: Value of signal pc_in = 66, Value of signal data_out = 0
At time 735000: Value of signal pc_in = 67, Value of signal data_out = 0
At time 745000: Value of signal pc_in = 68, Value of signal data_out = 0
At time 755000: Value of signal pc_in = 69, Value of signal data_out = 0
At time 765000: Value of signal pc_in = 70, Value of signal data_out = 0
At time 775000: Value of signal pc_in = 71, Value of signal data_out = 0
At time 785000: Value of signal pc_in = 72, Value of signal data_out = 0
At time 795000: Value of signal pc_in = 73, Value of signal data_out = 0
At time 805000: Value of signal pc_in = 74, Value of signal data_out = 0
At time 815000: Value of signal pc_in = 75, Value of signal data_out = 0
At time 825000: Value of signal pc_in = 76, Value of signal data_out = 0
At time 835000: Value of signal pc_in = 77, Value of signal data_out = 0
At time 845000: Value of signal pc_in = 78, Value of signal data_out = 0
At time 855000: Value of signal pc_in = 79, Value of signal data_out = 0
At time 865000: Value of signal pc_in = 80, Value of signal data_out = 0
At time 875000: Value of signal pc_in = 81, Value of signal data_out = 0
At time 885000: Value of signal pc_in = 82, Value of signal data_out = 0
At time 895000: Value of signal pc_in = 83, Value of signal data_out = 0
At time 905000: Value of signal pc_in = 84, Value of signal data_out = 0
At time 915000: Value of signal pc_in = 85, Value of signal data_out = 0
At time 925000: Value of signal pc_in = 86, Value of signal data_out = 0
At time 935000: Value of signal pc_in = 87, Value of signal data_out = 0
At time 945000: Value of signal pc_in = 88, Value of signal data_out = 0
At time 955000: Value of signal pc_in = 89, Value of signal data_out = 0
At time 965000: Value of signal pc_in = 90, Value of signal data_out = 0
At time 975000: Value of signal pc_in = 91, Value of signal data_out = 0
At time 985000: Value of signal pc_in = 92, Value of signal data_out = 0
At time 995000: Value of signal pc_in = 93, Value of signal data_out = 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 964.410 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
[Wed Aug 21 12:47:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.srcs/sources_1/new/data_mem.v:127]
[Wed Aug 21 12:51:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
[Wed Aug 21 12:52:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1

launch_runs synth_1
[Wed Aug 21 13:06:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/RV32_I/RV32_I.runs/synth_1/runme.log
