// Seed: 2459388861
module module_0 (
    output supply1 id_0
    , id_3,
    output uwire   id_1
);
  always
    repeat (1'b0) begin : LABEL_0
      id_3 <= id_3;
    end
endmodule
module module_1 (
    input  wire  id_0,
    output wor   id_1,
    input  logic id_2,
    output logic id_3,
    output wand  id_4,
    output tri   id_5
);
  initial begin : LABEL_0
    if (1) id_3 <= id_2;
    disable id_7;
    id_3 <= 1;
  end
  assign id_5 = 'b0;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.id_1 = 0;
  initial id_4 = id_0;
endmodule
