Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Fri Mar  6 02:00:31 2015
| Host         : ename running 64-bit Ubuntu 12.04.2 LTS
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : or1200_flat
| Device       : 7vx690t-ffg1761
| Speed File   : -1  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.204ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 6.910ns (75.181%)  route 2.281ns (24.819%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 12.214 - 8.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.383     4.599    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X103Y276                                                    r  or1200_operandmuxes/operand_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y276       FDRE (Prop_fdre_C_Q)         0.269     4.868 f  or1200_operandmuxes/operand_a_reg[4]/Q
                         net (fo=27, routed)          0.385     5.253    or1200_operandmuxes/O4[4]
    SLICE_X103Y279                                                    f  or1200_operandmuxes/mul_prod_i_33__0/I0
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.306 r  or1200_operandmuxes/mul_prod_i_33__0/O
                         net (fo=1, routed)           0.000     5.306    or1200_operandmuxes/n_0_mul_prod_i_33__0
    SLICE_X103Y279                                                    r  or1200_operandmuxes/mul_prod_i_20__0/S[0]
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.619 r  or1200_operandmuxes/mul_prod_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     5.619    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280                                                    r  or1200_operandmuxes/mul_prod_i_19__0/CI
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.832 r  or1200_operandmuxes/mul_prod_i_19__0/O[1]
                         net (fo=1, routed)           0.582     6.413    or1200_ctrl/x0[9]
    SLICE_X104Y276                                                    r  or1200_ctrl/mul_prod_i_8/I0
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.565 r  or1200_ctrl/mul_prod_i_8/O
                         net (fo=3, routed)           0.403     6.968    or1200_mult_mac/x[9]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/A[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.389 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.389    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.675 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.231    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.571 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.571    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.631 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.691 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.751 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.751    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.811 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.811    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.871 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.871    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.931 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.931    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.991 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.991    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.051 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.051    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285                                                    r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CI
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.111 r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.111    or1200_mult_mac/n_0_mul_prod_r_reg[59]_i_2
    SLICE_X102Y286                                                    r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/CI
    SLICE_X102Y286       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.292 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[3]
                         net (fo=1, routed)           0.355    13.648    or1200_mult_mac/mul_prod__3[63]
    SLICE_X101Y288                                                    r  or1200_mult_mac/mul_prod_r[63]_i_2/I4
    SLICE_X101Y288       LUT6 (Prop_lut6_I4_O)        0.142    13.790 r  or1200_mult_mac/mul_prod_r[63]_i_2/O
                         net (fo=1, routed)           0.000    13.790    or1200_mult_mac/n_0_mul_prod_r[63]_i_2
    SLICE_X101Y288       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.282    12.214    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X101Y288                                                    r  or1200_mult_mac/mul_prod_r_reg[63]/C
                         clock pessimism              0.373    12.587    
                         clock uncertainty           -0.035    12.551    
    SLICE_X101Y288       FDRE (Setup_fdre_C_D)        0.035    12.586    or1200_mult_mac/mul_prod_r_reg[63]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                 -1.204    

Slack (VIOLATED) :        -1.155ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 6.790ns (73.958%)  route 2.391ns (26.042%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 12.214 - 8.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.383     4.599    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X103Y276                                                    r  or1200_operandmuxes/operand_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y276       FDRE (Prop_fdre_C_Q)         0.269     4.868 f  or1200_operandmuxes/operand_a_reg[4]/Q
                         net (fo=27, routed)          0.385     5.253    or1200_operandmuxes/O4[4]
    SLICE_X103Y279                                                    f  or1200_operandmuxes/mul_prod_i_33__0/I0
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.306 r  or1200_operandmuxes/mul_prod_i_33__0/O
                         net (fo=1, routed)           0.000     5.306    or1200_operandmuxes/n_0_mul_prod_i_33__0
    SLICE_X103Y279                                                    r  or1200_operandmuxes/mul_prod_i_20__0/S[0]
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.619 r  or1200_operandmuxes/mul_prod_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     5.619    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280                                                    r  or1200_operandmuxes/mul_prod_i_19__0/CI
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.832 r  or1200_operandmuxes/mul_prod_i_19__0/O[1]
                         net (fo=1, routed)           0.582     6.413    or1200_ctrl/x0[9]
    SLICE_X104Y276                                                    r  or1200_ctrl/mul_prod_i_8/I0
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.565 r  or1200_ctrl/mul_prod_i_8/O
                         net (fo=3, routed)           0.403     6.968    or1200_mult_mac/x[9]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/A[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.389 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.389    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.675 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.231    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.571 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.571    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.631 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.691 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.751 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.751    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.811 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.811    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.871 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.871    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.931 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.931    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.991 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.991    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.172 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[3]
                         net (fo=1, routed)           0.465    13.637    or1200_mult_mac/mul_prod__3[55]
    SLICE_X100Y288                                                    r  or1200_mult_mac/mul_prod_r[55]_i_1/I4
    SLICE_X100Y288       LUT6 (Prop_lut6_I4_O)        0.142    13.779 r  or1200_mult_mac/mul_prod_r[55]_i_1/O
                         net (fo=1, routed)           0.000    13.779    or1200_mult_mac/n_0_mul_prod_r[55]_i_1
    SLICE_X100Y288       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.282    12.214    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X100Y288                                                    r  or1200_mult_mac/mul_prod_r_reg[55]/C
                         clock pessimism              0.373    12.587    
                         clock uncertainty           -0.035    12.551    
    SLICE_X100Y288       FDRE (Setup_fdre_C_D)        0.073    12.624    or1200_mult_mac/mul_prod_r_reg[55]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                                 -1.155    

Slack (VIOLATED) :        -1.150ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 6.882ns (75.626%)  route 2.218ns (24.374%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 12.210 - 8.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.375     4.591    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X106Y280                                                    r  or1200_operandmuxes/operand_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y280       FDRE (Prop_fdre_C_Q)         0.308     4.899 r  or1200_operandmuxes/operand_b_reg[0]/Q
                         net (fo=33, routed)          0.364     5.263    or1200_operandmuxes/Q[0]
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_80/I0
    SLICE_X104Y280       LUT1 (Prop_lut1_I0_O)        0.053     5.316 r  or1200_operandmuxes/mul_prod_i_80/O
                         net (fo=1, routed)           0.000     5.316    or1200_operandmuxes/n_0_mul_prod_i_80
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_44/S[0]
    SLICE_X104Y280       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.613 r  or1200_operandmuxes/mul_prod_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.613    or1200_operandmuxes/n_0_mul_prod_i_44
    SLICE_X104Y281                                                    r  or1200_operandmuxes/mul_prod_i_43/CI
    SLICE_X104Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.673 r  or1200_operandmuxes/mul_prod_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.673    or1200_operandmuxes/n_0_mul_prod_i_43
    SLICE_X104Y282                                                    r  or1200_operandmuxes/mul_prod_i_42/CI
    SLICE_X104Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.733 r  or1200_operandmuxes/mul_prod_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.733    or1200_operandmuxes/n_0_mul_prod_i_42
    SLICE_X104Y283                                                    r  or1200_operandmuxes/mul_prod_i_41/CI
    SLICE_X104Y283       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.945 r  or1200_operandmuxes/mul_prod_i_41/O[1]
                         net (fo=2, routed)           0.545     6.490    or1200_ctrl/y0[13]
    SLICE_X104Y279                                                    r  or1200_ctrl/mul_prod_i_19__1/I0
    SLICE_X104Y279       LUT4 (Prop_lut4_I0_O)        0.155     6.645 r  or1200_ctrl/mul_prod_i_19__1/O
                         net (fo=2, routed)           0.400     7.046    or1200_mult_mac/y[13]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/B[13]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    10.310 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.310    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.596 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.152    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.492 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.492    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.552 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.552    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.612 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.612    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.672 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.672    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.732 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.732    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.792 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.792    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.852 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.852    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.912 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.912    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.972 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.972    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285                                                    r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CI
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    13.184 r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[1]
                         net (fo=1, routed)           0.351    13.536    or1200_mult_mac/mul_prod__3[57]
    SLICE_X102Y288                                                    r  or1200_mult_mac/mul_prod_r[57]_i_1/I4
    SLICE_X102Y288       LUT6 (Prop_lut6_I4_O)        0.155    13.691 r  or1200_mult_mac/mul_prod_r[57]_i_1/O
                         net (fo=1, routed)           0.000    13.691    or1200_mult_mac/n_0_mul_prod_r[57]_i_1
    SLICE_X102Y288       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.278    12.210    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X102Y288                                                    r  or1200_mult_mac/mul_prod_r_reg[57]/C
                         clock pessimism              0.294    12.504    
                         clock uncertainty           -0.035    12.468    
    SLICE_X102Y288       FDRE (Setup_fdre_C_D)        0.072    12.540    or1200_mult_mac/mul_prod_r_reg[57]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                 -1.150    

Slack (VIOLATED) :        -1.144ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 6.815ns (74.642%)  route 2.315ns (25.358%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns = ( 12.214 - 8.000 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.383     4.599    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X103Y276                                                    r  or1200_operandmuxes/operand_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y276       FDRE (Prop_fdre_C_Q)         0.269     4.868 f  or1200_operandmuxes/operand_a_reg[4]/Q
                         net (fo=27, routed)          0.385     5.253    or1200_operandmuxes/O4[4]
    SLICE_X103Y279                                                    f  or1200_operandmuxes/mul_prod_i_33__0/I0
    SLICE_X103Y279       LUT1 (Prop_lut1_I0_O)        0.053     5.306 r  or1200_operandmuxes/mul_prod_i_33__0/O
                         net (fo=1, routed)           0.000     5.306    or1200_operandmuxes/n_0_mul_prod_i_33__0
    SLICE_X103Y279                                                    r  or1200_operandmuxes/mul_prod_i_20__0/S[0]
    SLICE_X103Y279       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     5.619 r  or1200_operandmuxes/mul_prod_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     5.619    or1200_operandmuxes/n_0_mul_prod_i_20__0
    SLICE_X103Y280                                                    r  or1200_operandmuxes/mul_prod_i_19__0/CI
    SLICE_X103Y280       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     5.832 r  or1200_operandmuxes/mul_prod_i_19__0/O[1]
                         net (fo=1, routed)           0.582     6.413    or1200_ctrl/x0[9]
    SLICE_X104Y276                                                    r  or1200_ctrl/mul_prod_i_8/I0
    SLICE_X104Y276       LUT4 (Prop_lut4_I0_O)        0.152     6.565 r  or1200_ctrl/mul_prod_i_8/O
                         net (fo=3, routed)           0.403     6.968    or1200_mult_mac/x[9]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/A[9]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      3.421    10.389 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.389    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.675 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.231    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.571 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.571    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.631 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.631    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.691 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.751 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.751    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.811 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.811    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.871 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.871    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.931 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.931    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.991 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.991    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.051 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.051    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285                                                    r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CI
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135    13.186 r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[0]
                         net (fo=1, routed)           0.389    13.576    or1200_mult_mac/mul_prod__3[56]
    SLICE_X101Y288                                                    r  or1200_mult_mac/mul_prod_r[56]_i_1/I4
    SLICE_X101Y288       LUT6 (Prop_lut6_I4_O)        0.153    13.729 r  or1200_mult_mac/mul_prod_r[56]_i_1/O
                         net (fo=1, routed)           0.000    13.729    or1200_mult_mac/n_0_mul_prod_r[56]_i_1
    SLICE_X101Y288       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.282    12.214    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X101Y288                                                    r  or1200_mult_mac/mul_prod_r_reg[56]/C
                         clock pessimism              0.373    12.587    
                         clock uncertainty           -0.035    12.551    
    SLICE_X101Y288       FDRE (Setup_fdre_C_D)        0.034    12.585    or1200_mult_mac/mul_prod_r_reg[56]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                 -1.144    

Slack (VIOLATED) :        -1.135ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 6.804ns (75.217%)  route 2.242ns (24.783%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.375     4.591    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X106Y280                                                    r  or1200_operandmuxes/operand_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y280       FDRE (Prop_fdre_C_Q)         0.308     4.899 r  or1200_operandmuxes/operand_b_reg[0]/Q
                         net (fo=33, routed)          0.364     5.263    or1200_operandmuxes/Q[0]
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_80/I0
    SLICE_X104Y280       LUT1 (Prop_lut1_I0_O)        0.053     5.316 r  or1200_operandmuxes/mul_prod_i_80/O
                         net (fo=1, routed)           0.000     5.316    or1200_operandmuxes/n_0_mul_prod_i_80
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_44/S[0]
    SLICE_X104Y280       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.613 r  or1200_operandmuxes/mul_prod_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.613    or1200_operandmuxes/n_0_mul_prod_i_44
    SLICE_X104Y281                                                    r  or1200_operandmuxes/mul_prod_i_43/CI
    SLICE_X104Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.673 r  or1200_operandmuxes/mul_prod_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.673    or1200_operandmuxes/n_0_mul_prod_i_43
    SLICE_X104Y282                                                    r  or1200_operandmuxes/mul_prod_i_42/CI
    SLICE_X104Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.733 r  or1200_operandmuxes/mul_prod_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.733    or1200_operandmuxes/n_0_mul_prod_i_42
    SLICE_X104Y283                                                    r  or1200_operandmuxes/mul_prod_i_41/CI
    SLICE_X104Y283       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.945 r  or1200_operandmuxes/mul_prod_i_41/O[1]
                         net (fo=2, routed)           0.545     6.490    or1200_ctrl/y0[13]
    SLICE_X104Y279                                                    r  or1200_ctrl/mul_prod_i_19__1/I0
    SLICE_X104Y279       LUT4 (Prop_lut4_I0_O)        0.155     6.645 r  or1200_ctrl/mul_prod_i_19__1/O
                         net (fo=2, routed)           0.400     7.046    or1200_mult_mac/y[13]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/B[13]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    10.310 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.310    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.596 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.152    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.492 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.492    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.552 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.552    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.612 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.612    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.672 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.672    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.732 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.732    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.792 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.792    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.852 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.852    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.912 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.912    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.972 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.972    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285                                                    r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CI
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    13.109 r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[2]
                         net (fo=1, routed)           0.375    13.484    or1200_mult_mac/mul_prod__3[58]
    SLICE_X103Y286                                                    r  or1200_mult_mac/mul_prod_r[58]_i_1/I4
    SLICE_X103Y286       LUT6 (Prop_lut6_I4_O)        0.152    13.636 r  or1200_mult_mac/mul_prod_r[58]_i_1/O
                         net (fo=1, routed)           0.000    13.636    or1200_mult_mac/n_0_mul_prod_r[58]_i_1
    SLICE_X103Y286       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.276    12.208    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X103Y286                                                    r  or1200_mult_mac/mul_prod_r_reg[58]/C
                         clock pessimism              0.294    12.502    
                         clock uncertainty           -0.035    12.466    
    SLICE_X103Y286       FDRE (Setup_fdre_C_D)        0.035    12.501    or1200_mult_mac/mul_prod_r_reg[58]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                 -1.135    

Slack (VIOLATED) :        -1.108ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 6.744ns (74.779%)  route 2.275ns (25.221%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 12.208 - 8.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.375     4.591    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X106Y280                                                    r  or1200_operandmuxes/operand_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y280       FDRE (Prop_fdre_C_Q)         0.308     4.899 r  or1200_operandmuxes/operand_b_reg[0]/Q
                         net (fo=33, routed)          0.364     5.263    or1200_operandmuxes/Q[0]
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_80/I0
    SLICE_X104Y280       LUT1 (Prop_lut1_I0_O)        0.053     5.316 r  or1200_operandmuxes/mul_prod_i_80/O
                         net (fo=1, routed)           0.000     5.316    or1200_operandmuxes/n_0_mul_prod_i_80
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_44/S[0]
    SLICE_X104Y280       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.613 r  or1200_operandmuxes/mul_prod_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.613    or1200_operandmuxes/n_0_mul_prod_i_44
    SLICE_X104Y281                                                    r  or1200_operandmuxes/mul_prod_i_43/CI
    SLICE_X104Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.673 r  or1200_operandmuxes/mul_prod_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.673    or1200_operandmuxes/n_0_mul_prod_i_43
    SLICE_X104Y282                                                    r  or1200_operandmuxes/mul_prod_i_42/CI
    SLICE_X104Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.733 r  or1200_operandmuxes/mul_prod_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.733    or1200_operandmuxes/n_0_mul_prod_i_42
    SLICE_X104Y283                                                    r  or1200_operandmuxes/mul_prod_i_41/CI
    SLICE_X104Y283       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.945 r  or1200_operandmuxes/mul_prod_i_41/O[1]
                         net (fo=2, routed)           0.545     6.490    or1200_ctrl/y0[13]
    SLICE_X104Y279                                                    r  or1200_ctrl/mul_prod_i_19__1/I0
    SLICE_X104Y279       LUT4 (Prop_lut4_I0_O)        0.155     6.645 r  or1200_ctrl/mul_prod_i_19__1/O
                         net (fo=2, routed)           0.400     7.046    or1200_mult_mac/y[13]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/B[13]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    10.310 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.310    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.596 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.152    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.492 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.492    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.552 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.552    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.612 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.612    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.672 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.672    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.732 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.732    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.792 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.792    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.852 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.852    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.912 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.912    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    13.049 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[2]
                         net (fo=1, routed)           0.408    13.457    or1200_mult_mac/mul_prod__3[54]
    SLICE_X103Y286                                                    r  or1200_mult_mac/mul_prod_r[54]_i_1/I4
    SLICE_X103Y286       LUT6 (Prop_lut6_I4_O)        0.152    13.609 r  or1200_mult_mac/mul_prod_r[54]_i_1/O
                         net (fo=1, routed)           0.000    13.609    or1200_mult_mac/n_0_mul_prod_r[54]_i_1
    SLICE_X103Y286       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.276    12.208    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X103Y286                                                    r  or1200_mult_mac/mul_prod_r_reg[54]/C
                         clock pessimism              0.294    12.502    
                         clock uncertainty           -0.035    12.466    
    SLICE_X103Y286       FDRE (Setup_fdre_C_D)        0.035    12.501    or1200_mult_mac/mul_prod_r_reg[54]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                         -13.609    
  -------------------------------------------------------------------
                         slack                                 -1.108    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 6.942ns (76.718%)  route 2.107ns (23.282%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.375     4.591    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X106Y280                                                    r  or1200_operandmuxes/operand_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y280       FDRE (Prop_fdre_C_Q)         0.308     4.899 r  or1200_operandmuxes/operand_b_reg[0]/Q
                         net (fo=33, routed)          0.364     5.263    or1200_operandmuxes/Q[0]
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_80/I0
    SLICE_X104Y280       LUT1 (Prop_lut1_I0_O)        0.053     5.316 r  or1200_operandmuxes/mul_prod_i_80/O
                         net (fo=1, routed)           0.000     5.316    or1200_operandmuxes/n_0_mul_prod_i_80
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_44/S[0]
    SLICE_X104Y280       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.613 r  or1200_operandmuxes/mul_prod_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.613    or1200_operandmuxes/n_0_mul_prod_i_44
    SLICE_X104Y281                                                    r  or1200_operandmuxes/mul_prod_i_43/CI
    SLICE_X104Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.673 r  or1200_operandmuxes/mul_prod_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.673    or1200_operandmuxes/n_0_mul_prod_i_43
    SLICE_X104Y282                                                    r  or1200_operandmuxes/mul_prod_i_42/CI
    SLICE_X104Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.733 r  or1200_operandmuxes/mul_prod_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.733    or1200_operandmuxes/n_0_mul_prod_i_42
    SLICE_X104Y283                                                    r  or1200_operandmuxes/mul_prod_i_41/CI
    SLICE_X104Y283       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.945 r  or1200_operandmuxes/mul_prod_i_41/O[1]
                         net (fo=2, routed)           0.545     6.490    or1200_ctrl/y0[13]
    SLICE_X104Y279                                                    r  or1200_ctrl/mul_prod_i_19__1/I0
    SLICE_X104Y279       LUT4 (Prop_lut4_I0_O)        0.155     6.645 r  or1200_ctrl/mul_prod_i_19__1/O
                         net (fo=2, routed)           0.400     7.046    or1200_mult_mac/y[13]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/B[13]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    10.310 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.310    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.596 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.152    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.492 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.492    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.552 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.552    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.612 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.612    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.672 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.672    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.732 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.732    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.792 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.792    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.852 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.852    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.912 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.912    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.972 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.972    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285                                                    r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CI
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.032 r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.032    or1200_mult_mac/n_0_mul_prod_r_reg[59]_i_2
    SLICE_X102Y286                                                    r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/CI
    SLICE_X102Y286       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    13.244 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[1]
                         net (fo=1, routed)           0.240    13.484    or1200_mult_mac/mul_prod__3[61]
    SLICE_X102Y287                                                    r  or1200_mult_mac/mul_prod_r[61]_i_1/I4
    SLICE_X102Y287       LUT6 (Prop_lut6_I4_O)        0.155    13.639 r  or1200_mult_mac/mul_prod_r[61]_i_1/O
                         net (fo=1, routed)           0.000    13.639    or1200_mult_mac/n_0_mul_prod_r[61]_i_1
    SLICE_X102Y287       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.277    12.209    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X102Y287                                                    r  or1200_mult_mac/mul_prod_r_reg[61]/C
                         clock pessimism              0.294    12.503    
                         clock uncertainty           -0.035    12.467    
    SLICE_X102Y287       FDRE (Setup_fdre_C_D)        0.071    12.538    or1200_mult_mac/mul_prod_r_reg[61]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                         -13.639    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 6.838ns (75.575%)  route 2.210ns (24.425%))
  Logic Levels:           19  (CARRY4=14 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.375     4.591    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X106Y280                                                    r  or1200_operandmuxes/operand_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y280       FDRE (Prop_fdre_C_Q)         0.308     4.899 r  or1200_operandmuxes/operand_b_reg[0]/Q
                         net (fo=33, routed)          0.364     5.263    or1200_operandmuxes/Q[0]
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_80/I0
    SLICE_X104Y280       LUT1 (Prop_lut1_I0_O)        0.053     5.316 r  or1200_operandmuxes/mul_prod_i_80/O
                         net (fo=1, routed)           0.000     5.316    or1200_operandmuxes/n_0_mul_prod_i_80
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_44/S[0]
    SLICE_X104Y280       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.613 r  or1200_operandmuxes/mul_prod_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.613    or1200_operandmuxes/n_0_mul_prod_i_44
    SLICE_X104Y281                                                    r  or1200_operandmuxes/mul_prod_i_43/CI
    SLICE_X104Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.673 r  or1200_operandmuxes/mul_prod_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.673    or1200_operandmuxes/n_0_mul_prod_i_43
    SLICE_X104Y282                                                    r  or1200_operandmuxes/mul_prod_i_42/CI
    SLICE_X104Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.733 r  or1200_operandmuxes/mul_prod_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.733    or1200_operandmuxes/n_0_mul_prod_i_42
    SLICE_X104Y283                                                    r  or1200_operandmuxes/mul_prod_i_41/CI
    SLICE_X104Y283       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.945 r  or1200_operandmuxes/mul_prod_i_41/O[1]
                         net (fo=2, routed)           0.545     6.490    or1200_ctrl/y0[13]
    SLICE_X104Y279                                                    r  or1200_ctrl/mul_prod_i_19__1/I0
    SLICE_X104Y279       LUT4 (Prop_lut4_I0_O)        0.155     6.645 r  or1200_ctrl/mul_prod_i_19__1/O
                         net (fo=2, routed)           0.400     7.046    or1200_mult_mac/y[13]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/B[13]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    10.310 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.310    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.596 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.152    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.492 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.492    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.552 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.552    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.612 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.612    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.672 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.672    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.732 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.732    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.792 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.792    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.852 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.852    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.912 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.912    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.972 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.972    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285                                                    r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CI
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181    13.153 r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[3]
                         net (fo=1, routed)           0.343    13.496    or1200_mult_mac/mul_prod__3[59]
    SLICE_X102Y287                                                    r  or1200_mult_mac/mul_prod_r[59]_i_1/I4
    SLICE_X102Y287       LUT6 (Prop_lut6_I4_O)        0.142    13.638 r  or1200_mult_mac/mul_prod_r[59]_i_1/O
                         net (fo=1, routed)           0.000    13.638    or1200_mult_mac/n_0_mul_prod_r[59]_i_1
    SLICE_X102Y287       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.277    12.209    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X102Y287                                                    r  or1200_mult_mac/mul_prod_r_reg[59]/C
                         clock pessimism              0.294    12.503    
                         clock uncertainty           -0.035    12.467    
    SLICE_X102Y287       FDRE (Setup_fdre_C_D)        0.073    12.540    or1200_mult_mac/mul_prod_r_reg[59]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.097ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.046ns  (logic 6.822ns (75.413%)  route 2.224ns (24.587%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.375     4.591    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X106Y280                                                    r  or1200_operandmuxes/operand_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y280       FDRE (Prop_fdre_C_Q)         0.308     4.899 r  or1200_operandmuxes/operand_b_reg[0]/Q
                         net (fo=33, routed)          0.364     5.263    or1200_operandmuxes/Q[0]
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_80/I0
    SLICE_X104Y280       LUT1 (Prop_lut1_I0_O)        0.053     5.316 r  or1200_operandmuxes/mul_prod_i_80/O
                         net (fo=1, routed)           0.000     5.316    or1200_operandmuxes/n_0_mul_prod_i_80
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_44/S[0]
    SLICE_X104Y280       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.613 r  or1200_operandmuxes/mul_prod_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.613    or1200_operandmuxes/n_0_mul_prod_i_44
    SLICE_X104Y281                                                    r  or1200_operandmuxes/mul_prod_i_43/CI
    SLICE_X104Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.673 r  or1200_operandmuxes/mul_prod_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.673    or1200_operandmuxes/n_0_mul_prod_i_43
    SLICE_X104Y282                                                    r  or1200_operandmuxes/mul_prod_i_42/CI
    SLICE_X104Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.733 r  or1200_operandmuxes/mul_prod_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.733    or1200_operandmuxes/n_0_mul_prod_i_42
    SLICE_X104Y283                                                    r  or1200_operandmuxes/mul_prod_i_41/CI
    SLICE_X104Y283       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.945 r  or1200_operandmuxes/mul_prod_i_41/O[1]
                         net (fo=2, routed)           0.545     6.490    or1200_ctrl/y0[13]
    SLICE_X104Y279                                                    r  or1200_ctrl/mul_prod_i_19__1/I0
    SLICE_X104Y279       LUT4 (Prop_lut4_I0_O)        0.155     6.645 r  or1200_ctrl/mul_prod_i_19__1/O
                         net (fo=2, routed)           0.400     7.046    or1200_mult_mac/y[13]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/B[13]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    10.310 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.310    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.596 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.152    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.492 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.492    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.552 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.552    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.612 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.612    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.672 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.672    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.732 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.732    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.792 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.792    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.852 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.852    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.912 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.912    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    13.124 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[1]
                         net (fo=1, routed)           0.358    13.482    or1200_mult_mac/mul_prod__3[53]
    SLICE_X102Y287                                                    r  or1200_mult_mac/mul_prod_r[53]_i_1/I4
    SLICE_X102Y287       LUT6 (Prop_lut6_I4_O)        0.155    13.637 r  or1200_mult_mac/mul_prod_r[53]_i_1/O
                         net (fo=1, routed)           0.000    13.637    or1200_mult_mac/n_0_mul_prod_r[53]_i_1
    SLICE_X102Y287       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.277    12.209    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X102Y287                                                    r  or1200_mult_mac/mul_prod_r_reg[53]/C
                         clock pessimism              0.294    12.503    
                         clock uncertainty           -0.035    12.467    
    SLICE_X102Y287       FDRE (Setup_fdre_C_D)        0.073    12.540    or1200_mult_mac/mul_prod_r_reg[53]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                         -13.637    
  -------------------------------------------------------------------
                         slack                                 -1.097    

Slack (VIOLATED) :        -1.097ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 6.864ns (75.886%)  route 2.181ns (24.114%))
  Logic Levels:           20  (CARRY4=15 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 12.209 - 8.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.292     3.096    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.216 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.375     4.591    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X106Y280                                                    r  or1200_operandmuxes/operand_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y280       FDRE (Prop_fdre_C_Q)         0.308     4.899 r  or1200_operandmuxes/operand_b_reg[0]/Q
                         net (fo=33, routed)          0.364     5.263    or1200_operandmuxes/Q[0]
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_80/I0
    SLICE_X104Y280       LUT1 (Prop_lut1_I0_O)        0.053     5.316 r  or1200_operandmuxes/mul_prod_i_80/O
                         net (fo=1, routed)           0.000     5.316    or1200_operandmuxes/n_0_mul_prod_i_80
    SLICE_X104Y280                                                    r  or1200_operandmuxes/mul_prod_i_44/S[0]
    SLICE_X104Y280       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     5.613 r  or1200_operandmuxes/mul_prod_i_44/CO[3]
                         net (fo=1, routed)           0.000     5.613    or1200_operandmuxes/n_0_mul_prod_i_44
    SLICE_X104Y281                                                    r  or1200_operandmuxes/mul_prod_i_43/CI
    SLICE_X104Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.673 r  or1200_operandmuxes/mul_prod_i_43/CO[3]
                         net (fo=1, routed)           0.000     5.673    or1200_operandmuxes/n_0_mul_prod_i_43
    SLICE_X104Y282                                                    r  or1200_operandmuxes/mul_prod_i_42/CI
    SLICE_X104Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.733 r  or1200_operandmuxes/mul_prod_i_42/CO[3]
                         net (fo=1, routed)           0.000     5.733    or1200_operandmuxes/n_0_mul_prod_i_42
    SLICE_X104Y283                                                    r  or1200_operandmuxes/mul_prod_i_41/CI
    SLICE_X104Y283       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.945 r  or1200_operandmuxes/mul_prod_i_41/O[1]
                         net (fo=2, routed)           0.545     6.490    or1200_ctrl/y0[13]
    SLICE_X104Y279                                                    r  or1200_ctrl/mul_prod_i_19__1/I0
    SLICE_X104Y279       LUT4 (Prop_lut4_I0_O)        0.155     6.645 r  or1200_ctrl/mul_prod_i_19__1/O
                         net (fo=2, routed)           0.400     7.046    or1200_mult_mac/y[13]
    DSP48_X6Y110                                                      r  or1200_mult_mac/mul_prod__1/mul_prod/B[13]
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.264    10.310 r  or1200_mult_mac/mul_prod__1/mul_prod/PCOUT[47]
                         net (fo=1, routed)           0.000    10.310    or1200_mult_mac/n_106_mul_prod__1/mul_prod
    DSP48_X6Y111                                                      r  or1200_mult_mac/mul_prod__2/mul_prod/PCIN[47]
    DSP48_X6Y111         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.286    11.596 r  or1200_mult_mac/mul_prod__2/mul_prod/P[3]
                         net (fo=2, routed)           0.557    12.152    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X102Y276                                                    r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/DI[0]
    SLICE_X102Y276       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340    12.492 r  or1200_mult_mac/mul_prod_r_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.492    or1200_mult_mac/n_0_mul_prod_r_reg[23]_i_2
    SLICE_X102Y277                                                    r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CI
    SLICE_X102Y277       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.552 r  or1200_mult_mac/mul_prod_r_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.552    or1200_mult_mac/n_0_mul_prod_r_reg[27]_i_2
    SLICE_X102Y278                                                    r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CI
    SLICE_X102Y278       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.612 r  or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.612    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X102Y279                                                    r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CI
    SLICE_X102Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.672 r  or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.672    or1200_mult_mac/n_0_mul_prod_r_reg[35]_i_2
    SLICE_X102Y280                                                    r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CI
    SLICE_X102Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.732 r  or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.732    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X102Y281                                                    r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CI
    SLICE_X102Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.792 r  or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.792    or1200_mult_mac/n_0_mul_prod_r_reg[43]_i_2
    SLICE_X102Y282                                                    r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CI
    SLICE_X102Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.852 r  or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.852    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X102Y283                                                    r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CI
    SLICE_X102Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.912 r  or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.912    or1200_mult_mac/n_0_mul_prod_r_reg[51]_i_2
    SLICE_X102Y284                                                    r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CI
    SLICE_X102Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    12.972 r  or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.972    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X102Y285                                                    r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CI
    SLICE_X102Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    13.032 r  or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.032    or1200_mult_mac/n_0_mul_prod_r_reg[59]_i_2
    SLICE_X102Y286                                                    r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/CI
    SLICE_X102Y286       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137    13.169 r  or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[2]
                         net (fo=1, routed)           0.315    13.484    or1200_mult_mac/mul_prod__3[62]
    SLICE_X102Y287                                                    r  or1200_mult_mac/mul_prod_r[62]_i_1/I4
    SLICE_X102Y287       LUT6 (Prop_lut6_I4_O)        0.152    13.636 r  or1200_mult_mac/mul_prod_r[62]_i_1/O
                         net (fo=1, routed)           0.000    13.636    or1200_mult_mac/n_0_mul_prod_r[62]_i_1
    SLICE_X102Y287       FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AE39                                              0.000     8.000 r  clk
                         net (fo=0)                   0.000     8.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.678     8.678 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.141    10.819    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    10.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         1.277    12.209    or1200_mult_mac/clk_IBUF_BUFG
    SLICE_X102Y287                                                    r  or1200_mult_mac/mul_prod_r_reg[62]/C
                         clock pessimism              0.294    12.503    
                         clock uncertainty           -0.035    12.467    
    SLICE_X102Y287       FDRE (Setup_fdre_C_D)        0.072    12.539    or1200_mult_mac/mul_prod_r_reg[62]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                 -1.097    




