Analysis & Synthesis report for tp2_e5_ERV25_grupo2
Sat Apr 26 18:41:20 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Source assignments for ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated
 11. Parameter Settings for User Entity Instance: ram_principal:inst|altsyncram:altsyncram_component
 12. altsyncram Parameter Settings by Entity Instance
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 26 18:41:20 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; tp2_e5_ERV25_grupo2                             ;
; Top-level Entity Name              ; tp2_e5_ERV25_grupo2                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1                                               ;
;     Total combinational functions  ; 1                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 4                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE22F17C8L       ;                     ;
; Top-level entity name                                            ; tp2_e5_ERV25_grupo2 ; tp2_e5_ERV25_grupo2 ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; ram_principal.v                  ; yes             ; User Wizard-Generated File         ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v         ;         ;
; tp2_e5_ERV25_grupo2.bdf          ; yes             ; User Block Diagram/Schematic File  ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf ;         ;
; fetch_unit.v                     ; yes             ; User Verilog HDL File              ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_25i2.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf  ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction        ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/decode_rsa.tdf       ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction        ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/decode_k8a.tdf       ;         ;
; db/mux_oob.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/mux_oob.tdf          ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/mux_bnb.tdf          ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 1                    ;
;                                             ;                      ;
; Total combinational functions               ; 1                    ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 0                    ;
;     -- 3 input functions                    ; 1                    ;
;     -- <=2 input functions                  ; 0                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 1                    ;
;     -- arithmetic mode                      ; 0                    ;
;                                             ;                      ;
; Total registers                             ; 0                    ;
;     -- Dedicated logic registers            ; 0                    ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 4                    ;
;                                             ;                      ;
; Embedded Multiplier 9-bit elements          ; 0                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; fetch_unit:inst2|z~0 ;
; Maximum fan-out                             ; 1                    ;
; Total fan-out                               ; 8                    ;
; Average fan-out                             ; 0.89                 ;
+---------------------------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                   ; Entity Name         ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+---------------------+--------------+
; |tp2_e5_ERV25_grupo2       ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 4    ; 0            ; |tp2_e5_ERV25_grupo2                  ; tp2_e5_ERV25_grupo2 ; work         ;
;    |fetch_unit:inst2|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tp2_e5_ERV25_grupo2|fetch_unit:inst2 ; fetch_unit          ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 24.1    ; N/A          ; N/A          ; |tp2_e5_ERV25_grupo2|ram_principal:inst ; ram_principal.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_principal:inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------+
; Parameter Name                     ; Value                  ; Type                              ;
+------------------------------------+------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                           ;
; WIDTH_A                            ; 32                     ; Signed Integer                    ;
; WIDTHAD_A                          ; 14                     ; Signed Integer                    ;
; NUMWORDS_A                         ; 16384                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WIDTH_B                            ; 8                      ; Signed Integer                    ;
; WIDTHAD_B                          ; 16                     ; Signed Integer                    ;
; NUMWORDS_B                         ; 65536                  ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED                 ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_25i2        ; Untyped                           ;
+------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; ram_principal:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 65536                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         3 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 1.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Apr 26 18:41:04 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram_principal.v
    Info (12023): Found entity 1: ram_principal File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file tp2_e5_erv25_grupo2.bdf
    Info (12023): Found entity 1: tp2_e5_ERV25_grupo2
Info (12021): Found 1 design units, including 1 entities, in source file fetch_unit.v
    Info (12023): Found entity 1: fetch_unit File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v Line: 1
Info (12127): Elaborating entity "tp2_e5_ERV25_grupo2" for the top level hierarchy
Info (12128): Elaborating entity "fetch_unit" for hierarchy "fetch_unit:inst2"
Info (12128): Elaborating entity "ram_principal" for hierarchy "ram_principal:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 98
Info (12130): Elaborated megafunction instantiation "ram_principal:inst|altsyncram:altsyncram_component" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 98
Info (12133): Instantiated megafunction "ram_principal:inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_25i2.tdf
    Info (12023): Found entity 1: altsyncram_25i2 File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 36
Info (12128): Elaborating entity "altsyncram_25i2" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated" File: c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|decode_rsa:decode2" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|decode_k8a:rden_decode_a" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/mux_oob.tdf Line: 23
Info (12128): Elaborating entity "mux_oob" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|mux_oob:mux4" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/mux_bnb.tdf Line: 23
Info (12128): Elaborating entity "mux_bnb" for hierarchy "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|mux_bnb:mux5" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 56
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a0" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 57
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a1" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 94
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a2" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 131
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a3" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 168
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a4" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 205
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a5" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 242
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a6" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 279
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a7" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 316
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a8" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 353
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a9" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 390
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a10" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 427
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a11" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 464
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a12" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 501
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a13" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 538
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a14" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 575
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a15" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 612
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a16" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 649
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a17" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 686
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a18" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 723
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a19" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 760
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a20" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 797
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a21" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 834
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a22" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 871
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a23" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 908
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a24" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 945
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a25" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 982
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a26" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1019
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a27" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1056
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a28" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1093
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a29" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1130
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a30" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1167
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a31" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1204
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a32" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1241
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a33" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1278
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a34" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1315
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a35" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1352
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a36" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1389
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a37" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1426
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a38" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1463
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a39" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1500
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a40" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1537
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a41" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1574
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a42" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1611
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a43" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1648
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a44" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1685
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a45" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1722
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a46" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1759
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a47" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1796
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a48" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1833
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a49" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1870
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a50" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1907
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a51" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1944
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a52" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 1981
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a53" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2018
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a54" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2055
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a55" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2092
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a56" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2129
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a57" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2166
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a58" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2203
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a59" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2240
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a60" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2277
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a61" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2314
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a62" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2351
        Warning (14320): Synthesized away node "ram_principal:inst|altsyncram:altsyncram_component|altsyncram_25i2:auto_generated|ram_block1a63" File: D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_25i2.tdf Line: 2388
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 1 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Sat Apr 26 18:41:20 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:31


