// Seed: 1771083572
module module_0 (
    output wand id_0,
    input supply1 module_0,
    input tri0 id_2,
    input wor id_3,
    output wire id_4,
    output wor id_5
);
  wire id_7, id_8;
  logic [7:0] id_9;
  assign id_9[1'h0==1'b0] = id_2;
  wire id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    input logic id_1,
    output logic id_2,
    output uwire id_3,
    input supply1 id_4,
    input uwire id_5
);
  wand id_7;
  initial id_3 = id_5;
  wire id_8;
  wand id_9;
  wire id_10;
  wire id_11;
  module_0(
      id_3, id_5, id_0, id_0, id_3, id_3
  );
  assign id_8 = ~id_7;
  wire  id_12;
  logic id_13;
  assign id_13 = id_0 ? ~id_7 : id_1;
  always @(1) begin
    if (id_5) id_13 <= 1;
    else id_2 <= 1 == id_9;
  end
endmodule
