
stm32f4-usart.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <delay_ms>:
  * @brief  wait millisecond
  * @param  wait_time : time to wait in millisecond
  * @retval None
  */
void delay_ms(uint16_t waittime)
{
 8000188:	b510      	push	{r4, lr}
 800018a:	4604      	mov	r4, r0
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);
 800018c:	2001      	movs	r0, #1
 800018e:	4601      	mov	r1, r0
 8000190:	f001 f9c4 	bl	800151c <RCC_APB1PeriphClockCmd>

  /* Time base configuration */
  TIM_TimeBaseStructureMili.TIM_Period = ((waittime+1) * 2)-1;
 8000194:	0064      	lsls	r4, r4, #1
 8000196:	f240 0300 	movw	r3, #0
 800019a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800019e:	3401      	adds	r4, #1
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMili);
 80001a0:	4619      	mov	r1, r3
{
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);

  /* Time base configuration */
  TIM_TimeBaseStructureMili.TIM_Period = ((waittime+1) * 2)-1;
 80001a2:	605c      	str	r4, [r3, #4]
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMili);
 80001a4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001a8:	f001 fadc 	bl	8001764 <TIM_TimeBaseInit>

  TIM_SelectOnePulseMode(TIM_NUM, TIM_OPMode_Single);
 80001ac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001b0:	2108      	movs	r1, #8
 80001b2:	f001 fb97 	bl	80018e4 <TIM_SelectOnePulseMode>

  TIM_SetCounter(TIM_NUM,2);
 80001b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001ba:	2102      	movs	r1, #2
 80001bc:	f001 fb58 	bl	8001870 <TIM_SetCounter>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, ENABLE);
 80001c0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001c4:	2101      	movs	r1, #1
 80001c6:	f001 fbad 	bl	8001924 <TIM_Cmd>

  while (TIM_GetCounter(TIM_NUM)){};
 80001ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001ce:	f001 fb53 	bl	8001878 <TIM_GetCounter>
 80001d2:	4601      	mov	r1, r0
 80001d4:	2800      	cmp	r0, #0
 80001d6:	d1f8      	bne.n	80001ca <delay_ms+0x42>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 80001d8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
}
 80001dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  TIM_Cmd(TIM_NUM, ENABLE);

  while (TIM_GetCounter(TIM_NUM)){};

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 80001e0:	f001 bba0 	b.w	8001924 <TIM_Cmd>

080001e4 <delay_us>:
  * @brief  wait micro second
  * @param  wait_time : time to wait in micro second
  * @retval None
  */
void delay_us(uint16_t waittime)
{
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4604      	mov	r4, r0
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);
 80001e8:	2001      	movs	r0, #1
 80001ea:	4601      	mov	r1, r0
 80001ec:	f001 f996 	bl	800151c <RCC_APB1PeriphClockCmd>

  /* Time base configuration */
  TIM_TimeBaseStructureMicro.TIM_Period = ((waittime+1) * 2)-1;
 80001f0:	0064      	lsls	r4, r4, #1
 80001f2:	f240 0300 	movw	r3, #0
 80001f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001fa:	3401      	adds	r4, #1
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMicro);
 80001fc:	f103 010c 	add.w	r1, r3, #12
{
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);

  /* Time base configuration */
  TIM_TimeBaseStructureMicro.TIM_Period = ((waittime+1) * 2)-1;
 8000200:	611c      	str	r4, [r3, #16]
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMicro);
 8000202:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000206:	f001 faad 	bl	8001764 <TIM_TimeBaseInit>

  TIM_SelectOnePulseMode(TIM_NUM, TIM_OPMode_Single);
 800020a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800020e:	2108      	movs	r1, #8
 8000210:	f001 fb68 	bl	80018e4 <TIM_SelectOnePulseMode>

  TIM_SetCounter(TIM_NUM,2);
 8000214:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000218:	2102      	movs	r1, #2
 800021a:	f001 fb29 	bl	8001870 <TIM_SetCounter>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, ENABLE);
 800021e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000222:	2101      	movs	r1, #1
 8000224:	f001 fb7e 	bl	8001924 <TIM_Cmd>

  while (TIM_GetCounter(TIM_NUM)){};
 8000228:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800022c:	f001 fb24 	bl	8001878 <TIM_GetCounter>
 8000230:	4601      	mov	r1, r0
 8000232:	2800      	cmp	r0, #0
 8000234:	d1f8      	bne.n	8000228 <delay_us+0x44>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 8000236:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

}
 800023a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  TIM_Cmd(TIM_NUM, ENABLE);

  while (TIM_GetCounter(TIM_NUM)){};

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 800023e:	f001 bb71 	b.w	8001924 <TIM_Cmd>
 8000242:	bf00      	nop

08000244 <digitalRead>:
void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
	uint8_t mode = (port->MODER) >> (pin * 2);
 8000244:	6802      	ldr	r2, [r0, #0]

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
 8000246:	b508      	push	{r3, lr}
	uint8_t mode = (port->MODER) >> (pin * 2);
	if (mode == GPIO_Mode_OUT)
 8000248:	004b      	lsls	r3, r1, #1
 800024a:	fa32 f303 	lsrs.w	r3, r2, r3
 800024e:	b2db      	uxtb	r3, r3
 8000250:	2b01      	cmp	r3, #1
 8000252:	d005      	beq.n	8000260 <digitalRead+0x1c>
		return (GPIO_ReadOutputDataBit(port, pin) ? SET : RESET);
	return (GPIO_ReadInputDataBit(port, pin) ? SET : RESET);
 8000254:	f000 feea 	bl	800102c <GPIO_ReadInputDataBit>
 8000258:	3800      	subs	r0, #0
 800025a:	bf18      	it	ne
 800025c:	2001      	movne	r0, #1
}
 800025e:	bd08      	pop	{r3, pc}
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
	uint8_t mode = (port->MODER) >> (pin * 2);
	if (mode == GPIO_Mode_OUT)
		return (GPIO_ReadOutputDataBit(port, pin) ? SET : RESET);
 8000260:	f000 feee 	bl	8001040 <GPIO_ReadOutputDataBit>
 8000264:	3800      	subs	r0, #0
 8000266:	bf18      	it	ne
 8000268:	2001      	movne	r0, #1
 800026a:	bd08      	pop	{r3, pc}

0800026c <portWrite>:
		GPIO_ResetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
	}
}

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
 800026c:	f000 befc 	b.w	8001068 <GPIO_Write>

08000270 <digitalWrite>:

/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
 8000270:	4603      	mov	r3, r0
	if (bit) {
 8000272:	b951      	cbnz	r1, 800028a <digitalWrite+0x1a>
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
	} else {
		GPIO_ResetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8000274:	f240 0118 	movw	r1, #24
 8000278:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800027c:	f3c0 4c03 	ubfx	ip, r0, #16, #4
 8000280:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 8000284:	b299      	uxth	r1, r3
 8000286:	f000 bee7 	b.w	8001058 <GPIO_ResetBits>
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 800028a:	f240 0218 	movw	r2, #24
 800028e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000292:	f3c0 4103 	ubfx	r1, r0, #16, #4
 8000296:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800029a:	b299      	uxth	r1, r3
 800029c:	f000 beda 	b.w	8001054 <GPIO_SetBits>

080002a0 <GPIOMode>:
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80002a4:	f240 0418 	movw	r4, #24
 80002a8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80002ac:	f3c0 4603 	ubfx	r6, r0, #16, #4
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80002b0:	b082      	sub	sp, #8
 80002b2:	4605      	mov	r5, r0

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80002b4:	eb04 0086 	add.w	r0, r4, r6, lsl #2
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80002b8:	460f      	mov	r7, r1
 80002ba:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80002be:	2101      	movs	r1, #1
 80002c0:	6a80      	ldr	r0, [r0, #40]	; 0x28
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 80002c2:	4692      	mov	sl, r2
 80002c4:	4699      	mov	r9, r3

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
 80002c6:	b2ad      	uxth	r5, r5
void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80002c8:	f001 f8f2 	bl	80014b0 <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80002cc:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80002d0:	4669      	mov	r1, sp

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
 80002d2:	9500      	str	r5, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
 80002d4:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_OType = otype;
 80002d8:	f88d 9006 	strb.w	r9, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = pupd;
 80002dc:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = clk;
 80002e0:	f88d a005 	strb.w	sl, [sp, #5]
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 80002e4:	f000 fafe 	bl	80008e4 <GPIO_Init>
}
 80002e8:	b002      	add	sp, #8
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	bf00      	nop

080002f0 <pinMode>:
 static const uint8_t MISO = 12;
 static const uint8_t SCK  = 13; // PB7
 static const uint8_t LED_BUILTIN = 14;
 */

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 80002f0:	b5f0      	push	{r4, r5, r6, r7, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 80002f2:	f240 0418 	movw	r4, #24
 80002f6:	f3c0 4603 	ubfx	r6, r0, #16, #4
 80002fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80002fe:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 static const uint8_t MISO = 12;
 static const uint8_t SCK  = 13; // PB7
 static const uint8_t LED_BUILTIN = 14;
 */

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 8000302:	b083      	sub	sp, #12
 8000304:	460f      	mov	r7, r1
 8000306:	4605      	mov	r5, r0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8000308:	2101      	movs	r1, #1
 800030a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800030c:	f001 f8d0 	bl	80014b0 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 8000310:	b2ad      	uxth	r5, r5
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000312:	2300      	movs	r3, #0
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000314:	2202      	movs	r2, #2
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8000316:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 800031a:	4669      	mov	r1, sp

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 800031c:	9500      	str	r5, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
 800031e:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000322:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000326:	f88d 2005 	strb.w	r2, [sp, #5]

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800032a:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 800032e:	f000 fad9 	bl	80008e4 <GPIO_Init>
}
 8000332:	b003      	add	sp, #12
 8000334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000336:	bf00      	nop

08000338 <SysTick_Handler>:
#include "systick.h"

volatile uint32_t _systick_counter;

void SysTick_Handler(void) {
	_systick_counter++; /* increment timeTicks counter */
 8000338:	f240 634c 	movw	r3, #1612	; 0x64c
 800033c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000340:	6818      	ldr	r0, [r3, #0]
 8000342:	1c42      	adds	r2, r0, #1
 8000344:	601a      	str	r2, [r3, #0]
}
 8000346:	4770      	bx	lr

08000348 <SysTick_delay>:

void SysTick_delay(const uint32_t dlyTicks) {
	uint32_t currTicks = _systick_counter;
 8000348:	f240 634c 	movw	r3, #1612	; 0x64c
 800034c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000350:	681a      	ldr	r2, [r3, #0]

	while ((_systick_counter - currTicks) < dlyTicks)
 8000352:	6819      	ldr	r1, [r3, #0]
 8000354:	1a89      	subs	r1, r1, r2
 8000356:	4281      	cmp	r1, r0
 8000358:	d3fb      	bcc.n	8000352 <SysTick_delay+0xa>
		;
}
 800035a:	4770      	bx	lr

0800035c <SysTick_count>:
	}
*/
}

uint32_t SysTick_count() {
	return _systick_counter;
 800035c:	f240 634c 	movw	r3, #1612	; 0x64c
 8000360:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000364:	6818      	ldr	r0, [r3, #0]
}
 8000366:	4770      	bx	lr

08000368 <SysTick_Start>:

	while ((_systick_counter - currTicks) < dlyTicks)
		;
}

void SysTick_Start(void) {
 8000368:	b500      	push	{lr}
 800036a:	b085      	sub	sp, #20
	RCC_ClocksTypeDef RCC_Clocks;
	  /* SysTick end of count event each 10ms */
	  RCC_GetClocksFreq(&RCC_Clocks);
 800036c:	4668      	mov	r0, sp
 800036e:	f001 f813 	bl	8001398 <RCC_GetClocksFreq>
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000372:	9801      	ldr	r0, [sp, #4]
 8000374:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8000378:	f2c1 0362 	movt	r3, #4194	; 0x1062
 800037c:	fba3 2c00 	umull	r2, ip, r3, r0
 8000380:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000384:	f3cc 1197 	ubfx	r1, ip, #6, #24
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000388:	f64e 5200 	movw	r2, #60672	; 0xed00
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800038c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000390:	1e48      	subs	r0, r1, #1
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000392:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000396:	f06f 010f 	mvn.w	r1, #15
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800039a:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800039c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80003a0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003a2:	2207      	movs	r2, #7
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80003a4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003a6:	601a      	str	r2, [r3, #0]
		// Handle Error
		while (1)
			;
	}
*/
}
 80003a8:	b005      	add	sp, #20
 80003aa:	bd00      	pop	{pc}

080003ac <buffer_clear>:
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 80003ac:	2300      	movs	r3, #0
	r->tail = 0;
	r->count = 0;
 80003ae:	f8a0 3104 	strh.w	r3, [r0, #260]	; 0x104
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 80003b2:	f8a0 3100 	strh.w	r3, [r0, #256]	; 0x100
	r->tail = 0;
 80003b6:	f8a0 3102 	strh.w	r3, [r0, #258]	; 0x102
	r->count = 0;
}
 80003ba:	4770      	bx	lr

080003bc <buffer_count>:

uint16_t buffer_count(USARTRing * r) {
	return r->count;
}
 80003bc:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
 80003c0:	4770      	bx	lr
 80003c2:	bf00      	nop

080003c4 <buffer_is_full>:

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 80003c4:	f9b0 2100 	ldrsh.w	r2, [r0, #256]	; 0x100
 80003c8:	f9b0 3102 	ldrsh.w	r3, [r0, #258]	; 0x102
 80003cc:	429a      	cmp	r2, r3
 80003ce:	d001      	beq.n	80003d4 <buffer_is_full+0x10>
 80003d0:	2000      	movs	r0, #0
 80003d2:	4770      	bx	lr
 80003d4:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
 80003d8:	3800      	subs	r0, #0
 80003da:	bf18      	it	ne
 80003dc:	2001      	movne	r0, #1
		return 1;
	}
	return 0;
}
 80003de:	4770      	bx	lr

080003e0 <buffer_enque>:
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 80003e0:	f8b0 c100 	ldrh.w	ip, [r0, #256]	; 0x100
		return 1;
	}
	return 0;
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
 80003e4:	b410      	push	{r4}
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 80003e6:	f9b0 4102 	ldrsh.w	r4, [r0, #258]	; 0x102
 80003ea:	fa0f f28c 	sxth.w	r2, ip
 80003ee:	4294      	cmp	r4, r2
		return 1;
	}
	return 0;
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
 80003f0:	4603      	mov	r3, r0
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 80003f2:	d017      	beq.n	8000424 <buffer_enque+0x44>
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if ( buffer_is_full(r) )
		return 0xffff;
	r->buf[r->head++] = w;
 80003f4:	f10c 0c01 	add.w	ip, ip, #1
	r->count++;
	r->head %= USART_BUFFER_SIZE;
 80003f8:	fa0f f48c 	sxth.w	r4, ip
 80003fc:	17e0      	asrs	r0, r4, #31
 80003fe:	0e40      	lsrs	r0, r0, #25
 8000400:	eb04 0c00 	add.w	ip, r4, r0

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if ( buffer_is_full(r) )
		return 0xffff;
	r->buf[r->head++] = w;
	r->count++;
 8000404:	f8b3 4104 	ldrh.w	r4, [r3, #260]	; 0x104
	r->head %= USART_BUFFER_SIZE;
 8000408:	f00c 0c7f 	and.w	ip, ip, #127	; 0x7f
 800040c:	ebc0 000c 	rsb	r0, r0, ip

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if ( buffer_is_full(r) )
		return 0xffff;
	r->buf[r->head++] = w;
	r->count++;
 8000410:	3401      	adds	r4, #1
	r->head %= USART_BUFFER_SIZE;
 8000412:	f8a3 0100 	strh.w	r0, [r3, #256]	; 0x100
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if ( buffer_is_full(r) )
		return 0xffff;
	r->buf[r->head++] = w;
 8000416:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	r->count++;
 800041a:	f8a3 4104 	strh.w	r4, [r3, #260]	; 0x104
	r->head %= USART_BUFFER_SIZE;
	return w;
}
 800041e:	4608      	mov	r0, r1
 8000420:	bc10      	pop	{r4}
 8000422:	4770      	bx	lr
uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 8000424:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
 8000428:	2800      	cmp	r0, #0
 800042a:	d0e3      	beq.n	80003f4 <buffer_enque+0x14>
 800042c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000430:	e7f5      	b.n	800041e <buffer_enque+0x3e>
 8000432:	bf00      	nop

08000434 <buffer_deque>:
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8000434:	f8b0 2104 	ldrh.w	r2, [r0, #260]	; 0x104
	r->count++;
	r->head %= USART_BUFFER_SIZE;
	return w;
}

uint16_t buffer_deque(USARTRing * r) {
 8000438:	4603      	mov	r3, r0
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 800043a:	b1b2      	cbz	r2, 800046a <buffer_deque+0x36>

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
 800043c:	f8b0 0102 	ldrh.w	r0, [r0, #258]	; 0x102
	r->count--;
 8000440:	3a01      	subs	r2, #1

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
 8000442:	f100 0c01 	add.w	ip, r0, #1
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
 8000446:	fa0f fc8c 	sxth.w	ip, ip
 800044a:	ea4f 71ec 	mov.w	r1, ip, asr #31
 800044e:	0e49      	lsrs	r1, r1, #25
 8000450:	448c      	add	ip, r1
 8000452:	f00c 0c7f 	and.w	ip, ip, #127	; 0x7f
 8000456:	ebc1 010c 	rsb	r1, r1, ip

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
 800045a:	b200      	sxth	r0, r0
 800045c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
 8000460:	f8a3 1102 	strh.w	r1, [r3, #258]	; 0x102
uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
	r->count--;
 8000464:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
	r->tail %= USART_BUFFER_SIZE;
	return w;
}
 8000468:	4770      	bx	lr
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 800046a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800046e:	4770      	bx	lr

08000470 <usart_id>:
  UART5,
  USART6,
};

uint8_t usart_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 )
 8000470:	f241 0300 	movw	r3, #4096	; 0x1000
 8000474:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000478:	4298      	cmp	r0, r3
 800047a:	d011      	beq.n	80004a0 <usart_id+0x30>
			return USART_1;
	if ( USARTx == USART2 )
 800047c:	f244 4100 	movw	r1, #17408	; 0x4400
 8000480:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8000484:	4288      	cmp	r0, r1
 8000486:	d00f      	beq.n	80004a8 <usart_id+0x38>
			return USART_2;
	if ( USARTx == USART3 )
 8000488:	f644 0200 	movw	r2, #18432	; 0x4800
 800048c:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8000490:	4290      	cmp	r0, r2
 8000492:	d00b      	beq.n	80004ac <usart_id+0x3c>
			return USART_3;
	if ( USARTx == USART6 )
 8000494:	f241 4c00 	movw	ip, #5120	; 0x1400
 8000498:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 800049c:	4560      	cmp	r0, ip
 800049e:	d001      	beq.n	80004a4 <usart_id+0x34>
 80004a0:	2000      	movs	r0, #0
			return USART_6;
	return 0;
}
 80004a2:	4770      	bx	lr
			return USART_1;
	if ( USARTx == USART2 )
			return USART_2;
	if ( USARTx == USART3 )
			return USART_3;
	if ( USARTx == USART6 )
 80004a4:	2005      	movs	r0, #5
 80004a6:	4770      	bx	lr
};

uint8_t usart_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 )
			return USART_1;
	if ( USARTx == USART2 )
 80004a8:	2001      	movs	r0, #1
 80004aa:	4770      	bx	lr
			return USART_2;
	if ( USARTx == USART3 )
 80004ac:	2002      	movs	r0, #2
 80004ae:	4770      	bx	lr

080004b0 <usart_read>:

uint16_t usart_bare_read(USART_TypeDef * USARTx) {
	return USART_ReceiveData(USARTx );
}

uint16_t usart_read(USART_TypeDef * USARTx) {
 80004b0:	b508      	push	{r3, lr}
	uint16_t w = buffer_deque(&rxring[USART_3]);
 80004b2:	4804      	ldr	r0, [pc, #16]	; (80004c4 <usart_read+0x14>)
 80004b4:	f7ff ffbe 	bl	8000434 <buffer_deque>
	if ( w == 0xffff ) return 0; // buffer is empty
 80004b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
	return w;
}
 80004bc:	4298      	cmp	r0, r3
 80004be:	bf08      	it	eq
 80004c0:	2000      	moveq	r0, #0
 80004c2:	bd08      	pop	{r3, pc}
 80004c4:	20000b70 	.word	0x20000b70

080004c8 <usart_peek>:
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 80004c8:	f640 1364 	movw	r3, #2404	; 0x964
 80004cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004d0:	f8b3 2310 	ldrh.w	r2, [r3, #784]	; 0x310
 80004d4:	b132      	cbz	r2, 80004e4 <usart_peek+0x1c>
	buffer_clear(&txring[USART_3]);
}

uint16_t usart_peek(USART_TypeDef * uport) {
	if ( ! buffer_count(&rxring[USART_3]) == 0 )
		return rxring[USART_3].buf[rxring[USART_3].tail];
 80004d6:	f9b3 030e 	ldrsh.w	r0, [r3, #782]	; 0x30e
 80004da:	f500 7183 	add.w	r1, r0, #262	; 0x106
 80004de:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
	return 0xffff;
}
 80004e2:	4770      	bx	lr
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 80004e4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <usart_available>:
	if ( ! buffer_count(&rxring[USART_3]) == 0 )
		return rxring[USART_3].buf[rxring[USART_3].tail];
	return 0xffff;
}

uint16_t usart_available(USART_TypeDef * uport) {
 80004ec:	f640 1364 	movw	r3, #2404	; 0x964
 80004f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
	return buffer_count(&rxring[USART_3]);
}
 80004f4:	f8b3 0310 	ldrh.w	r0, [r3, #784]	; 0x310
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <usart_bare_read>:
	while (*s)
		usart_write(USARTx, (uint16_t) *s++);
}

uint16_t usart_bare_read(USART_TypeDef * USARTx) {
	return USART_ReceiveData(USARTx );
 80004fc:	f002 b9ee 	b.w	80028dc <USART_ReceiveData>

08000500 <usart_write>:
		;
	USART_SendData(USARTx, w);
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}

void usart_write(USART_TypeDef * USARTx, const uint16_t w) {
 8000500:	b570      	push	{r4, r5, r6, lr}
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8000502:	2200      	movs	r2, #0
		;
	USART_SendData(USARTx, w);
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}

void usart_write(USART_TypeDef * USARTx, const uint16_t w) {
 8000504:	460d      	mov	r5, r1
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8000506:	f240 7127 	movw	r1, #1831	; 0x727
		;
	USART_SendData(USARTx, w);
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}

void usart_write(USART_TypeDef * USARTx, const uint16_t w) {
 800050a:	4604      	mov	r4, r0
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 800050c:	f002 faaa 	bl	8002a64 <USART_ITConfig>
	buffer_enque(&txring[USART_3], w);
 8000510:	4629      	mov	r1, r5
 8000512:	4805      	ldr	r0, [pc, #20]	; (8000528 <usart_write+0x28>)
 8000514:	f7ff ff64 	bl	80003e0 <buffer_enque>
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
 8000518:	4620      	mov	r0, r4
 800051a:	f240 7127 	movw	r1, #1831	; 0x727
 800051e:	2201      	movs	r2, #1
}
 8000520:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
}

void usart_write(USART_TypeDef * USARTx, const uint16_t w) {
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
	buffer_enque(&txring[USART_3], w);
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
 8000524:	f002 ba9e 	b.w	8002a64 <USART_ITConfig>
 8000528:	2000085c 	.word	0x2000085c

0800052c <usart_print>:
}

void usart_print(USART_TypeDef * USARTx, const char * s) {
 800052c:	b538      	push	{r3, r4, r5, lr}
 800052e:	460c      	mov	r4, r1
	while (*s)
 8000530:	7809      	ldrb	r1, [r1, #0]
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
	buffer_enque(&txring[USART_3], w);
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
}

void usart_print(USART_TypeDef * USARTx, const char * s) {
 8000532:	4605      	mov	r5, r0
	while (*s)
 8000534:	b131      	cbz	r1, 8000544 <usart_print+0x18>
		usart_write(USARTx, (uint16_t) *s++);
 8000536:	4628      	mov	r0, r5
 8000538:	f7ff ffe2 	bl	8000500 <usart_write>
	buffer_enque(&txring[USART_3], w);
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
}

void usart_print(USART_TypeDef * USARTx, const char * s) {
	while (*s)
 800053c:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8000540:	2900      	cmp	r1, #0
 8000542:	d1f8      	bne.n	8000536 <usart_print+0xa>
 8000544:	bd38      	pop	{r3, r4, r5, pc}
 8000546:	bf00      	nop

08000548 <USART3_IRQHandler>:
}

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART3_IRQHandler(void) {
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
 8000548:	f644 0000 	movw	r0, #18432	; 0x4800
	return buffer_count(&rxring[USART_3]);
}

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART3_IRQHandler(void) {
 800054c:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
 800054e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000552:	f240 5125 	movw	r1, #1317	; 0x525
 8000556:	f002 faab 	bl	8002ab0 <USART_GetITStatus>
 800055a:	2800      	cmp	r0, #0
 800055c:	d130      	bne.n	80005c0 <USART3_IRQHandler+0x78>
		buffer_enque(&rxring[USART_3], USART_ReceiveData(USART3) );
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
 800055e:	f644 0000 	movw	r0, #18432	; 0x4800
 8000562:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000566:	f240 7127 	movw	r1, #1831	; 0x727
 800056a:	f002 faa1 	bl	8002ab0 <USART_GetITStatus>
 800056e:	2800      	cmp	r0, #0
 8000570:	d025      	beq.n	80005be <USART3_IRQHandler+0x76>
		if (txring[USART_3].count == 0) {
 8000572:	f240 6050 	movw	r0, #1616	; 0x650
 8000576:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800057a:	f8b0 2310 	ldrh.w	r2, [r0, #784]	; 0x310
 800057e:	b162      	cbz	r2, 800059a <USART3_IRQHandler+0x52>
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
		} else {
			USART_SendData(USART3, buffer_deque(&txring[USART_3]));
 8000580:	f500 7003 	add.w	r0, r0, #524	; 0x20c
 8000584:	f7ff ff56 	bl	8000434 <buffer_deque>
 8000588:	4601      	mov	r1, r0
 800058a:	f644 0000 	movw	r0, #18432	; 0x4800
 800058e:	f2c4 0000 	movt	r0, #16384	; 0x4000
		}
	}
}
 8000592:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[USART_3].count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
		} else {
			USART_SendData(USART3, buffer_deque(&txring[USART_3]));
 8000596:	f002 b99d 	b.w	80028d4 <USART_SendData>
		buffer_enque(&rxring[USART_3], USART_ReceiveData(USART3) );
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[USART_3].count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
 800059a:	f644 0000 	movw	r0, #18432	; 0x4800
 800059e:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80005a2:	f240 7127 	movw	r1, #1831	; 0x727
 80005a6:	f002 fa5d 	bl	8002a64 <USART_ITConfig>
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 80005aa:	f644 0000 	movw	r0, #18432	; 0x4800
 80005ae:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80005b2:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(USART3, buffer_deque(&txring[USART_3]));
		}
	}
}
 80005b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[USART_3].count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 80005ba:	f002 baa3 	b.w	8002b04 <USART_ClearITPendingBit>
 80005be:	bd10      	pop	{r4, pc}

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART3_IRQHandler(void) {
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
		buffer_enque(&rxring[USART_3], USART_ReceiveData(USART3) );
 80005c0:	f644 0000 	movw	r0, #18432	; 0x4800
 80005c4:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80005c8:	f002 f988 	bl	80028dc <USART_ReceiveData>
 80005cc:	4601      	mov	r1, r0
 80005ce:	4802      	ldr	r0, [pc, #8]	; (80005d8 <USART3_IRQHandler+0x90>)
 80005d0:	f7ff ff06 	bl	80003e0 <buffer_enque>
 80005d4:	e7c3      	b.n	800055e <USART3_IRQHandler+0x16>
 80005d6:	bf00      	nop
 80005d8:	20000b70 	.word	0x20000b70

080005dc <usart_flush>:
	uint16_t w = buffer_deque(&rxring[USART_3]);
	if ( w == 0xffff ) return 0; // buffer is empty
	return w;
}

void usart_flush(USART_TypeDef * USARTx) {
 80005dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) DISABLE); // enable the USART3 receive interrupt
 80005de:	2200      	movs	r2, #0
 80005e0:	f240 5125 	movw	r1, #1317	; 0x525
	uint16_t w = buffer_deque(&rxring[USART_3]);
	if ( w == 0xffff ) return 0; // buffer is empty
	return w;
}

void usart_flush(USART_TypeDef * USARTx) {
 80005e4:	4604      	mov	r4, r0
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) DISABLE); // enable the USART3 receive interrupt
 80005e6:	f002 fa3d 	bl	8002a64 <USART_ITConfig>
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 80005ea:	f640 1364 	movw	r3, #2404	; 0x964
 80005ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
	r->tail = 0;
	r->count = 0;
 80005f2:	f04f 0200 	mov.w	r2, #0
 80005f6:	f8a3 2310 	strh.w	r2, [r3, #784]	; 0x310
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 80005fa:	f8a3 230c 	strh.w	r2, [r3, #780]	; 0x30c
	r->tail = 0;
 80005fe:	f8a3 230e 	strh.w	r2, [r3, #782]	; 0x30e
}

void usart_flush(USART_TypeDef * USARTx) {
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) DISABLE); // enable the USART3 receive interrupt
	buffer_clear(&rxring[USART_3]);
	USART_ClearITPendingBit(USARTx, USART_IT_RXNE );
 8000602:	f240 5125 	movw	r1, #1317	; 0x525
 8000606:	4620      	mov	r0, r4
 8000608:	f002 fa7c 	bl	8002b04 <USART_ClearITPendingBit>
 800060c:	f240 6550 	movw	r5, #1616	; 0x650
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
 8000610:	4620      	mov	r0, r4
 8000612:	f240 5125 	movw	r1, #1317	; 0x525
 8000616:	2201      	movs	r2, #1
 8000618:	f002 fa24 	bl	8002a64 <USART_ITConfig>
 800061c:	f2c2 0500 	movt	r5, #8192	; 0x2000
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8000620:	4620      	mov	r0, r4
 8000622:	f240 7127 	movw	r1, #1831	; 0x727
 8000626:	2200      	movs	r2, #0
 8000628:	f002 fa1c 	bl	8002a64 <USART_ITConfig>
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 800062c:	f8b5 7310 	ldrh.w	r7, [r5, #784]	; 0x310
 8000630:	f240 6650 	movw	r6, #1616	; 0x650
 8000634:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8000638:	b1d7      	cbz	r7, 8000670 <usart_flush+0x94>
	buffer_clear(&rxring[USART_3]);
	USART_ClearITPendingBit(USARTx, USART_IT_RXNE );
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
	while ( buffer_count(&txring[USART_3]) > 0 ) {
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE ) == RESET);
 800063a:	4620      	mov	r0, r4
 800063c:	2180      	movs	r1, #128	; 0x80
 800063e:	f002 fa2d 	bl	8002a9c <USART_GetFlagStatus>
 8000642:	2800      	cmp	r0, #0
 8000644:	d0f9      	beq.n	800063a <usart_flush+0x5e>
		USART_SendData(USARTx, buffer_deque(&txring[USART_3]));
 8000646:	4810      	ldr	r0, [pc, #64]	; (8000688 <usart_flush+0xac>)
 8000648:	f7ff fef4 	bl	8000434 <buffer_deque>
 800064c:	4601      	mov	r1, r0
 800064e:	4620      	mov	r0, r4
 8000650:	f002 f940 	bl	80028d4 <USART_SendData>
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TC ) == RESET);
 8000654:	4620      	mov	r0, r4
 8000656:	2140      	movs	r1, #64	; 0x40
 8000658:	f002 fa20 	bl	8002a9c <USART_GetFlagStatus>
 800065c:	2800      	cmp	r0, #0
 800065e:	d0f9      	beq.n	8000654 <usart_flush+0x78>
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8000660:	f8b5 7310 	ldrh.w	r7, [r5, #784]	; 0x310
 8000664:	f240 6650 	movw	r6, #1616	; 0x650
 8000668:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800066c:	2f00      	cmp	r7, #0
 800066e:	d1e4      	bne.n	800063a <usart_flush+0x5e>
	while ( buffer_count(&txring[USART_3]) > 0 ) {
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE ) == RESET);
		USART_SendData(USARTx, buffer_deque(&txring[USART_3]));
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TC ) == RESET);
	}
	USART_ClearITPendingBit(USARTx, USART_IT_TXE );
 8000670:	4620      	mov	r0, r4
 8000672:	f240 7127 	movw	r1, #1831	; 0x727
 8000676:	f002 fa45 	bl	8002b04 <USART_ClearITPendingBit>
USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
	r->tail = 0;
	r->count = 0;
 800067a:	f8a6 7310 	strh.w	r7, [r6, #784]	; 0x310
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 800067e:	f8a6 730c 	strh.w	r7, [r6, #780]	; 0x30c
	r->tail = 0;
 8000682:	f8a6 730e 	strh.w	r7, [r6, #782]	; 0x30e
		USART_SendData(USARTx, buffer_deque(&txring[USART_3]));
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TC ) == RESET);
	}
	USART_ClearITPendingBit(USARTx, USART_IT_TXE );
	buffer_clear(&txring[USART_3]);
}
 8000686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000688:	2000085c 	.word	0x2000085c

0800068c <usart_bare_write>:

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
}

void usart_bare_write(USART_TypeDef * USARTx, const uint16_t w) {
 800068c:	b570      	push	{r4, r5, r6, lr}
 800068e:	4604      	mov	r4, r0
 8000690:	460d      	mov	r5, r1
	while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE ) == RESET)
 8000692:	4620      	mov	r0, r4
 8000694:	2180      	movs	r1, #128	; 0x80
 8000696:	f002 fa01 	bl	8002a9c <USART_GetFlagStatus>
 800069a:	2800      	cmp	r0, #0
 800069c:	d0f9      	beq.n	8000692 <usart_bare_write+0x6>
		;
	USART_SendData(USARTx, w);
 800069e:	4620      	mov	r0, r4
 80006a0:	4629      	mov	r1, r5
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}
 80006a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
}

void usart_bare_write(USART_TypeDef * USARTx, const uint16_t w) {
	while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE ) == RESET)
		;
	USART_SendData(USARTx, w);
 80006a6:	f002 b915 	b.w	80028d4 <USART_SendData>
 80006aa:	bf00      	nop

080006ac <usart_begin>:
				((uint32_t) RCC_APB1Periph_USART3), GPIOB, GPIO_PinSource11, GPIO_PinSource10, GPIO_AF_USART3,
				USART3_IRQn
		}
};

void usart_begin(USART_TypeDef * USARTx, const uint32_t baud) {
 80006ac:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
  UART5,
  USART6,
};

uint8_t usart_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 )
 80006b0:	f241 0300 	movw	r3, #4096	; 0x1000
 80006b4:	f2c4 0301 	movt	r3, #16385	; 0x4001
				((uint32_t) RCC_APB1Periph_USART3), GPIOB, GPIO_PinSource11, GPIO_PinSource10, GPIO_AF_USART3,
				USART3_IRQn
		}
};

void usart_begin(USART_TypeDef * USARTx, const uint32_t baud) {
 80006b8:	b08b      	sub	sp, #44	; 0x2c
  UART5,
  USART6,
};

uint8_t usart_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 )
 80006ba:	4298      	cmp	r0, r3
				((uint32_t) RCC_APB1Periph_USART3), GPIOB, GPIO_PinSource11, GPIO_PinSource10, GPIO_AF_USART3,
				USART3_IRQn
		}
};

void usart_begin(USART_TypeDef * USARTx, const uint32_t baud) {
 80006bc:	4606      	mov	r6, r0
 80006be:	9103      	str	r1, [sp, #12]
  UART5,
  USART6,
};

uint8_t usart_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 )
 80006c0:	d011      	beq.n	80006e6 <usart_begin+0x3a>
			return USART_1;
	if ( USARTx == USART2 )
 80006c2:	f244 4000 	movw	r0, #17408	; 0x4400
 80006c6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 80006ca:	4286      	cmp	r6, r0
 80006cc:	d07c      	beq.n	80007c8 <usart_begin+0x11c>
			return USART_2;
	if ( USARTx == USART3 )
 80006ce:	f644 0100 	movw	r1, #18432	; 0x4800
 80006d2:	f2c4 0100 	movt	r1, #16384	; 0x4000
 80006d6:	428e      	cmp	r6, r1
 80006d8:	d07e      	beq.n	80007d8 <usart_begin+0x12c>
			return USART_3;
	if ( USARTx == USART6 )
 80006da:	f241 4200 	movw	r2, #5120	; 0x1400
 80006de:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80006e2:	4296      	cmp	r6, r2
 80006e4:	d074      	beq.n	80007d0 <usart_begin+0x124>
 80006e6:	f240 6450 	movw	r4, #1616	; 0x650
 80006ea:	f640 1564 	movw	r5, #2404	; 0x964
 80006ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80006f2:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80006f6:	2300      	movs	r3, #0
	uint8_t portid = usart_id(USARTx);
	if ( portid == 6 )
		while(1);

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(USARTPortInfo[portid].rxpin | USARTPortInfo[portid].txpin, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 80006f8:	2214      	movs	r2, #20
 80006fa:	fb02 f103 	mul.w	r1, r2, r3
 80006fe:	f240 008c 	movw	r0, #140	; 0x8c
 8000702:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000706:	180f      	adds	r7, r1, r0
 8000708:	580b      	ldr	r3, [r1, r0]
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	2102      	movs	r1, #2
 800070e:	f04f 0801 	mov.w	r8, #1
 8000712:	4318      	orrs	r0, r3
 8000714:	460a      	mov	r2, r1
 8000716:	2300      	movs	r3, #0
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, (FunctionalState) ENABLE);

	GPIO_PinAFConfig(USARTPortInfo[portid].afgpio, USARTPortInfo[portid].txsource, USARTPortInfo[portid].afmapping ); // TX -- PB10
 8000718:	f107 0a10 	add.w	sl, r7, #16
	uint8_t portid = usart_id(USARTx);
	if ( portid == 6 )
		while(1);

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(USARTPortInfo[portid].rxpin | USARTPortInfo[portid].txpin, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 800071c:	f8cd 8000 	str.w	r8, [sp]
 8000720:	f7ff fdbe 	bl	80002a0 <GPIOMode>
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, (FunctionalState) ENABLE);
 8000724:	4641      	mov	r1, r8
 8000726:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800072a:	f000 fef7 	bl	800151c <RCC_APB1PeriphClockCmd>

	GPIO_PinAFConfig(USARTPortInfo[portid].afgpio, USARTPortInfo[portid].txsource, USARTPortInfo[portid].afmapping ); // TX -- PB10
 800072e:	68f8      	ldr	r0, [r7, #12]
 8000730:	7c39      	ldrb	r1, [r7, #16]
 8000732:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8000736:	f000 fc9f 	bl	8001078 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(USARTPortInfo[portid].afgpio, USARTPortInfo[portid].rxsource,  USARTPortInfo[portid].afmapping ); // RX -- PB11
 800073a:	68f8      	ldr	r0, [r7, #12]
 800073c:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8000740:	f89a 1001 	ldrb.w	r1, [sl, #1]
 8000744:	f000 fc98 	bl	8001078 <GPIO_PinAFConfig>

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 8000748:	9b03      	ldr	r3, [sp, #12]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 800074a:	f04f 0700 	mov.w	r7, #0
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 800074e:	a905      	add	r1, sp, #20
 8000750:	4630      	mov	r0, r6
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000752:	f04f 020c 	mov.w	r2, #12
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, (FunctionalState) ENABLE);

	GPIO_PinAFConfig(USARTPortInfo[portid].afgpio, USARTPortInfo[portid].txsource, USARTPortInfo[portid].afmapping ); // TX -- PB10
	GPIO_PinAFConfig(USARTPortInfo[portid].afgpio, USARTPortInfo[portid].rxsource,  USARTPortInfo[portid].afmapping ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 8000756:	9305      	str	r3, [sp, #20]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8000758:	f8ad 201e 	strh.w	r2, [sp, #30]

	GPIO_PinAFConfig(USARTPortInfo[portid].afgpio, USARTPortInfo[portid].txsource, USARTPortInfo[portid].afmapping ); // TX -- PB10
	GPIO_PinAFConfig(USARTPortInfo[portid].afgpio, USARTPortInfo[portid].rxsource,  USARTPortInfo[portid].afmapping ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 800075c:	f8ad 7018 	strh.w	r7, [sp, #24]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 8000760:	f8ad 701a 	strh.w	r7, [sp, #26]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 8000764:	f8ad 701c 	strh.w	r7, [sp, #28]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8000768:	f8ad 7020 	strh.w	r7, [sp, #32]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 800076c:	f002 f9d2 	bl	8002b14 <USART_Init>

	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
 8000770:	4630      	mov	r0, r6
 8000772:	4642      	mov	r2, r8
 8000774:	f240 5125 	movw	r1, #1317	; 0x525
 8000778:	f002 f974 	bl	8002a64 <USART_ITConfig>
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 800077c:	4630      	mov	r0, r6
 800077e:	f240 7127 	movw	r1, #1831	; 0x727
 8000782:	2200      	movs	r2, #0
 8000784:	f002 f96e 	bl	8002a64 <USART_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = USARTPortInfo[portid].irq_channel;
 8000788:	f89a 3003 	ldrb.w	r3, [sl, #3]
	// we want to configure the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; // this sets the priority group of the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
	NVIC_InitStructure.NVIC_IRQChannelCmd = (FunctionalState) ENABLE;	// the USART3 interrupts are globally enabled
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 800078c:	a809      	add	r0, sp, #36	; 0x24
	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting

	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);

	NVIC_InitStructure.NVIC_IRQChannel = USARTPortInfo[portid].irq_channel;
 800078e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	// we want to configure the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; // this sets the priority group of the USART3 interrupts
 8000792:	f88d 7025 	strb.w	r7, [sp, #37]	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
 8000796:	f88d 7026 	strb.w	r7, [sp, #38]	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelCmd = (FunctionalState) ENABLE;	// the USART3 interrupts are globally enabled
 800079a:	f88d 8027 	strb.w	r8, [sp, #39]	; 0x27
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 800079e:	f000 f835 	bl	800080c <NVIC_Init>

	buffer_clear(&rxring[portid]);
	buffer_clear(&txring[portid]);

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
 80007a2:	4630      	mov	r0, r6
 80007a4:	4641      	mov	r1, r8
USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
	r->tail = 0;
	r->count = 0;
 80007a6:	f8a4 7104 	strh.w	r7, [r4, #260]	; 0x104
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 80007aa:	f8a5 7104 	strh.w	r7, [r5, #260]	; 0x104
 80007ae:	f8a5 7100 	strh.w	r7, [r5, #256]	; 0x100
	r->tail = 0;
 80007b2:	f8a5 7102 	strh.w	r7, [r5, #258]	; 0x102
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 80007b6:	f8a4 7100 	strh.w	r7, [r4, #256]	; 0x100
	r->tail = 0;
 80007ba:	f8a4 7102 	strh.w	r7, [r4, #258]	; 0x102

	buffer_clear(&rxring[portid]);
	buffer_clear(&txring[portid]);

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
 80007be:	f002 f851 	bl	8002864 <USART_Cmd>
}
 80007c2:	b00b      	add	sp, #44	; 0x2c
 80007c4:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
};

uint8_t usart_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 )
			return USART_1;
	if ( USARTx == USART2 )
 80007c8:	4c05      	ldr	r4, [pc, #20]	; (80007e0 <usart_begin+0x134>)
 80007ca:	4d06      	ldr	r5, [pc, #24]	; (80007e4 <usart_begin+0x138>)
 80007cc:	2301      	movs	r3, #1
 80007ce:	e793      	b.n	80006f8 <usart_begin+0x4c>
			return USART_2;
	if ( USARTx == USART3 )
			return USART_3;
	if ( USARTx == USART6 )
 80007d0:	4d05      	ldr	r5, [pc, #20]	; (80007e8 <usart_begin+0x13c>)
 80007d2:	4c06      	ldr	r4, [pc, #24]	; (80007ec <usart_begin+0x140>)
 80007d4:	2305      	movs	r3, #5
 80007d6:	e78f      	b.n	80006f8 <usart_begin+0x4c>
uint8_t usart_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 )
			return USART_1;
	if ( USARTx == USART2 )
			return USART_2;
	if ( USARTx == USART3 )
 80007d8:	4c05      	ldr	r4, [pc, #20]	; (80007f0 <usart_begin+0x144>)
 80007da:	4d06      	ldr	r5, [pc, #24]	; (80007f4 <usart_begin+0x148>)
 80007dc:	2302      	movs	r3, #2
 80007de:	e78b      	b.n	80006f8 <usart_begin+0x4c>
 80007e0:	20000756 	.word	0x20000756
 80007e4:	20000a6a 	.word	0x20000a6a
 80007e8:	20000e82 	.word	0x20000e82
 80007ec:	20000b6e 	.word	0x20000b6e
 80007f0:	2000085c 	.word	0x2000085c
 80007f4:	20000b70 	.word	0x20000b70

080007f8 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80007f8:	f040 61be 	orr.w	r1, r0, #99614720	; 0x5f00000
 80007fc:	f64e 5300 	movw	r3, #60672	; 0xed00
 8000800:	f441 2020 	orr.w	r0, r1, #655360	; 0xa0000
 8000804:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000808:	60d8      	str	r0, [r3, #12]
}
 800080a:	4770      	bx	lr

0800080c <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800080c:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800080e:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000810:	b97b      	cbnz	r3, 8000832 <NVIC_Init+0x26>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000812:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000814:	2101      	movs	r1, #1
 8000816:	f003 021f 	and.w	r2, r3, #31
 800081a:	fa11 f002 	lsls.w	r0, r1, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800081e:	095a      	lsrs	r2, r3, #5
 8000820:	f24e 1300 	movw	r3, #57600	; 0xe100
 8000824:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000828:	3220      	adds	r2, #32
 800082a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800082e:	bc10      	pop	{r4}
 8000830:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000832:	f64e 5200 	movw	r2, #60672	; 0xed00
 8000836:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800083a:	68d1      	ldr	r1, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800083c:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800083e:	43cb      	mvns	r3, r1
 8000840:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000844:	f1c3 0c04 	rsb	ip, r3, #4
 8000848:	fa5f f28c 	uxtb.w	r2, ip
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800084c:	210f      	movs	r1, #15
 800084e:	fa51 f303 	asrs.w	r3, r1, r3
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000852:	fa14 f202 	lsls.w	r2, r4, r2
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000856:	7801      	ldrb	r1, [r0, #0]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000858:	2401      	movs	r4, #1
 800085a:	f001 0c1f 	and.w	ip, r1, #31
 800085e:	fa04 f40c 	lsl.w	r4, r4, ip
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000862:	f890 c002 	ldrb.w	ip, [r0, #2]
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000866:	b2d2      	uxtb	r2, r2
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000868:	ea03 000c 	and.w	r0, r3, ip
 800086c:	4310      	orrs	r0, r2
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800086e:	f24e 1300 	movw	r3, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8000872:	0102      	lsls	r2, r0, #4
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000874:	f2ce 0300 	movt	r3, #57344	; 0xe000
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8000878:	b2d0      	uxtb	r0, r2
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800087a:	461a      	mov	r2, r3
 800087c:	18cb      	adds	r3, r1, r3
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800087e:	0949      	lsrs	r1, r1, #5
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000880:	f883 0300 	strb.w	r0, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000884:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
 8000888:	e7d1      	b.n	800082e <NVIC_Init+0x22>
 800088a:	bf00      	nop

0800088c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 800088c:	f021 4260 	bic.w	r2, r1, #3758096384	; 0xe0000000
 8000890:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
 8000894:	f64e 5300 	movw	r3, #60672	; 0xed00
 8000898:	4301      	orrs	r1, r0
 800089a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800089e:	6099      	str	r1, [r3, #8]
}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop

080008a4 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80008a4:	b941      	cbnz	r1, 80008b8 <NVIC_SystemLPConfig+0x14>
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 80008a6:	f64e 5100 	movw	r1, #60672	; 0xed00
 80008aa:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80008ae:	690b      	ldr	r3, [r1, #16]
 80008b0:	ea23 0000 	bic.w	r0, r3, r0
 80008b4:	6108      	str	r0, [r1, #16]
 80008b6:	4770      	bx	lr
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80008b8:	f64e 5300 	movw	r3, #60672	; 0xed00
 80008bc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008c0:	691a      	ldr	r2, [r3, #16]
 80008c2:	4310      	orrs	r0, r2
 80008c4:	6118      	str	r0, [r3, #16]
 80008c6:	4770      	bx	lr

080008c8 <SysTick_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80008c8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008d0:	681a      	ldr	r2, [r3, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80008d2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80008d4:	bf0c      	ite	eq
 80008d6:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80008da:	f022 0204 	bicne.w	r2, r2, #4
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	4770      	bx	lr
 80008e2:	bf00      	nop

080008e4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80008e4:	680b      	ldr	r3, [r1, #0]
 80008e6:	b410      	push	{r4}
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 80008e8:	f013 0f01 	tst.w	r3, #1
 80008ec:	d13b      	bne.n	8000966 <GPIO_Init+0x82>
 80008ee:	f013 0f02 	tst.w	r3, #2
 80008f2:	d156      	bne.n	80009a2 <GPIO_Init+0xbe>
 80008f4:	f013 0f04 	tst.w	r3, #4
 80008f8:	d171      	bne.n	80009de <GPIO_Init+0xfa>
 80008fa:	f013 0f08 	tst.w	r3, #8
 80008fe:	f040 808d 	bne.w	8000a1c <GPIO_Init+0x138>
 8000902:	f013 0f10 	tst.w	r3, #16
 8000906:	f040 80a8 	bne.w	8000a5a <GPIO_Init+0x176>
 800090a:	f013 0f20 	tst.w	r3, #32
 800090e:	f040 80c3 	bne.w	8000a98 <GPIO_Init+0x1b4>
 8000912:	f013 0f40 	tst.w	r3, #64	; 0x40
 8000916:	f040 80de 	bne.w	8000ad6 <GPIO_Init+0x1f2>
 800091a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800091e:	f040 80f9 	bne.w	8000b14 <GPIO_Init+0x230>
 8000922:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000926:	f040 8114 	bne.w	8000b52 <GPIO_Init+0x26e>
 800092a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800092e:	f040 812f 	bne.w	8000b90 <GPIO_Init+0x2ac>
 8000932:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000936:	f040 814a 	bne.w	8000bce <GPIO_Init+0x2ea>
 800093a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800093e:	f040 8165 	bne.w	8000c0c <GPIO_Init+0x328>
 8000942:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8000946:	f040 8180 	bne.w	8000c4a <GPIO_Init+0x366>
 800094a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800094e:	f040 819b 	bne.w	8000c88 <GPIO_Init+0x3a4>
 8000952:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8000956:	f040 81b6 	bne.w	8000cc6 <GPIO_Init+0x3e2>
 800095a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800095e:	f040 81d1 	bne.w	8000d04 <GPIO_Init+0x420>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000962:	bc10      	pop	{r4}
 8000964:	4770      	bx	lr
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000966:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000968:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800096a:	f024 0403 	bic.w	r4, r4, #3
 800096e:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000970:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000972:	f102 3cff 	add.w	ip, r2, #4294967295
 8000976:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800097a:	ea44 0202 	orr.w	r2, r4, r2

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800097e:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000982:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000984:	f240 81d9 	bls.w	8000d3a <GPIO_Init+0x456>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000988:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800098a:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800098e:	f022 0403 	bic.w	r4, r2, #3
 8000992:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000994:	68c4      	ldr	r4, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000996:	f013 0f02 	tst.w	r3, #2
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800099a:	ea44 020c 	orr.w	r2, r4, ip
 800099e:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 80009a0:	d0a8      	beq.n	80008f4 <GPIO_Init+0x10>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80009a2:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009a4:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80009a6:	f024 040c 	bic.w	r4, r4, #12
 80009aa:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009ac:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80009ae:	f102 3cff 	add.w	ip, r2, #4294967295
 80009b2:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009b6:	ea44 0282 	orr.w	r2, r4, r2, lsl #2

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80009ba:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009be:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80009c0:	f240 81cf 	bls.w	8000d62 <GPIO_Init+0x47e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80009c4:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80009c6:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80009ca:	f022 020c 	bic.w	r2, r2, #12
 80009ce:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80009d0:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 80009d2:	f013 0f04 	tst.w	r3, #4
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80009d6:	ea42 028c 	orr.w	r2, r2, ip, lsl #2
 80009da:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 80009dc:	d08d      	beq.n	80008fa <GPIO_Init+0x16>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80009de:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009e0:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80009e2:	f024 0430 	bic.w	r4, r4, #48	; 0x30
 80009e6:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009e8:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80009ea:	f102 3cff 	add.w	ip, r2, #4294967295
 80009ee:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009f2:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80009f6:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80009fa:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80009fc:	f240 81c5 	bls.w	8000d8a <GPIO_Init+0x4a6>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a00:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a02:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a06:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8000a0a:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a0c:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000a0e:	f013 0f08 	tst.w	r3, #8
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a12:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
 8000a16:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000a18:	f43f af73 	beq.w	8000902 <GPIO_Init+0x1e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a1c:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a1e:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a20:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8000a24:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a26:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a28:	f102 3cff 	add.w	ip, r2, #4294967295
 8000a2c:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a30:	ea44 1282 	orr.w	r2, r4, r2, lsl #6

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a34:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a38:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a3a:	f240 81ba 	bls.w	8000db2 <GPIO_Init+0x4ce>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a3e:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a40:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a44:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8000a48:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a4a:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000a4c:	f013 0f10 	tst.w	r3, #16
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a50:	ea42 128c 	orr.w	r2, r2, ip, lsl #6
 8000a54:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000a56:	f43f af58 	beq.w	800090a <GPIO_Init+0x26>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a5a:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a5c:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a5e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
 8000a62:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a64:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a66:	f102 3cff 	add.w	ip, r2, #4294967295
 8000a6a:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a6e:	ea44 2202 	orr.w	r2, r4, r2, lsl #8

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a72:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a76:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a78:	f240 81af 	bls.w	8000dda <GPIO_Init+0x4f6>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a7c:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a7e:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000a82:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000a86:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a88:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000a8a:	f013 0f20 	tst.w	r3, #32
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000a8e:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8000a92:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000a94:	f43f af3d 	beq.w	8000912 <GPIO_Init+0x2e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a98:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a9a:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a9c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
 8000aa0:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000aa2:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000aa4:	f102 3cff 	add.w	ip, r2, #4294967295
 8000aa8:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000aac:	ea44 2282 	orr.w	r2, r4, r2, lsl #10

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ab0:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ab4:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ab6:	f240 81a4 	bls.w	8000e02 <GPIO_Init+0x51e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000aba:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000abc:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000ac0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000ac4:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000ac6:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000ac8:	f013 0f40 	tst.w	r3, #64	; 0x40
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000acc:	ea42 228c 	orr.w	r2, r2, ip, lsl #10
 8000ad0:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000ad2:	f43f af22 	beq.w	800091a <GPIO_Init+0x36>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000ad6:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ad8:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000ada:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
 8000ade:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ae0:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ae2:	f102 3cff 	add.w	ip, r2, #4294967295
 8000ae6:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000aea:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000aee:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000af2:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000af4:	f240 8199 	bls.w	8000e2a <GPIO_Init+0x546>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000af8:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000afa:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000afe:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000b02:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b04:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000b06:	f013 0f80 	tst.w	r3, #128	; 0x80
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b0a:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
 8000b0e:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000b10:	f43f af07 	beq.w	8000922 <GPIO_Init+0x3e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b14:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b16:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b18:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
 8000b1c:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b1e:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b20:	f102 3cff 	add.w	ip, r2, #4294967295
 8000b24:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b28:	ea44 3282 	orr.w	r2, r4, r2, lsl #14

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b2c:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b30:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b32:	f240 818e 	bls.w	8000e52 <GPIO_Init+0x56e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b36:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b38:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b3c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8000b40:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b42:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000b44:	f413 7f80 	tst.w	r3, #256	; 0x100
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b48:	ea42 328c 	orr.w	r2, r2, ip, lsl #14
 8000b4c:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000b4e:	f43f aeec 	beq.w	800092a <GPIO_Init+0x46>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b52:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b54:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b56:	f424 3440 	bic.w	r4, r4, #196608	; 0x30000
 8000b5a:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b5c:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b5e:	f102 3cff 	add.w	ip, r2, #4294967295
 8000b62:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b66:	ea44 4202 	orr.w	r2, r4, r2, lsl #16

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b6a:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b6e:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b70:	f240 8183 	bls.w	8000e7a <GPIO_Init+0x596>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b74:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b76:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b7a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000b7e:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b80:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000b82:	f413 7f00 	tst.w	r3, #512	; 0x200
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b86:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000b8a:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000b8c:	f43f aed1 	beq.w	8000932 <GPIO_Init+0x4e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b90:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b92:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000b94:	f424 2440 	bic.w	r4, r4, #786432	; 0xc0000
 8000b98:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000b9a:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000b9c:	f102 3cff 	add.w	ip, r2, #4294967295
 8000ba0:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ba4:	ea44 4282 	orr.w	r2, r4, r2, lsl #18

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ba8:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000bac:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000bae:	f240 8178 	bls.w	8000ea2 <GPIO_Init+0x5be>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000bb2:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000bb4:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000bb8:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8000bbc:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000bbe:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000bc0:	f413 6f80 	tst.w	r3, #1024	; 0x400
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000bc4:	ea42 428c 	orr.w	r2, r2, ip, lsl #18
 8000bc8:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000bca:	f43f aeb6 	beq.w	800093a <GPIO_Init+0x56>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000bce:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000bd0:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000bd2:	f424 1440 	bic.w	r4, r4, #3145728	; 0x300000
 8000bd6:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000bd8:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000bda:	f102 3cff 	add.w	ip, r2, #4294967295
 8000bde:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000be2:	ea44 5202 	orr.w	r2, r4, r2, lsl #20

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000be6:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000bea:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000bec:	f240 8171 	bls.w	8000ed2 <GPIO_Init+0x5ee>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000bf0:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000bf2:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000bf6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8000bfa:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000bfc:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000bfe:	f413 6f00 	tst.w	r3, #2048	; 0x800
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c02:	ea42 520c 	orr.w	r2, r2, ip, lsl #20
 8000c06:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000c08:	f43f ae9b 	beq.w	8000942 <GPIO_Init+0x5e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c0c:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c0e:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c10:	f424 0440 	bic.w	r4, r4, #12582912	; 0xc00000
 8000c14:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c16:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000c18:	f102 3cff 	add.w	ip, r2, #4294967295
 8000c1c:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c20:	ea44 5282 	orr.w	r2, r4, r2, lsl #22

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000c24:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c28:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000c2a:	f240 816a 	bls.w	8000f02 <GPIO_Init+0x61e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c2e:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c30:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c34:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8000c38:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c3a:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000c3c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c40:	ea42 528c 	orr.w	r2, r2, ip, lsl #22
 8000c44:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000c46:	f43f ae80 	beq.w	800094a <GPIO_Init+0x66>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c4a:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c4c:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c4e:	f024 7440 	bic.w	r4, r4, #50331648	; 0x3000000
 8000c52:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c54:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000c56:	f102 3cff 	add.w	ip, r2, #4294967295
 8000c5a:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c5e:	ea44 6202 	orr.w	r2, r4, r2, lsl #24

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000c62:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c66:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000c68:	f240 8163 	bls.w	8000f32 <GPIO_Init+0x64e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c6c:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c6e:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000c72:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000c76:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c78:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000c7a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000c7e:	ea42 620c 	orr.w	r2, r2, ip, lsl #24
 8000c82:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000c84:	f43f ae65 	beq.w	8000952 <GPIO_Init+0x6e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c88:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c8a:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000c8c:	f024 6440 	bic.w	r4, r4, #201326592	; 0xc000000
 8000c90:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c92:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000c94:	f102 3cff 	add.w	ip, r2, #4294967295
 8000c98:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000c9c:	ea44 6282 	orr.w	r2, r4, r2, lsl #26

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ca0:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ca4:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ca6:	f240 815c 	bls.w	8000f62 <GPIO_Init+0x67e>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000caa:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000cac:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000cb0:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8000cb4:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000cb6:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000cb8:	f413 4f80 	tst.w	r3, #16384	; 0x4000
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000cbc:	ea42 628c 	orr.w	r2, r2, ip, lsl #26
 8000cc0:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000cc2:	f43f ae4a 	beq.w	800095a <GPIO_Init+0x76>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000cc6:	6804      	ldr	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000cc8:	790a      	ldrb	r2, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000cca:	f024 5440 	bic.w	r4, r4, #805306368	; 0x30000000
 8000cce:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000cd0:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000cd2:	f102 3cff 	add.w	ip, r2, #4294967295
 8000cd6:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000cda:	ea44 7202 	orr.w	r2, r4, r2, lsl #28

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000cde:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000ce2:	6002      	str	r2, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000ce4:	f240 8155 	bls.w	8000f92 <GPIO_Init+0x6ae>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000ce8:	68c2      	ldr	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000cea:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000cee:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000cf2:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000cf4:	68c2      	ldr	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000cf6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000cfa:	ea42 720c 	orr.w	r2, r2, ip, lsl #28
 8000cfe:	60c2      	str	r2, [r0, #12]
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
 8000d00:	f43f ae2f 	beq.w	8000962 <GPIO_Init+0x7e>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000d04:	6802      	ldr	r2, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000d06:	790b      	ldrb	r3, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000d08:	f022 4440 	bic.w	r4, r2, #3221225472	; 0xc0000000
 8000d0c:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000d0e:	1e5a      	subs	r2, r3, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000d10:	6804      	ldr	r4, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000d12:	fa5f fc82 	uxtb.w	ip, r2
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000d16:	ea44 7383 	orr.w	r3, r4, r3, lsl #30

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000d1a:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000d1e:	6003      	str	r3, [r0, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000d20:	f240 814f 	bls.w	8000fc2 <GPIO_Init+0x6de>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000d24:	68c3      	ldr	r3, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000d26:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000d2a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8000d2e:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000d30:	68c3      	ldr	r3, [r0, #12]
 8000d32:	ea43 718c 	orr.w	r1, r3, ip, lsl #30
 8000d36:	60c1      	str	r1, [r0, #12]
 8000d38:	e613      	b.n	8000962 <GPIO_Init+0x7e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000d3a:	6884      	ldr	r4, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000d3c:	794a      	ldrb	r2, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000d3e:	f024 0403 	bic.w	r4, r4, #3
 8000d42:	6084      	str	r4, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000d44:	6884      	ldr	r4, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000d46:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000d4a:	ea44 0202 	orr.w	r2, r4, r2
 8000d4e:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000d50:	6842      	ldr	r2, [r0, #4]
 8000d52:	f022 0401 	bic.w	r4, r2, #1
 8000d56:	6044      	str	r4, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000d58:	6842      	ldr	r2, [r0, #4]
 8000d5a:	ea4c 0402 	orr.w	r4, ip, r2
 8000d5e:	6044      	str	r4, [r0, #4]
 8000d60:	e612      	b.n	8000988 <GPIO_Init+0xa4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000d62:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000d64:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000d66:	f022 020c 	bic.w	r2, r2, #12
 8000d6a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000d6c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000d6e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000d72:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 8000d76:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000d78:	6842      	ldr	r2, [r0, #4]
 8000d7a:	f022 0202 	bic.w	r2, r2, #2
 8000d7e:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000d80:	6842      	ldr	r2, [r0, #4]
 8000d82:	ea42 024c 	orr.w	r2, r2, ip, lsl #1
 8000d86:	6042      	str	r2, [r0, #4]
 8000d88:	e61c      	b.n	80009c4 <GPIO_Init+0xe0>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000d8a:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000d8c:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000d8e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8000d92:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000d94:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000d96:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000d9a:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8000d9e:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000da0:	6842      	ldr	r2, [r0, #4]
 8000da2:	f022 0204 	bic.w	r2, r2, #4
 8000da6:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000da8:	6842      	ldr	r2, [r0, #4]
 8000daa:	ea42 028c 	orr.w	r2, r2, ip, lsl #2
 8000dae:	6042      	str	r2, [r0, #4]
 8000db0:	e626      	b.n	8000a00 <GPIO_Init+0x11c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000db2:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000db4:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000db6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8000dba:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000dbc:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000dbe:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000dc2:	ea42 1284 	orr.w	r2, r2, r4, lsl #6
 8000dc6:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000dc8:	6842      	ldr	r2, [r0, #4]
 8000dca:	f022 0208 	bic.w	r2, r2, #8
 8000dce:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000dd0:	6842      	ldr	r2, [r0, #4]
 8000dd2:	ea42 02cc 	orr.w	r2, r2, ip, lsl #3
 8000dd6:	6042      	str	r2, [r0, #4]
 8000dd8:	e631      	b.n	8000a3e <GPIO_Init+0x15a>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000dda:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000ddc:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000dde:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000de2:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000de4:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000de6:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000dea:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 8000dee:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000df0:	6842      	ldr	r2, [r0, #4]
 8000df2:	f022 0210 	bic.w	r2, r2, #16
 8000df6:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000df8:	6842      	ldr	r2, [r0, #4]
 8000dfa:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
 8000dfe:	6042      	str	r2, [r0, #4]
 8000e00:	e63c      	b.n	8000a7c <GPIO_Init+0x198>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000e02:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e04:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000e06:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8000e0a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e0c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e0e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e12:	ea42 2284 	orr.w	r2, r2, r4, lsl #10
 8000e16:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000e18:	6842      	ldr	r2, [r0, #4]
 8000e1a:	f022 0220 	bic.w	r2, r2, #32
 8000e1e:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e20:	6842      	ldr	r2, [r0, #4]
 8000e22:	ea42 124c 	orr.w	r2, r2, ip, lsl #5
 8000e26:	6042      	str	r2, [r0, #4]
 8000e28:	e647      	b.n	8000aba <GPIO_Init+0x1d6>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000e2a:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e2c:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000e2e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000e32:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e34:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e36:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e3a:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 8000e3e:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000e40:	6842      	ldr	r2, [r0, #4]
 8000e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000e46:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e48:	6842      	ldr	r2, [r0, #4]
 8000e4a:	ea42 128c 	orr.w	r2, r2, ip, lsl #6
 8000e4e:	6042      	str	r2, [r0, #4]
 8000e50:	e652      	b.n	8000af8 <GPIO_Init+0x214>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000e52:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e54:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000e56:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8000e5a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e5c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e5e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e62:	ea42 3284 	orr.w	r2, r2, r4, lsl #14
 8000e66:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000e68:	6842      	ldr	r2, [r0, #4]
 8000e6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e6e:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e70:	6842      	ldr	r2, [r0, #4]
 8000e72:	ea42 12cc 	orr.w	r2, r2, ip, lsl #7
 8000e76:	6042      	str	r2, [r0, #4]
 8000e78:	e65d      	b.n	8000b36 <GPIO_Init+0x252>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000e7a:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e7c:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000e7e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000e82:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e84:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e86:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e8a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8000e8e:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000e90:	6842      	ldr	r2, [r0, #4]
 8000e92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e96:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e98:	6842      	ldr	r2, [r0, #4]
 8000e9a:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
 8000e9e:	6042      	str	r2, [r0, #4]
 8000ea0:	e668      	b.n	8000b74 <GPIO_Init+0x290>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ea2:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000ea4:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ea6:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8000eaa:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000eac:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000eae:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000eb2:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
 8000eb6:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000eb8:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000eba:	ea4f 2c4c 	mov.w	ip, ip, lsl #9

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000ebe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000ec2:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ec4:	6842      	ldr	r2, [r0, #4]
 8000ec6:	fa1f fc8c 	uxth.w	ip, ip
 8000eca:	ea4c 0202 	orr.w	r2, ip, r2
 8000ece:	6042      	str	r2, [r0, #4]
 8000ed0:	e66f      	b.n	8000bb2 <GPIO_Init+0x2ce>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ed2:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000ed4:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000ed6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8000eda:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000edc:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ede:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000ee2:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
 8000ee6:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000ee8:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000eea:	ea4f 2c8c 	mov.w	ip, ip, lsl #10

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000eee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000ef2:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ef4:	6842      	ldr	r2, [r0, #4]
 8000ef6:	fa1f fc8c 	uxth.w	ip, ip
 8000efa:	ea4c 0202 	orr.w	r2, ip, r2
 8000efe:	6042      	str	r2, [r0, #4]
 8000f00:	e676      	b.n	8000bf0 <GPIO_Init+0x30c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f02:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f04:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f06:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8000f0a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f0c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f0e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f12:	ea42 5284 	orr.w	r2, r2, r4, lsl #22
 8000f16:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000f18:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f1a:	ea4f 2ccc 	mov.w	ip, ip, lsl #11

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000f1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f22:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f24:	6842      	ldr	r2, [r0, #4]
 8000f26:	fa1f fc8c 	uxth.w	ip, ip
 8000f2a:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2e:	6042      	str	r2, [r0, #4]
 8000f30:	e67d      	b.n	8000c2e <GPIO_Init+0x34a>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f32:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f34:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f36:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000f3a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f3c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f3e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f42:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8000f46:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000f48:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f4a:	ea4f 3c0c 	mov.w	ip, ip, lsl #12

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000f4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000f52:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f54:	6842      	ldr	r2, [r0, #4]
 8000f56:	fa1f fc8c 	uxth.w	ip, ip
 8000f5a:	ea4c 0202 	orr.w	r2, ip, r2
 8000f5e:	6042      	str	r2, [r0, #4]
 8000f60:	e684      	b.n	8000c6c <GPIO_Init+0x388>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f62:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f64:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f66:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8000f6a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f6c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f6e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f72:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 8000f76:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000f78:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f7a:	ea4f 3c4c 	mov.w	ip, ip, lsl #13

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000f7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000f82:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f84:	6842      	ldr	r2, [r0, #4]
 8000f86:	fa1f fc8c 	uxth.w	ip, ip
 8000f8a:	ea4c 0202 	orr.w	r2, ip, r2
 8000f8e:	6042      	str	r2, [r0, #4]
 8000f90:	e68b      	b.n	8000caa <GPIO_Init+0x3c6>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f92:	6882      	ldr	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f94:	794c      	ldrb	r4, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000f96:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000f9a:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000f9c:	6882      	ldr	r2, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000f9e:	f891 c006 	ldrb.w	ip, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000fa2:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
 8000fa6:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000fa8:	6842      	ldr	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000faa:	ea4f 3c8c 	mov.w	ip, ip, lsl #14

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000fae:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000fb2:	6042      	str	r2, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000fb4:	6842      	ldr	r2, [r0, #4]
 8000fb6:	fa1f fc8c 	uxth.w	ip, ip
 8000fba:	ea4c 0202 	orr.w	r2, ip, r2
 8000fbe:	6042      	str	r2, [r0, #4]
 8000fc0:	e692      	b.n	8000ce8 <GPIO_Init+0x404>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000fc2:	6883      	ldr	r3, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000fc4:	f891 c005 	ldrb.w	ip, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000fc8:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8000fcc:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000fce:	6883      	ldr	r3, [r0, #8]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000fd0:	798a      	ldrb	r2, [r1, #6]
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000fd2:	ea43 738c 	orr.w	r3, r3, ip, lsl #30
 8000fd6:	6083      	str	r3, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000fd8:	6843      	ldr	r3, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000fda:	03d2      	lsls	r2, r2, #15

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000fdc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000fe0:	6043      	str	r3, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000fe2:	6843      	ldr	r3, [r0, #4]
 8000fe4:	fa1f fc82 	uxth.w	ip, r2
 8000fe8:	ea4c 0303 	orr.w	r3, ip, r3
 8000fec:	6043      	str	r3, [r0, #4]
 8000fee:	e699      	b.n	8000d24 <GPIO_Init+0x440>

08000ff0 <GPIO_StructInit>:
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000ff0:	2300      	movs	r3, #0
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000ff2:	f64f 72ff 	movw	r2, #65535	; 0xffff
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ff6:	71c3      	strb	r3, [r0, #7]
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000ff8:	6002      	str	r2, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000ffa:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000ffc:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000ffe:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001004:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8001006:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800100a:	9201      	str	r2, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 800100c:	9b01      	ldr	r3, [sp, #4]
 800100e:	ea41 0203 	orr.w	r2, r1, r3
 8001012:	9201      	str	r2, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8001014:	9b01      	ldr	r3, [sp, #4]
 8001016:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8001018:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800101a:	9a01      	ldr	r2, [sp, #4]
 800101c:	61c2      	str	r2, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800101e:	69c1      	ldr	r1, [r0, #28]
 8001020:	9101      	str	r1, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8001022:	69c3      	ldr	r3, [r0, #28]
 8001024:	9301      	str	r3, [sp, #4]
}
 8001026:	b002      	add	sp, #8
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800102c:	6903      	ldr	r3, [r0, #16]
 800102e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8001030:	bf0c      	ite	eq
 8001032:	2000      	moveq	r0, #0
 8001034:	2001      	movne	r0, #1
 8001036:	4770      	bx	lr

08001038 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8001038:	6900      	ldr	r0, [r0, #16]
}
 800103a:	b280      	uxth	r0, r0
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8001040:	6943      	ldr	r3, [r0, #20]
 8001042:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8001044:	bf0c      	ite	eq
 8001046:	2000      	moveq	r0, #0
 8001048:	2001      	movne	r0, #1
 800104a:	4770      	bx	lr

0800104c <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 800104c:	6940      	ldr	r0, [r0, #20]
}
 800104e:	b280      	uxth	r0, r0
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8001054:	8301      	strh	r1, [r0, #24]
}
 8001056:	4770      	bx	lr

08001058 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8001058:	8341      	strh	r1, [r0, #26]
}
 800105a:	4770      	bx	lr

0800105c <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 800105c:	b90a      	cbnz	r2, 8001062 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800105e:	8341      	strh	r1, [r0, #26]
 8001060:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRRL = GPIO_Pin;
 8001062:	8301      	strh	r1, [r0, #24]
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8001068:	6141      	str	r1, [r0, #20]
}
 800106a:	4770      	bx	lr

0800106c <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 800106c:	6942      	ldr	r2, [r0, #20]
 800106e:	ea81 0302 	eor.w	r3, r1, r2
 8001072:	6143      	str	r3, [r0, #20]
}
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop

08001078 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001078:	f001 0307 	and.w	r3, r1, #7
 800107c:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800107e:	f04f 0c0f 	mov.w	ip, #15
 8001082:	fa0c fc03 	lsl.w	ip, ip, r3
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001086:	fa12 f303 	lsls.w	r3, r2, r3
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800108a:	08c9      	lsrs	r1, r1, #3
 800108c:	3108      	adds	r1, #8
 800108e:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 8001092:	ea22 020c 	bic.w	r2, r2, ip
 8001096:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800109a:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 800109e:	4313      	orrs	r3, r2
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80010a0:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <GPIO_DeInit>:
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80010a8:	f240 0300 	movw	r3, #0
 80010ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80010b0:	4298      	cmp	r0, r3
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80010b2:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80010b4:	d03c      	beq.n	8001130 <GPIO_DeInit+0x88>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
 80010b6:	f240 4100 	movw	r1, #1024	; 0x400
 80010ba:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80010be:	4288      	cmp	r0, r1
 80010c0:	d040      	beq.n	8001144 <GPIO_DeInit+0x9c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
 80010c2:	f640 0200 	movw	r2, #2048	; 0x800
 80010c6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80010ca:	4290      	cmp	r0, r2
 80010cc:	d044      	beq.n	8001158 <GPIO_DeInit+0xb0>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
 80010ce:	f640 4c00 	movw	ip, #3072	; 0xc00
 80010d2:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 80010d6:	4560      	cmp	r0, ip
 80010d8:	d048      	beq.n	800116c <GPIO_DeInit+0xc4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
 80010da:	f241 0300 	movw	r3, #4096	; 0x1000
 80010de:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80010e2:	4298      	cmp	r0, r3
 80010e4:	d04c      	beq.n	8001180 <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
 80010e6:	f241 4100 	movw	r1, #5120	; 0x1400
 80010ea:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80010ee:	4288      	cmp	r0, r1
 80010f0:	d050      	beq.n	8001194 <GPIO_DeInit+0xec>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
 80010f2:	f641 0200 	movw	r2, #6144	; 0x1800
 80010f6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80010fa:	4290      	cmp	r0, r2
 80010fc:	d054      	beq.n	80011a8 <GPIO_DeInit+0x100>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
 80010fe:	f641 4c00 	movw	ip, #7168	; 0x1c00
 8001102:	f2c4 0c02 	movt	ip, #16386	; 0x4002
 8001106:	4560      	cmp	r0, ip
 8001108:	d058      	beq.n	80011bc <GPIO_DeInit+0x114>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
  }
  else
  {
    if (GPIOx == GPIOI)
 800110a:	f242 0300 	movw	r3, #8192	; 0x2000
 800110e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001112:	4298      	cmp	r0, r3
 8001114:	d000      	beq.n	8001118 <GPIO_DeInit+0x70>
 8001116:	bd10      	pop	{r4, pc}
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8001118:	2101      	movs	r1, #1
 800111a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800111e:	f000 fa21 	bl	8001564 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8001122:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001126:	2100      	movs	r1, #0
    }
  }
}
 8001128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 800112c:	f000 ba1a 	b.w	8001564 <RCC_AHB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001130:	2001      	movs	r0, #1
 8001132:	4601      	mov	r1, r0
 8001134:	f000 fa16 	bl	8001564 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8001138:	2001      	movs	r0, #1
 800113a:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 800113c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8001140:	f000 ba10 	b.w	8001564 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8001144:	2002      	movs	r0, #2
 8001146:	2101      	movs	r1, #1
 8001148:	f000 fa0c 	bl	8001564 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 800114c:	2002      	movs	r0, #2
 800114e:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 8001150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8001154:	f000 ba06 	b.w	8001564 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001158:	2004      	movs	r0, #4
 800115a:	2101      	movs	r1, #1
 800115c:	f000 fa02 	bl	8001564 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8001160:	2004      	movs	r0, #4
 8001162:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 8001164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8001168:	f000 b9fc 	b.w	8001564 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800116c:	2008      	movs	r0, #8
 800116e:	2101      	movs	r1, #1
 8001170:	f000 f9f8 	bl	8001564 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8001174:	2008      	movs	r0, #8
 8001176:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 8001178:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 800117c:	f000 b9f2 	b.w	8001564 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8001180:	2010      	movs	r0, #16
 8001182:	2101      	movs	r1, #1
 8001184:	f000 f9ee 	bl	8001564 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8001188:	2010      	movs	r0, #16
 800118a:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 800118c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8001190:	f000 b9e8 	b.w	8001564 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8001194:	2020      	movs	r0, #32
 8001196:	2101      	movs	r1, #1
 8001198:	f000 f9e4 	bl	8001564 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800119c:	2020      	movs	r0, #32
 800119e:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80011a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80011a4:	f000 b9de 	b.w	8001564 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80011a8:	2040      	movs	r0, #64	; 0x40
 80011aa:	2101      	movs	r1, #1
 80011ac:	f000 f9da 	bl	8001564 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80011b0:	2040      	movs	r0, #64	; 0x40
 80011b2:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80011b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80011b8:	f000 b9d4 	b.w	8001564 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80011bc:	2080      	movs	r0, #128	; 0x80
 80011be:	2101      	movs	r1, #1
 80011c0:	f000 f9d0 	bl	8001564 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80011c4:	2080      	movs	r0, #128	; 0x80
 80011c6:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80011c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80011cc:	f000 b9ca 	b.w	8001564 <RCC_AHB1PeriphResetCmd>

080011d0 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80011d0:	f643 0300 	movw	r3, #14336	; 0x3800
 80011d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80011d8:	6819      	ldr	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011da:	2000      	movs	r0, #0
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80011dc:	f041 0201 	orr.w	r2, r1, #1
 80011e0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80011e2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80011e4:	6819      	ldr	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80011e6:	f243 0210 	movw	r2, #12304	; 0x3010

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80011ea:	f021 7c84 	bic.w	ip, r1, #17301504	; 0x1080000
 80011ee:	f42c 3180 	bic.w	r1, ip, #65536	; 0x10000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80011f2:	f2c2 4200 	movt	r2, #9216	; 0x2400

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80011f6:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80011f8:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80011fa:	6819      	ldr	r1, [r3, #0]
 80011fc:	f421 2280 	bic.w	r2, r1, #262144	; 0x40000
 8001200:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001202:	60d8      	str	r0, [r3, #12]
}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop

08001208 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8001208:	f643 0302 	movw	r3, #14338	; 0x3802
 800120c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8001214:	7018      	strb	r0, [r3, #0]
}
 8001216:	4770      	bx	lr

08001218 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001218:	b082      	sub	sp, #8

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800121a:	f643 0100 	movw	r1, #14336	; 0x3800
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t startupcounter = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	9301      	str	r3, [sp, #4]

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8001222:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001226:	680a      	ldr	r2, [r1, #0]
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
 8001228:	9801      	ldr	r0, [sp, #4]
 800122a:	1c43      	adds	r3, r0, #1
 800122c:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 800122e:	9801      	ldr	r0, [sp, #4]
 8001230:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
 8001234:	d002      	beq.n	800123c <RCC_WaitForHSEStartUp+0x24>
 8001236:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 800123a:	d0f4      	beq.n	8001226 <RCC_WaitForHSEStartUp+0xe>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800123c:	f643 0200 	movw	r2, #14336	; 0x3800
 8001240:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8001244:	6811      	ldr	r1, [r2, #0]
  else
  {
    status = ERROR;
  }
  return (status);
}
 8001246:	f3c1 4040 	ubfx	r0, r1, #17, #1
 800124a:	b002      	add	sp, #8
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop

08001250 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8001250:	f643 0300 	movw	r3, #14336	; 0x3800
 8001254:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001258:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 800125a:	f022 01f8 	bic.w	r1, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 800125e:	ea41 02c0 	orr.w	r2, r1, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8001262:	601a      	str	r2, [r3, #0]
}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop

08001268 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8001268:	f240 0300 	movw	r3, #0
 800126c:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001270:	6018      	str	r0, [r3, #0]
}
 8001272:	4770      	bx	lr

08001274 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001274:	f643 0370 	movw	r3, #14448	; 0x3870
 8001278:	2200      	movs	r2, #0
 800127a:	f2c4 0302 	movt	r3, #16386	; 0x4002

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 800127e:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001280:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8001282:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8001284:	d004      	beq.n	8001290 <RCC_LSEConfig+0x1c>
 8001286:	2804      	cmp	r0, #4
 8001288:	d101      	bne.n	800128e <RCC_LSEConfig+0x1a>
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 800128a:	2005      	movs	r0, #5
 800128c:	7018      	strb	r0, [r3, #0]
 800128e:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8001290:	7018      	strb	r0, [r3, #0]
      break;
 8001292:	4770      	bx	lr

08001294 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8001294:	f640 6380 	movw	r3, #3712	; 0xe80
 8001298:	f2c4 2347 	movt	r3, #16967	; 0x4247
 800129c:	6018      	str	r0, [r3, #0]
}
 800129e:	4770      	bx	lr

080012a0 <RCC_PLLConfig>:
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80012a0:	4301      	orrs	r1, r0
 80012a2:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 80012a6:	9900      	ldr	r1, [sp, #0]
 80012a8:	0858      	lsrs	r0, r3, #1
 80012aa:	1e43      	subs	r3, r0, #1
 80012ac:	ea42 6c01 	orr.w	ip, r2, r1, lsl #24
 80012b0:	f643 0000 	movw	r0, #14336	; 0x3800
 80012b4:	ea4c 4203 	orr.w	r2, ip, r3, lsl #16
 80012b8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80012bc:	6042      	str	r2, [r0, #4]
                 (PLLQ << 24);
}
 80012be:	4770      	bx	lr

080012c0 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 80012c0:	f240 0360 	movw	r3, #96	; 0x60
 80012c4:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80012c8:	6018      	str	r0, [r3, #0]
}
 80012ca:	4770      	bx	lr

080012cc <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 80012cc:	0180      	lsls	r0, r0, #6
 80012ce:	f643 0300 	movw	r3, #14336	; 0x3800
 80012d2:	ea40 7101 	orr.w	r1, r0, r1, lsl #28
 80012d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80012da:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 80012de:	4770      	bx	lr

080012e0 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80012e0:	f240 0368 	movw	r3, #104	; 0x68
 80012e4:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80012e8:	6018      	str	r0, [r3, #0]
}
 80012ea:	4770      	bx	lr

080012ec <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80012ec:	f240 034c 	movw	r3, #76	; 0x4c
 80012f0:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80012f4:	6018      	str	r0, [r3, #0]
}
 80012f6:	4770      	bx	lr

080012f8 <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 80012f8:	f643 0300 	movw	r3, #14336	; 0x3800
 80012fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001300:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8001302:	f022 6cec 	bic.w	ip, r2, #123731968	; 0x7600000
 8001306:	ea40 020c 	orr.w	r2, r0, ip
 800130a:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 800130c:	609a      	str	r2, [r3, #8]
}
 800130e:	4770      	bx	lr

08001310 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8001310:	f643 0300 	movw	r3, #14336	; 0x3800
 8001314:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001318:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 800131a:	f022 4c78 	bic.w	ip, r2, #4160749568	; 0xf8000000
 800131e:	ea40 020c 	orr.w	r2, r0, ip
 8001322:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8001324:	609a      	str	r2, [r3, #8]
}
 8001326:	4770      	bx	lr

08001328 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001328:	f643 0300 	movw	r3, #14336	; 0x3800
 800132c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001330:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8001332:	f022 0103 	bic.w	r1, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001336:	ea40 0201 	orr.w	r2, r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800133a:	609a      	str	r2, [r3, #8]
}
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop

08001340 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8001340:	f643 0300 	movw	r3, #14336	; 0x3800
 8001344:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001348:	6898      	ldr	r0, [r3, #8]
}
 800134a:	f000 000c 	and.w	r0, r0, #12
 800134e:	4770      	bx	lr

08001350 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001350:	f643 0300 	movw	r3, #14336	; 0x3800
 8001354:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001358:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 800135a:	f022 01f0 	bic.w	r1, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 800135e:	ea40 0201 	orr.w	r2, r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001362:	609a      	str	r2, [r3, #8]
}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop

08001368 <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001368:	f643 0300 	movw	r3, #14336	; 0x3800
 800136c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001370:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8001372:	f422 51e0 	bic.w	r1, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001376:	ea40 0201 	orr.w	r2, r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800137a:	609a      	str	r2, [r3, #8]
}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop

08001380 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001380:	f643 0300 	movw	r3, #14336	; 0x3800
 8001384:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001388:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 800138a:	f422 4160 	bic.w	r1, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800138e:	ea41 02c0 	orr.w	r2, r1, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001392:	609a      	str	r2, [r3, #8]
}
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop

08001398 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001398:	f643 0300 	movw	r3, #14336	; 0x3800
 800139c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80013a0:	689a      	ldr	r2, [r3, #8]
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80013a2:	b410      	push	{r4}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 80013a4:	f002 020c 	and.w	r2, r2, #12
 80013a8:	2a04      	cmp	r2, #4
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80013aa:	bf02      	ittt	eq
 80013ac:	f241 2100 	movweq	r1, #4608	; 0x1200
 80013b0:	f2c0 017a 	movteq	r1, #122	; 0x7a
 80013b4:	6001      	streq	r1, [r0, #0]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 80013b6:	d006      	beq.n	80013c6 <RCC_GetClocksFreq+0x2e>
 80013b8:	2a08      	cmp	r2, #8
 80013ba:	d026      	beq.n	800140a <RCC_GetClocksFreq+0x72>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
      break;
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80013bc:	f242 4100 	movw	r1, #9216	; 0x2400
 80013c0:	f2c0 01f4 	movt	r1, #244	; 0xf4
 80013c4:	6001      	str	r1, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80013c6:	f643 0200 	movw	r2, #14336	; 0x3800
 80013ca:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80013ce:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80013d0:	f240 03c8 	movw	r3, #200	; 0xc8
 80013d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 80013d8:	f3c4 1c03 	ubfx	ip, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 80013dc:	f813 c00c 	ldrb.w	ip, [r3, ip]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80013e0:	fa21 f10c 	lsr.w	r1, r1, ip
 80013e4:	6041      	str	r1, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80013e6:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 10;
 80013e8:	f3c4 2c82 	ubfx	ip, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 80013ec:	f813 400c 	ldrb.w	r4, [r3, ip]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013f0:	fa31 f404 	lsrs.w	r4, r1, r4
 80013f4:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80013f6:	6892      	ldr	r2, [r2, #8]
  tmp = tmp >> 13;
 80013f8:	f3c2 3c42 	ubfx	ip, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 80013fc:	f813 300c 	ldrb.w	r3, [r3, ip]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001400:	fa31 f203 	lsrs.w	r2, r1, r3
 8001404:	60c2      	str	r2, [r0, #12]
}
 8001406:	bc10      	pop	{r4}
 8001408:	4770      	bx	lr
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800140a:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800140c:	685c      	ldr	r4, [r3, #4]
      
      if (pllsource != 0)
 800140e:	f411 0f80 	tst.w	r1, #4194304	; 0x400000

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001412:	f004 023f 	and.w	r2, r4, #63	; 0x3f
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001416:	685c      	ldr	r4, [r3, #4]
 8001418:	bf14      	ite	ne
 800141a:	f241 2300 	movwne	r3, #4608	; 0x1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800141e:	f242 4300 	movweq	r3, #9216	; 0x2400
 8001422:	f3c4 1c88 	ubfx	ip, r4, #6, #9
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001426:	f643 0400 	movw	r4, #14336	; 0x3800
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800142a:	bf14      	ite	ne
 800142c:	f2c0 037a 	movtne	r3, #122	; 0x7a
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001430:	f2c0 03f4 	movteq	r3, #244	; 0xf4
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001434:	f2c4 0402 	movt	r4, #16386	; 0x4002
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001438:	fbb3 f1f2 	udiv	r1, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800143c:	6863      	ldr	r3, [r4, #4]
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800143e:	fb01 f10c 	mul.w	r1, r1, ip
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001442:	f3c3 4201 	ubfx	r2, r3, #16, #2
 8001446:	1c54      	adds	r4, r2, #1
 8001448:	0063      	lsls	r3, r4, #1
 800144a:	fbb1 f1f3 	udiv	r1, r1, r3
 800144e:	6001      	str	r1, [r0, #0]
      break;
 8001450:	e7b9      	b.n	80013c6 <RCC_GetClocksFreq+0x2e>
 8001452:	bf00      	nop

08001454 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8001454:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8001458:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800145c:	d10c      	bne.n	8001478 <RCC_RTCCLKConfig+0x24>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 800145e:	f643 0300 	movw	r3, #14336	; 0x3800
 8001462:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001466:	689a      	ldr	r2, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001468:	f020 4c70 	bic.w	ip, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 800146c:	f422 11f8 	bic.w	r1, r2, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8001470:	f42c 7240 	bic.w	r2, ip, #768	; 0x300
 8001474:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8001476:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8001478:	f643 0300 	movw	r3, #14336	; 0x3800
 800147c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001480:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8001482:	0502      	lsls	r2, r0, #20
 8001484:	0d10      	lsrs	r0, r2, #20
 8001486:	4308      	orrs	r0, r1
 8001488:	6718      	str	r0, [r3, #112]	; 0x70
}
 800148a:	4770      	bx	lr

0800148c <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 800148c:	f640 633c 	movw	r3, #3644	; 0xe3c
 8001490:	f2c4 2347 	movt	r3, #16967	; 0x4247
 8001494:	6018      	str	r0, [r3, #0]
}
 8001496:	4770      	bx	lr

08001498 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8001498:	f640 6340 	movw	r3, #3648	; 0xe40
 800149c:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80014a0:	6018      	str	r0, [r3, #0]
}
 80014a2:	4770      	bx	lr

080014a4 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 80014a4:	f240 135c 	movw	r3, #348	; 0x15c
 80014a8:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80014ac:	6018      	str	r0, [r3, #0]
}
 80014ae:	4770      	bx	lr

080014b0 <RCC_AHB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80014b0:	b941      	cbnz	r1, 80014c4 <RCC_AHB1PeriphClockCmd+0x14>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80014b2:	f643 0100 	movw	r1, #14336	; 0x3800
 80014b6:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80014ba:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80014bc:	ea23 0000 	bic.w	r0, r3, r0
 80014c0:	6308      	str	r0, [r1, #48]	; 0x30
 80014c2:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80014c4:	f643 0300 	movw	r3, #14336	; 0x3800
 80014c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014ce:	4310      	orrs	r0, r2
 80014d0:	6318      	str	r0, [r3, #48]	; 0x30
 80014d2:	4770      	bx	lr

080014d4 <RCC_AHB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80014d4:	b941      	cbnz	r1, 80014e8 <RCC_AHB2PeriphClockCmd+0x14>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 80014d6:	f643 0100 	movw	r1, #14336	; 0x3800
 80014da:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80014de:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80014e0:	ea23 0000 	bic.w	r0, r3, r0
 80014e4:	6348      	str	r0, [r1, #52]	; 0x34
 80014e6:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 80014e8:	f643 0300 	movw	r3, #14336	; 0x3800
 80014ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80014f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014f2:	4310      	orrs	r0, r2
 80014f4:	6358      	str	r0, [r3, #52]	; 0x34
 80014f6:	4770      	bx	lr

080014f8 <RCC_AHB3PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80014f8:	b941      	cbnz	r1, 800150c <RCC_AHB3PeriphClockCmd+0x14>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 80014fa:	f643 0100 	movw	r1, #14336	; 0x3800
 80014fe:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001502:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8001504:	ea23 0000 	bic.w	r0, r3, r0
 8001508:	6388      	str	r0, [r1, #56]	; 0x38
 800150a:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 800150c:	f643 0300 	movw	r3, #14336	; 0x3800
 8001510:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001514:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001516:	4310      	orrs	r0, r2
 8001518:	6398      	str	r0, [r3, #56]	; 0x38
 800151a:	4770      	bx	lr

0800151c <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800151c:	b941      	cbnz	r1, 8001530 <RCC_APB1PeriphClockCmd+0x14>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800151e:	f643 0100 	movw	r1, #14336	; 0x3800
 8001522:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001526:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001528:	ea23 0000 	bic.w	r0, r3, r0
 800152c:	6408      	str	r0, [r1, #64]	; 0x40
 800152e:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001530:	f643 0300 	movw	r3, #14336	; 0x3800
 8001534:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800153a:	4310      	orrs	r0, r2
 800153c:	6418      	str	r0, [r3, #64]	; 0x40
 800153e:	4770      	bx	lr

08001540 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001540:	b941      	cbnz	r1, 8001554 <RCC_APB2PeriphClockCmd+0x14>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001542:	f643 0100 	movw	r1, #14336	; 0x3800
 8001546:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800154a:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800154c:	ea23 0000 	bic.w	r0, r3, r0
 8001550:	6448      	str	r0, [r1, #68]	; 0x44
 8001552:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001554:	f643 0300 	movw	r3, #14336	; 0x3800
 8001558:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800155c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800155e:	4310      	orrs	r0, r2
 8001560:	6458      	str	r0, [r3, #68]	; 0x44
 8001562:	4770      	bx	lr

08001564 <RCC_AHB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001564:	b941      	cbnz	r1, 8001578 <RCC_AHB1PeriphResetCmd+0x14>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8001566:	f643 0100 	movw	r1, #14336	; 0x3800
 800156a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800156e:	690b      	ldr	r3, [r1, #16]
 8001570:	ea23 0000 	bic.w	r0, r3, r0
 8001574:	6108      	str	r0, [r1, #16]
 8001576:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8001578:	f643 0300 	movw	r3, #14336	; 0x3800
 800157c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001580:	691a      	ldr	r2, [r3, #16]
 8001582:	4310      	orrs	r0, r2
 8001584:	6118      	str	r0, [r3, #16]
 8001586:	4770      	bx	lr

08001588 <RCC_AHB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001588:	b941      	cbnz	r1, 800159c <RCC_AHB2PeriphResetCmd+0x14>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 800158a:	f643 0100 	movw	r1, #14336	; 0x3800
 800158e:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001592:	694b      	ldr	r3, [r1, #20]
 8001594:	ea23 0000 	bic.w	r0, r3, r0
 8001598:	6148      	str	r0, [r1, #20]
 800159a:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 800159c:	f643 0300 	movw	r3, #14336	; 0x3800
 80015a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015a4:	695a      	ldr	r2, [r3, #20]
 80015a6:	4310      	orrs	r0, r2
 80015a8:	6158      	str	r0, [r3, #20]
 80015aa:	4770      	bx	lr

080015ac <RCC_AHB3PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80015ac:	b941      	cbnz	r1, 80015c0 <RCC_AHB3PeriphResetCmd+0x14>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 80015ae:	f643 0100 	movw	r1, #14336	; 0x3800
 80015b2:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80015b6:	698b      	ldr	r3, [r1, #24]
 80015b8:	ea23 0000 	bic.w	r0, r3, r0
 80015bc:	6188      	str	r0, [r1, #24]
 80015be:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80015c0:	f643 0300 	movw	r3, #14336	; 0x3800
 80015c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015c8:	699a      	ldr	r2, [r3, #24]
 80015ca:	4310      	orrs	r0, r2
 80015cc:	6198      	str	r0, [r3, #24]
 80015ce:	4770      	bx	lr

080015d0 <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80015d0:	b941      	cbnz	r1, 80015e4 <RCC_APB1PeriphResetCmd+0x14>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80015d2:	f643 0100 	movw	r1, #14336	; 0x3800
 80015d6:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80015da:	6a0b      	ldr	r3, [r1, #32]
 80015dc:	ea23 0000 	bic.w	r0, r3, r0
 80015e0:	6208      	str	r0, [r1, #32]
 80015e2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80015e4:	f643 0300 	movw	r3, #14336	; 0x3800
 80015e8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80015ec:	6a1a      	ldr	r2, [r3, #32]
 80015ee:	4310      	orrs	r0, r2
 80015f0:	6218      	str	r0, [r3, #32]
 80015f2:	4770      	bx	lr

080015f4 <RCC_APB2PeriphResetCmd>:
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80015f4:	b941      	cbnz	r1, 8001608 <RCC_APB2PeriphResetCmd+0x14>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80015f6:	f643 0100 	movw	r1, #14336	; 0x3800
 80015fa:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80015fe:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8001600:	ea23 0000 	bic.w	r0, r3, r0
 8001604:	6248      	str	r0, [r1, #36]	; 0x24
 8001606:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001608:	f643 0300 	movw	r3, #14336	; 0x3800
 800160c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001610:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001612:	4310      	orrs	r0, r2
 8001614:	6258      	str	r0, [r3, #36]	; 0x24
 8001616:	4770      	bx	lr

08001618 <RCC_AHB1PeriphClockLPModeCmd>:
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001618:	b941      	cbnz	r1, 800162c <RCC_AHB1PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 800161a:	f643 0100 	movw	r1, #14336	; 0x3800
 800161e:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001622:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8001624:	ea23 0000 	bic.w	r0, r3, r0
 8001628:	6508      	str	r0, [r1, #80]	; 0x50
 800162a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 800162c:	f643 0300 	movw	r3, #14336	; 0x3800
 8001630:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001634:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001636:	4310      	orrs	r0, r2
 8001638:	6518      	str	r0, [r3, #80]	; 0x50
 800163a:	4770      	bx	lr

0800163c <RCC_AHB2PeriphClockLPModeCmd>:
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800163c:	b941      	cbnz	r1, 8001650 <RCC_AHB2PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 800163e:	f643 0100 	movw	r1, #14336	; 0x3800
 8001642:	f2c4 0102 	movt	r1, #16386	; 0x4002
 8001646:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8001648:	ea23 0000 	bic.w	r0, r3, r0
 800164c:	6548      	str	r0, [r1, #84]	; 0x54
 800164e:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8001650:	f643 0300 	movw	r3, #14336	; 0x3800
 8001654:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001658:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800165a:	4310      	orrs	r0, r2
 800165c:	6558      	str	r0, [r3, #84]	; 0x54
 800165e:	4770      	bx	lr

08001660 <RCC_AHB3PeriphClockLPModeCmd>:
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001660:	b941      	cbnz	r1, 8001674 <RCC_AHB3PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8001662:	f643 0100 	movw	r1, #14336	; 0x3800
 8001666:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800166a:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800166c:	ea23 0000 	bic.w	r0, r3, r0
 8001670:	6588      	str	r0, [r1, #88]	; 0x58
 8001672:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8001674:	f643 0300 	movw	r3, #14336	; 0x3800
 8001678:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800167c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800167e:	4310      	orrs	r0, r2
 8001680:	6598      	str	r0, [r3, #88]	; 0x58
 8001682:	4770      	bx	lr

08001684 <RCC_APB1PeriphClockLPModeCmd>:
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001684:	b941      	cbnz	r1, 8001698 <RCC_APB1PeriphClockLPModeCmd+0x14>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8001686:	f643 0100 	movw	r1, #14336	; 0x3800
 800168a:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800168e:	6e0b      	ldr	r3, [r1, #96]	; 0x60
 8001690:	ea23 0000 	bic.w	r0, r3, r0
 8001694:	6608      	str	r0, [r1, #96]	; 0x60
 8001696:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8001698:	f643 0300 	movw	r3, #14336	; 0x3800
 800169c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016a0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80016a2:	4310      	orrs	r0, r2
 80016a4:	6618      	str	r0, [r3, #96]	; 0x60
 80016a6:	4770      	bx	lr

080016a8 <RCC_APB2PeriphClockLPModeCmd>:
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80016a8:	b941      	cbnz	r1, 80016bc <RCC_APB2PeriphClockLPModeCmd+0x14>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 80016aa:	f643 0100 	movw	r1, #14336	; 0x3800
 80016ae:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80016b2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80016b4:	ea23 0000 	bic.w	r0, r3, r0
 80016b8:	6648      	str	r0, [r1, #100]	; 0x64
 80016ba:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 80016bc:	f643 0300 	movw	r3, #14336	; 0x3800
 80016c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016c4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80016c6:	4310      	orrs	r0, r2
 80016c8:	6658      	str	r0, [r3, #100]	; 0x64
 80016ca:	4770      	bx	lr

080016cc <RCC_ITConfig>:
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80016cc:	b949      	cbnz	r1, 80016e2 <RCC_ITConfig+0x16>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 80016ce:	f643 010d 	movw	r1, #14349	; 0x380d
 80016d2:	f2c4 0102 	movt	r1, #16386	; 0x4002
 80016d6:	f891 c000 	ldrb.w	ip, [r1]
 80016da:	ea2c 0000 	bic.w	r0, ip, r0
 80016de:	7008      	strb	r0, [r1, #0]
 80016e0:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80016e2:	f643 030d 	movw	r3, #14349	; 0x380d
 80016e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80016ea:	781a      	ldrb	r2, [r3, #0]
 80016ec:	4310      	orrs	r0, r2
 80016ee:	7018      	strb	r0, [r3, #0]
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop

080016f4 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80016f4:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d00e      	beq.n	8001718 <RCC_GetFlagStatus+0x24>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80016fa:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 80016fc:	f643 0300 	movw	r3, #14336	; 0x3800
 8001700:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001704:	bf0c      	ite	eq
 8001706:	6f1b      	ldreq	r3, [r3, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001708:	6f5b      	ldrne	r3, [r3, #116]	; 0x74
 800170a:	f000 011f 	and.w	r1, r0, #31
 800170e:	fa33 f001 	lsrs.w	r0, r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8001712:	f000 0001 	and.w	r0, r0, #1
 8001716:	4770      	bx	lr

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8001718:	f643 0300 	movw	r3, #14336	; 0x3800
 800171c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001720:	681b      	ldr	r3, [r3, #0]
  {
    statusreg = RCC->BDCR;
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001722:	f000 011f 	and.w	r1, r0, #31
 8001726:	fa33 f001 	lsrs.w	r0, r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 800172a:	f000 0001 	and.w	r0, r0, #1
 800172e:	4770      	bx	lr

08001730 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8001730:	f643 0300 	movw	r3, #14336	; 0x3800
 8001734:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001738:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800173a:	f040 7280 	orr.w	r2, r0, #16777216	; 0x1000000
 800173e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop

08001744 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8001744:	f643 0100 	movw	r1, #14336	; 0x3800
 8001748:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800174c:	68cb      	ldr	r3, [r1, #12]
 800174e:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8001750:	bf0c      	ite	eq
 8001752:	2000      	moveq	r0, #0
 8001754:	2001      	movne	r0, #1
 8001756:	4770      	bx	lr

08001758 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8001758:	f643 030e 	movw	r3, #14350	; 0x380e
 800175c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8001760:	7018      	strb	r0, [r3, #0]
}
 8001762:	4770      	bx	lr

08001764 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001764:	b410      	push	{r4}
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001766:	f240 0400 	movw	r4, #0
 800176a:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800176e:	f240 4200 	movw	r2, #1024	; 0x400
 8001772:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8001776:	42a0      	cmp	r0, r4
 8001778:	bf14      	ite	ne
 800177a:	2300      	movne	r3, #0
 800177c:	2301      	moveq	r3, #1
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800177e:	f8b0 c000 	ldrh.w	ip, [r0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001782:	4290      	cmp	r0, r2
 8001784:	bf14      	ite	ne
 8001786:	461a      	movne	r2, r3
 8001788:	f043 0201 	orreq.w	r2, r3, #1
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800178c:	fa1f fc8c 	uxth.w	ip, ip

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001790:	b97a      	cbnz	r2, 80017b2 <TIM_TimeBaseInit+0x4e>
 8001792:	f240 4300 	movw	r3, #1024	; 0x400
 8001796:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800179a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800179e:	bf14      	ite	ne
 80017a0:	2400      	movne	r4, #0
 80017a2:	2401      	moveq	r4, #1
 80017a4:	4298      	cmp	r0, r3
 80017a6:	bf14      	ite	ne
 80017a8:	4623      	movne	r3, r4
 80017aa:	f044 0301 	orreq.w	r3, r4, #1
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d032      	beq.n	8001818 <TIM_TimeBaseInit+0xb4>
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80017b2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80017b6:	f2c0 0300 	movt	r3, #0
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80017ba:	884c      	ldrh	r4, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80017bc:	ea0c 0303 	and.w	r3, ip, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80017c0:	ea43 0c04 	orr.w	ip, r3, r4
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80017c4:	f241 0400 	movw	r4, #4096	; 0x1000
 80017c8:	f2c4 0400 	movt	r4, #16384	; 0x4000
 80017cc:	f241 4300 	movw	r3, #5120	; 0x1400
 80017d0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80017d4:	1b04      	subs	r4, r0, r4
 80017d6:	bf18      	it	ne
 80017d8:	2401      	movne	r4, #1
 80017da:	4298      	cmp	r0, r3
 80017dc:	bf0c      	ite	eq
 80017de:	2300      	moveq	r3, #0
 80017e0:	f004 0301 	andne.w	r3, r4, #1
 80017e4:	b143      	cbz	r3, 80017f8 <TIM_TimeBaseInit+0x94>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80017e6:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80017ea:	f2c0 0300 	movt	r3, #0
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80017ee:	890c      	ldrh	r4, [r1, #8]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80017f0:	ea0c 0303 	and.w	r3, ip, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80017f4:	ea43 0c04 	orr.w	ip, r3, r4
  }

  TIMx->CR1 = tmpcr1;
 80017f8:	f8a0 c000 	strh.w	ip, [r0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80017fc:	684c      	ldr	r4, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80017fe:	f8b1 c000 	ldrh.w	ip, [r1]
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001802:	62c4      	str	r4, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001804:	f8a0 c028 	strh.w	ip, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001808:	b10a      	cbz	r2, 800180e <TIM_TimeBaseInit+0xaa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800180a:	7a8a      	ldrb	r2, [r1, #10]
 800180c:	8602      	strh	r2, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800180e:	f04f 0101 	mov.w	r1, #1
 8001812:	8281      	strh	r1, [r0, #20]
}
 8001814:	bc10      	pop	{r4}
 8001816:	4770      	bx	lr
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001818:	f640 0400 	movw	r4, #2048	; 0x800
 800181c:	f2c4 0400 	movt	r4, #16384	; 0x4000
 8001820:	f640 4300 	movw	r3, #3072	; 0xc00
 8001824:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8001828:	42a0      	cmp	r0, r4
 800182a:	bf14      	ite	ne
 800182c:	2400      	movne	r4, #0
 800182e:	2401      	moveq	r4, #1
 8001830:	4298      	cmp	r0, r3
 8001832:	bf14      	ite	ne
 8001834:	4623      	movne	r3, r4
 8001836:	f044 0301 	orreq.w	r3, r4, #1
 800183a:	2b00      	cmp	r3, #0
 800183c:	d0c2      	beq.n	80017c4 <TIM_TimeBaseInit+0x60>
 800183e:	e7b8      	b.n	80017b2 <TIM_TimeBaseInit+0x4e>

08001840 <TIM_TimeBaseStructInit>:
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001840:	2300      	movs	r3, #0
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001842:	f04f 32ff 	mov.w	r2, #4294967295
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8001846:	7283      	strb	r3, [r0, #10]
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001848:	6042      	str	r2, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 800184a:	8043      	strh	r3, [r0, #2]
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 800184c:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800184e:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
}
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop

08001854 <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8001854:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8001856:	8282      	strh	r2, [r0, #20]
}
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop

0800185c <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 800185c:	f8b0 c000 	ldrh.w	ip, [r0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001860:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 8001864:	0413      	lsls	r3, r2, #16
 8001866:	0c1a      	lsrs	r2, r3, #16

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8001868:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 800186c:	8003      	strh	r3, [r0, #0]
}
 800186e:	4770      	bx	lr

08001870 <TIM_SetCounter>:
{
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8001870:	6241      	str	r1, [r0, #36]	; 0x24
}
 8001872:	4770      	bx	lr

08001874 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8001874:	62c1      	str	r1, [r0, #44]	; 0x2c
}
 8001876:	4770      	bx	lr

08001878 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8001878:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 800187a:	4770      	bx	lr

0800187c <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 800187c:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 800187e:	b280      	uxth	r0, r0
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop

08001884 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001884:	b939      	cbnz	r1, 8001896 <TIM_UpdateDisableConfig+0x12>
    TIMx->CR1 |= TIM_CR1_UDIS;
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8001886:	f8b0 c000 	ldrh.w	ip, [r0]
 800188a:	f02c 0202 	bic.w	r2, ip, #2
 800188e:	0411      	lsls	r1, r2, #16
 8001890:	0c0b      	lsrs	r3, r1, #16
 8001892:	8003      	strh	r3, [r0, #0]
 8001894:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8001896:	8802      	ldrh	r2, [r0, #0]
 8001898:	b291      	uxth	r1, r2
 800189a:	f041 0302 	orr.w	r3, r1, #2
 800189e:	8003      	strh	r3, [r0, #0]
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop

080018a4 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 80018a4:	b939      	cbnz	r1, 80018b6 <TIM_UpdateRequestConfig+0x12>
    TIMx->CR1 |= TIM_CR1_URS;
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 80018a6:	f8b0 c000 	ldrh.w	ip, [r0]
 80018aa:	f02c 0204 	bic.w	r2, ip, #4
 80018ae:	0411      	lsls	r1, r2, #16
 80018b0:	0c0b      	lsrs	r3, r1, #16
 80018b2:	8003      	strh	r3, [r0, #0]
 80018b4:	4770      	bx	lr
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 80018b6:	8802      	ldrh	r2, [r0, #0]
 80018b8:	b291      	uxth	r1, r2
 80018ba:	f041 0304 	orr.w	r3, r1, #4
 80018be:	8003      	strh	r3, [r0, #0]
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop

080018c4 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018c4:	b939      	cbnz	r1, 80018d6 <TIM_ARRPreloadConfig+0x12>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80018c6:	f8b0 c000 	ldrh.w	ip, [r0]
 80018ca:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 80018ce:	0411      	lsls	r1, r2, #16
 80018d0:	0c0b      	lsrs	r3, r1, #16
 80018d2:	8003      	strh	r3, [r0, #0]
 80018d4:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80018d6:	8802      	ldrh	r2, [r0, #0]
 80018d8:	b291      	uxth	r1, r2
 80018da:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 80018de:	8003      	strh	r3, [r0, #0]
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop

080018e4 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 80018e4:	f8b0 c000 	ldrh.w	ip, [r0]
 80018e8:	f02c 0308 	bic.w	r3, ip, #8
 80018ec:	041a      	lsls	r2, r3, #16
 80018ee:	0c13      	lsrs	r3, r2, #16
 80018f0:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 80018f2:	f8b0 c000 	ldrh.w	ip, [r0]
 80018f6:	fa1f f28c 	uxth.w	r2, ip
 80018fa:	ea41 0302 	orr.w	r3, r1, r2
 80018fe:	8003      	strh	r3, [r0, #0]
}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop

08001904 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8001904:	f8b0 c000 	ldrh.w	ip, [r0]
 8001908:	f42c 7340 	bic.w	r3, ip, #768	; 0x300
 800190c:	041a      	lsls	r2, r3, #16
 800190e:	0c13      	lsrs	r3, r2, #16
 8001910:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8001912:	f8b0 c000 	ldrh.w	ip, [r0]
 8001916:	fa1f f28c 	uxth.w	r2, ip
 800191a:	ea41 0302 	orr.w	r3, r1, r2
 800191e:	8003      	strh	r3, [r0, #0]
}
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop

08001924 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001924:	b939      	cbnz	r1, 8001936 <TIM_Cmd+0x12>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001926:	f8b0 c000 	ldrh.w	ip, [r0]
 800192a:	f02c 0201 	bic.w	r2, ip, #1
 800192e:	0411      	lsls	r1, r2, #16
 8001930:	0c0b      	lsrs	r3, r1, #16
 8001932:	8003      	strh	r3, [r0, #0]
 8001934:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001936:	8802      	ldrh	r2, [r0, #0]
 8001938:	b291      	uxth	r1, r2
 800193a:	f041 0301 	orr.w	r3, r1, #1
 800193e:	8003      	strh	r3, [r0, #0]
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop

08001944 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8001944:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001948:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800194c:	f02c 0301 	bic.w	r3, ip, #1
 8001950:	041f      	lsls	r7, r3, #16
 8001952:	0c3a      	lsrs	r2, r7, #16
 8001954:	8402      	strh	r2, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001956:	8c06      	ldrh	r6, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001958:	884d      	ldrh	r5, [r1, #2]
 800195a:	898c      	ldrh	r4, [r1, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800195c:	f240 0700 	movw	r7, #0
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8001960:	f026 0302 	bic.w	r3, r6, #2
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001964:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8001968:	f240 4200 	movw	r2, #1024	; 0x400
 800196c:	42b8      	cmp	r0, r7
 800196e:	bf14      	ite	ne
 8001970:	f04f 0c00 	movne.w	ip, #0
 8001974:	f04f 0c01 	moveq.w	ip, #1
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001978:	ea45 0404 	orr.w	r4, r5, r4
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800197c:	041e      	lsls	r6, r3, #16
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800197e:	8885      	ldrh	r5, [r0, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001980:	f2c4 0201 	movt	r2, #16385	; 0x4001
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001984:	8b07      	ldrh	r7, [r0, #24]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8001986:	0c33      	lsrs	r3, r6, #16
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001988:	4290      	cmp	r0, r2
 800198a:	bf14      	ite	ne
 800198c:	4662      	movne	r2, ip
 800198e:	f04c 0201 	orreq.w	r2, ip, #1
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001992:	fa1f fc84 	uxth.w	ip, r4
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001996:	ea4c 0c03 	orr.w	ip, ip, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800199a:	b2ad      	uxth	r5, r5
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800199c:	b2bf      	uxth	r7, r7
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800199e:	880e      	ldrh	r6, [r1, #0]
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80019a0:	b302      	cbz	r2, 80019e4 <TIM_OC1Init+0xa0>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80019a2:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 80019a6:	f2c0 0200 	movt	r2, #0
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80019aa:	8a0b      	ldrh	r3, [r1, #16]
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80019ac:	f8b1 a00e 	ldrh.w	sl, [r1, #14]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80019b0:	f8b1 8012 	ldrh.w	r8, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80019b4:	ea0c 0402 	and.w	r4, ip, r2
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80019b8:	f64f 7cfb 	movw	ip, #65531	; 0xfffb
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80019bc:	f64f 42ff 	movw	r2, #64767	; 0xfcff
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80019c0:	ea48 0803 	orr.w	r8, r8, r3
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80019c4:	ea44 040a 	orr.w	r4, r4, sl
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80019c8:	f2c0 0c00 	movt	ip, #0
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80019cc:	f2c0 0200 	movt	r2, #0
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80019d0:	888b      	ldrh	r3, [r1, #4]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80019d2:	ea05 0202 	and.w	r2, r5, r2
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80019d6:	ea04 0c0c 	and.w	ip, r4, ip
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80019da:	fa1f f588 	uxth.w	r5, r8
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80019de:	ea4c 0c03 	orr.w	ip, ip, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80019e2:	4315      	orrs	r5, r2
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80019e4:	f64f 728c 	movw	r2, #65420	; 0xff8c
 80019e8:	f2c0 0200 	movt	r2, #0
 80019ec:	ea07 0302 	and.w	r3, r7, r2
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80019f0:	688a      	ldr	r2, [r1, #8]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80019f2:	4333      	orrs	r3, r6
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019f4:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80019f6:	8303      	strh	r3, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80019f8:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019fa:	f8a0 c020 	strh.w	ip, [r0, #32]
}
 80019fe:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
 8001a02:	4770      	bx	lr

08001a04 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001a04:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8001a08:	8c05      	ldrh	r5, [r0, #32]
 8001a0a:	f025 0710 	bic.w	r7, r5, #16
 8001a0e:	043a      	lsls	r2, r7, #16
 8001a10:	0c13      	lsrs	r3, r2, #16
 8001a12:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8001a14:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001a18:	898d      	ldrh	r5, [r1, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8001a1a:	f02c 0620 	bic.w	r6, ip, #32
 8001a1e:	0434      	lsls	r4, r6, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001a20:	f240 0200 	movw	r2, #0
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8001a24:	0c27      	lsrs	r7, r4, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001a26:	f2c4 0201 	movt	r2, #16385	; 0x4001
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001a2a:	884e      	ldrh	r6, [r1, #2]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001a2c:	f240 4400 	movw	r4, #1024	; 0x400
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8001a30:	ea47 1305 	orr.w	r3, r7, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001a34:	4290      	cmp	r0, r2
 8001a36:	bf14      	ite	ne
 8001a38:	f04f 0c00 	movne.w	ip, #0
 8001a3c:	f04f 0c01 	moveq.w	ip, #1
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a40:	8885      	ldrh	r5, [r0, #4]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001a42:	f2c4 0401 	movt	r4, #16385	; 0x4001
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a46:	8b07      	ldrh	r7, [r0, #24]
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001a48:	ea43 1206 	orr.w	r2, r3, r6, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001a4c:	42a0      	cmp	r0, r4
 8001a4e:	bf14      	ite	ne
 8001a50:	4664      	movne	r4, ip
 8001a52:	f04c 0401 	orreq.w	r4, ip, #1
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a56:	b2bf      	uxth	r7, r7
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a58:	fa1f fc85 	uxth.w	ip, r5
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8001a5c:	b292      	uxth	r2, r2
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001a5e:	880e      	ldrh	r6, [r1, #0]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001a60:	b314      	cbz	r4, 8001aa8 <TIM_OC2Init+0xa4>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8001a62:	f64f 787f 	movw	r8, #65407	; 0xff7f
 8001a66:	f2c0 0800 	movt	r8, #0
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8001a6a:	89cb      	ldrh	r3, [r1, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8001a6c:	f24f 34ff 	movw	r4, #62463	; 0xf3ff
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8001a70:	ea02 0508 	and.w	r5, r2, r8
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8001a74:	f2c0 0400 	movt	r4, #0
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8001a78:	f64f 72bf 	movw	r2, #65471	; 0xffbf
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001a7c:	f8b1 8010 	ldrh.w	r8, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8001a80:	ea0c 0404 	and.w	r4, ip, r4
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8001a84:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8001a88:	f2c0 0200 	movt	r2, #0
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001a8c:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001a8e:	f8b1 c012 	ldrh.w	ip, [r1, #18]
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8001a92:	ea05 0202 	and.w	r2, r5, r2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8001a96:	ea44 0488 	orr.w	r4, r4, r8, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001a9a:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001a9e:	ea44 0c8c 	orr.w	ip, r4, ip, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8001aa2:	b292      	uxth	r2, r2
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8001aa4:	fa1f fc8c 	uxth.w	ip, ip
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8001aa8:	f648 43ff 	movw	r3, #36095	; 0x8cff
 8001aac:	f2c0 0300 	movt	r3, #0
 8001ab0:	ea07 0303 	and.w	r3, r7, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001ab4:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8001ab8:	6889      	ldr	r1, [r1, #8]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001aba:	b29b      	uxth	r3, r3
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001abc:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001ac0:	8303      	strh	r3, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8001ac2:	6381      	str	r1, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ac4:	8402      	strh	r2, [r0, #32]
}
 8001ac6:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8001aca:	4770      	bx	lr

08001acc <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001acc:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8001ad0:	8c05      	ldrh	r5, [r0, #32]
 8001ad2:	f425 7780 	bic.w	r7, r5, #256	; 0x100
 8001ad6:	043a      	lsls	r2, r7, #16
 8001ad8:	0c13      	lsrs	r3, r2, #16
 8001ada:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001adc:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001ae0:	898d      	ldrh	r5, [r1, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8001ae2:	f42c 7600 	bic.w	r6, ip, #512	; 0x200
 8001ae6:	0434      	lsls	r4, r6, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001ae8:	f240 0200 	movw	r2, #0
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8001aec:	0c27      	lsrs	r7, r4, #16
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001aee:	f2c4 0201 	movt	r2, #16385	; 0x4001
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001af2:	884e      	ldrh	r6, [r1, #2]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001af4:	f240 4400 	movw	r4, #1024	; 0x400
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8001af8:	ea47 2305 	orr.w	r3, r7, r5, lsl #8
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001afc:	4290      	cmp	r0, r2
 8001afe:	bf14      	ite	ne
 8001b00:	f04f 0c00 	movne.w	ip, #0
 8001b04:	f04f 0c01 	moveq.w	ip, #1
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b08:	8885      	ldrh	r5, [r0, #4]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001b0a:	f2c4 0401 	movt	r4, #16385	; 0x4001
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b0e:	8b87      	ldrh	r7, [r0, #28]
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001b10:	ea43 2206 	orr.w	r2, r3, r6, lsl #8
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001b14:	42a0      	cmp	r0, r4
 8001b16:	bf14      	ite	ne
 8001b18:	4664      	movne	r4, ip
 8001b1a:	f04c 0401 	orreq.w	r4, ip, #1
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b1e:	b2bf      	uxth	r7, r7
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b20:	fa1f fc85 	uxth.w	ip, r5
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8001b24:	b292      	uxth	r2, r2
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001b26:	880e      	ldrh	r6, [r1, #0]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001b28:	b314      	cbz	r4, 8001b70 <TIM_OC3Init+0xa4>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8001b2a:	f24f 78ff 	movw	r8, #63487	; 0xf7ff
 8001b2e:	f2c0 0800 	movt	r8, #0
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8001b32:	89cb      	ldrh	r3, [r1, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8001b34:	f64c 74ff 	movw	r4, #53247	; 0xcfff
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8001b38:	ea02 0508 	and.w	r5, r2, r8
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8001b3c:	f2c0 0400 	movt	r4, #0
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8001b40:	f64f 32ff 	movw	r2, #64511	; 0xfbff
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8001b44:	f8b1 8010 	ldrh.w	r8, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8001b48:	ea0c 0404 	and.w	r4, ip, r4
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8001b4c:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8001b50:	f2c0 0200 	movt	r2, #0
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001b54:	888b      	ldrh	r3, [r1, #4]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001b56:	f8b1 c012 	ldrh.w	ip, [r1, #18]
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8001b5a:	ea05 0202 	and.w	r2, r5, r2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8001b5e:	ea44 1408 	orr.w	r4, r4, r8, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001b62:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001b66:	ea44 1c0c 	orr.w	ip, r4, ip, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8001b6a:	b292      	uxth	r2, r2
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001b6c:	fa1f fc8c 	uxth.w	ip, ip
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8001b70:	f64f 738c 	movw	r3, #65420	; 0xff8c
 8001b74:	f2c0 0300 	movt	r3, #0
 8001b78:	ea07 0303 	and.w	r3, r7, r3
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001b7c:	6889      	ldr	r1, [r1, #8]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001b7e:	4333      	orrs	r3, r6
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b80:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001b84:	8383      	strh	r3, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001b86:	63c1      	str	r1, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b88:	8402      	strh	r2, [r0, #32]
}
 8001b8a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8001b8e:	4770      	bx	lr

08001b90 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001b90:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001b94:	f8b0 a020 	ldrh.w	sl, [r0, #32]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001b98:	f240 0800 	movw	r8, #0
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001b9c:	f42a 5580 	bic.w	r5, sl, #4096	; 0x1000
 8001ba0:	042c      	lsls	r4, r5, #16
 8001ba2:	0c23      	lsrs	r3, r4, #16
 8001ba4:	8403      	strh	r3, [r0, #32]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001ba6:	f2c4 0801 	movt	r8, #16385	; 0x4001
 8001baa:	f240 4700 	movw	r7, #1024	; 0x400

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001bae:	8c05      	ldrh	r5, [r0, #32]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001bb0:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8001bb4:	4540      	cmp	r0, r8
 8001bb6:	bf14      	ite	ne
 8001bb8:	2200      	movne	r2, #0
 8001bba:	2201      	moveq	r2, #1
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001bbc:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001bbe:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001bc2:	42b8      	cmp	r0, r7
 8001bc4:	bf14      	ite	ne
 8001bc6:	4613      	movne	r3, r2
 8001bc8:	f042 0301 	orreq.w	r3, r2, #1

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001bcc:	b2ad      	uxth	r5, r5
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001bce:	b2a4      	uxth	r4, r4
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001bd0:	fa1f fc8c 	uxth.w	ip, ip
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001bd4:	f8b1 8000 	ldrh.w	r8, [r1]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001bd8:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001bdc:	884f      	ldrh	r7, [r1, #2]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001bde:	b14b      	cbz	r3, 8001bf4 <TIM_OC4Init+0x64>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8001be0:	f64b 76ff 	movw	r6, #49151	; 0xbfff
 8001be4:	f2c0 0600 	movt	r6, #0
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001be8:	8a0b      	ldrh	r3, [r1, #16]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8001bea:	ea04 0606 	and.w	r6, r4, r6
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001bee:	ea46 1283 	orr.w	r2, r6, r3, lsl #6
 8001bf2:	b294      	uxth	r4, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8001bf4:	f64d 72ff 	movw	r2, #57343	; 0xdfff
 8001bf8:	f2c0 0200 	movt	r2, #0
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8001bfc:	f648 43ff 	movw	r3, #36095	; 0x8cff
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8001c00:	ea05 0202 	and.w	r2, r5, r2
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8001c04:	f2c0 0300 	movt	r3, #0
 8001c08:	ea0c 0303 	and.w	r3, ip, r3
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001c0c:	ea42 320a 	orr.w	r2, r2, sl, lsl #12
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001c10:	ea43 2c08 	orr.w	ip, r3, r8, lsl #8
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001c14:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001c18:	6889      	ldr	r1, [r1, #8]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001c1a:	fa1f f38c 	uxth.w	r3, ip
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001c1e:	fa1f fc82 	uxth.w	ip, r2
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c22:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001c24:	8383      	strh	r3, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001c26:	6401      	str	r1, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001c28:	f8a0 c020 	strh.w	ip, [r0, #32]
}
 8001c2c:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop

08001c34 <TIM_OCStructInit>:
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001c34:	2300      	movs	r3, #0
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8001c36:	8243      	strh	r3, [r0, #18]
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001c38:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8001c3a:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8001c3c:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8001c3e:	6083      	str	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8001c40:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8001c42:	81c3      	strh	r3, [r0, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8001c44:	8203      	strh	r3, [r0, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
}
 8001c46:	4770      	bx	lr

08001c48 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8001c48:	b410      	push	{r4}
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8001c4a:	2401      	movs	r4, #1
 8001c4c:	fa14 f301 	lsls.w	r3, r4, r1
 8001c50:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8001c54:	f1d1 0401 	rsbs	r4, r1, #1
 8001c58:	bf38      	it	cc
 8001c5a:	2400      	movcc	r4, #0
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8001c5c:	fa1f fc8c 	uxth.w	ip, ip
 8001c60:	ea2c 0303 	bic.w	r3, ip, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8001c64:	2908      	cmp	r1, #8
 8001c66:	bf08      	it	eq
 8001c68:	f044 0401 	orreq.w	r4, r4, #1
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8001c6c:	8403      	strh	r3, [r0, #32]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;
 8001c6e:	3018      	adds	r0, #24
  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8001c70:	b99c      	cbnz	r4, 8001c9a <TIM_SelectOCxM+0x52>
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 8001c72:	1f0c      	subs	r4, r1, #4
 8001c74:	f3c4 014e 	ubfx	r1, r4, #1, #15
 8001c78:	580c      	ldr	r4, [r1, r0]
 8001c7a:	f648 7cff 	movw	ip, #36863	; 0x8fff
 8001c7e:	f2c0 0c00 	movt	ip, #0
 8001c82:	ea04 030c 	and.w	r3, r4, ip
 8001c86:	500b      	str	r3, [r1, r0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8001c88:	0212      	lsls	r2, r2, #8
 8001c8a:	580b      	ldr	r3, [r1, r0]
 8001c8c:	fa1f fc82 	uxth.w	ip, r2
 8001c90:	ea43 020c 	orr.w	r2, r3, ip
 8001c94:	500a      	str	r2, [r1, r0]
  }
}
 8001c96:	bc10      	pop	{r4}
 8001c98:	4770      	bx	lr
  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
  {
    tmp += (TIM_Channel>>1);

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 8001c9a:	0849      	lsrs	r1, r1, #1
 8001c9c:	580c      	ldr	r4, [r1, r0]
 8001c9e:	f64f 7c8f 	movw	ip, #65423	; 0xff8f
 8001ca2:	f2c0 0c00 	movt	ip, #0
 8001ca6:	ea04 030c 	and.w	r3, r4, ip
 8001caa:	500b      	str	r3, [r1, r0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8001cac:	580b      	ldr	r3, [r1, r0]
 8001cae:	ea43 0202 	orr.w	r2, r3, r2
 8001cb2:	500a      	str	r2, [r1, r0]
 8001cb4:	e7ef      	b.n	8001c96 <TIM_SelectOCxM+0x4e>
 8001cb6:	bf00      	nop

08001cb8 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8001cb8:	6341      	str	r1, [r0, #52]	; 0x34
}
 8001cba:	4770      	bx	lr

08001cbc <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8001cbc:	6381      	str	r1, [r0, #56]	; 0x38
}
 8001cbe:	4770      	bx	lr

08001cc0 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8001cc0:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 8001cc2:	4770      	bx	lr

08001cc4 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8001cc4:	6401      	str	r1, [r0, #64]	; 0x40
}
 8001cc6:	4770      	bx	lr

08001cc8 <TIM_ForcedOC1Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8001cc8:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 8001ccc:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 8001cd0:	0413      	lsls	r3, r2, #16
 8001cd2:	0c1a      	lsrs	r2, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8001cd4:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001cd8:	8303      	strh	r3, [r0, #24]
}
 8001cda:	4770      	bx	lr

08001cdc <TIM_ForcedOC2Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8001cdc:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8001ce0:	f42c 43e0 	bic.w	r3, ip, #28672	; 0x7000
 8001ce4:	041a      	lsls	r2, r3, #16
 8001ce6:	0c13      	lsrs	r3, r2, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8001ce8:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001cec:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001cee:	8303      	strh	r3, [r0, #24]
}
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop

08001cf4 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8001cf4:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 8001cf8:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 8001cfc:	0413      	lsls	r3, r2, #16
 8001cfe:	0c1a      	lsrs	r2, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8001d00:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001d04:	8383      	strh	r3, [r0, #28]
}
 8001d06:	4770      	bx	lr

08001d08 <TIM_ForcedOC4Config>:
  uint16_t tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8001d08:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 8001d0c:	f42c 43e0 	bic.w	r3, ip, #28672	; 0x7000
 8001d10:	041a      	lsls	r2, r3, #16
 8001d12:	0c13      	lsrs	r3, r2, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8001d14:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001d18:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001d1a:	8383      	strh	r3, [r0, #28]
}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop

08001d20 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001d20:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8001d24:	f02c 0208 	bic.w	r2, ip, #8
 8001d28:	0413      	lsls	r3, r2, #16
 8001d2a:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001d2c:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001d30:	8303      	strh	r3, [r0, #24]
}
 8001d32:	4770      	bx	lr

08001d34 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001d34:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8001d38:	f42c 6300 	bic.w	r3, ip, #2048	; 0x800
 8001d3c:	041a      	lsls	r2, r3, #16
 8001d3e:	0c13      	lsrs	r3, r2, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8001d40:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001d44:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001d46:	8303      	strh	r3, [r0, #24]
}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop

08001d4c <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001d4c:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8001d50:	f02c 0208 	bic.w	r2, ip, #8
 8001d54:	0413      	lsls	r3, r2, #16
 8001d56:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001d58:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001d5c:	8383      	strh	r3, [r0, #28]
}
 8001d5e:	4770      	bx	lr

08001d60 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001d60:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8001d64:	f42c 6300 	bic.w	r3, ip, #2048	; 0x800
 8001d68:	041a      	lsls	r2, r3, #16
 8001d6a:	0c13      	lsrs	r3, r2, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8001d6c:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001d70:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001d72:	8383      	strh	r3, [r0, #28]
}
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop

08001d78 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8001d78:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 8001d7c:	f02c 0204 	bic.w	r2, ip, #4
 8001d80:	0413      	lsls	r3, r2, #16
 8001d82:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8001d84:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8001d88:	8303      	strh	r3, [r0, #24]
}
 8001d8a:	4770      	bx	lr

08001d8c <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8001d8c:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8001d90:	f42c 6380 	bic.w	r3, ip, #1024	; 0x400
 8001d94:	041a      	lsls	r2, r3, #16
 8001d96:	0c13      	lsrs	r3, r2, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8001d98:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001d9c:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8001d9e:	8303      	strh	r3, [r0, #24]
}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop

08001da4 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8001da4:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 8001da8:	f02c 0204 	bic.w	r2, ip, #4
 8001dac:	0413      	lsls	r3, r2, #16
 8001dae:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8001db0:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8001db4:	8383      	strh	r3, [r0, #28]
}
 8001db6:	4770      	bx	lr

08001db8 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8001db8:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 8001dbc:	f42c 6380 	bic.w	r3, ip, #1024	; 0x400
 8001dc0:	041a      	lsls	r2, r3, #16
 8001dc2:	0c13      	lsrs	r3, r2, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8001dc4:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001dc8:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8001dca:	8383      	strh	r3, [r0, #28]
}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop

08001dd0 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8001dd0:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 8001dd4:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 8001dd8:	0413      	lsls	r3, r2, #16
 8001dda:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8001ddc:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001de0:	8303      	strh	r3, [r0, #24]
}
 8001de2:	4770      	bx	lr

08001de4 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8001de4:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 8001de6:	045a      	lsls	r2, r3, #17
 8001de8:	0c53      	lsrs	r3, r2, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8001dea:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001dee:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001df0:	8303      	strh	r3, [r0, #24]
}
 8001df2:	4770      	bx	lr

08001df4 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8001df4:	f8b0 c01c 	ldrh.w	ip, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 8001df8:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 8001dfc:	0413      	lsls	r3, r2, #16
 8001dfe:	0c1a      	lsrs	r2, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8001e00:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001e04:	8383      	strh	r3, [r0, #28]
}
 8001e06:	4770      	bx	lr

08001e08 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8001e08:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 8001e0a:	045a      	lsls	r2, r3, #17
 8001e0c:	0c53      	lsrs	r3, r2, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8001e0e:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001e12:	b293      	uxth	r3, r2

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001e14:	8383      	strh	r3, [r0, #28]
}
 8001e16:	4770      	bx	lr

08001e18 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8001e18:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 8001e1c:	f02c 0202 	bic.w	r2, ip, #2
 8001e20:	0413      	lsls	r3, r2, #16
 8001e22:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= TIM_OCPolarity;
 8001e24:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8001e28:	8403      	strh	r3, [r0, #32]
}
 8001e2a:	4770      	bx	lr

08001e2c <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8001e2c:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8001e30:	f02c 0208 	bic.w	r2, ip, #8
 8001e34:	0413      	lsls	r3, r2, #16
 8001e36:	0c1a      	lsrs	r2, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8001e38:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8001e3c:	8403      	strh	r3, [r0, #32]
}
 8001e3e:	4770      	bx	lr

08001e40 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8001e40:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8001e44:	f02c 0320 	bic.w	r3, ip, #32
 8001e48:	041a      	lsls	r2, r3, #16
 8001e4a:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8001e4c:	ea43 1201 	orr.w	r2, r3, r1, lsl #4
 8001e50:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8001e52:	8403      	strh	r3, [r0, #32]
}
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop

08001e58 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8001e58:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8001e5c:	f02c 0380 	bic.w	r3, ip, #128	; 0x80
 8001e60:	041a      	lsls	r2, r3, #16
 8001e62:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8001e64:	ea43 1201 	orr.w	r2, r3, r1, lsl #4
 8001e68:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8001e6a:	8403      	strh	r3, [r0, #32]
}
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop

08001e70 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8001e70:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8001e74:	f42c 7300 	bic.w	r3, ip, #512	; 0x200
 8001e78:	041a      	lsls	r2, r3, #16
 8001e7a:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8001e7c:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001e80:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8001e82:	8403      	strh	r3, [r0, #32]
}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop

08001e88 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8001e88:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8001e8c:	f42c 6300 	bic.w	r3, ip, #2048	; 0x800
 8001e90:	041a      	lsls	r2, r3, #16
 8001e92:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8001e94:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8001e98:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8001e9a:	8403      	strh	r3, [r0, #32]
}
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop

08001ea0 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8001ea0:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8001ea4:	f42c 5300 	bic.w	r3, ip, #8192	; 0x2000
 8001ea8:	041a      	lsls	r2, r3, #16
 8001eaa:	0c13      	lsrs	r3, r2, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8001eac:	ea43 3201 	orr.w	r2, r3, r1, lsl #12
 8001eb0:	b293      	uxth	r3, r2

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8001eb2:	8403      	strh	r3, [r0, #32]
}
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop

08001eb8 <TIM_CCxCmd>:
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8001ebc:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8001ebe:	8c01      	ldrh	r1, [r0, #32]
 8001ec0:	fa1f fc81 	uxth.w	ip, r1
 8001ec4:	ea2c 0303 	bic.w	r3, ip, r3
 8001ec8:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8001eca:	8c01      	ldrh	r1, [r0, #32]
 8001ecc:	430a      	orrs	r2, r1
 8001ece:	b292      	uxth	r2, r2
 8001ed0:	8402      	strh	r2, [r0, #32]
}
 8001ed2:	4770      	bx	lr

08001ed4 <TIM_CCxNCmd>:
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8001ed4:	2304      	movs	r3, #4
 8001ed6:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8001ed8:	408a      	lsls	r2, r1
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8001eda:	8c01      	ldrh	r1, [r0, #32]
 8001edc:	fa1f fc81 	uxth.w	ip, r1
 8001ee0:	ea2c 0303 	bic.w	r3, ip, r3
 8001ee4:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8001ee6:	8c01      	ldrh	r1, [r0, #32]
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	b292      	uxth	r2, r2
 8001eec:	8402      	strh	r2, [r0, #32]
}
 8001eee:	4770      	bx	lr

08001ef0 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8001ef0:	880b      	ldrh	r3, [r1, #0]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8001ef2:	b470      	push	{r4, r5, r6}
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d037      	beq.n	8001f68 <TIM_ICInit+0x78>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8001ef8:	2b04      	cmp	r3, #4
 8001efa:	d062      	beq.n	8001fc2 <TIM_ICInit+0xd2>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8001efc:	2b08      	cmp	r3, #8
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8001efe:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8001f02:	884d      	ldrh	r5, [r1, #2]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8001f04:	f000 8092 	beq.w	800202c <TIM_ICInit+0x13c>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001f08:	f42c 5680 	bic.w	r6, ip, #4096	; 0x1000
 8001f0c:	0434      	lsls	r4, r6, #16
 8001f0e:	0c22      	lsrs	r2, r4, #16
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001f10:	888e      	ldrh	r6, [r1, #4]
 8001f12:	890c      	ldrh	r4, [r1, #8]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8001f14:	8402      	strh	r2, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001f16:	8b83      	ldrh	r3, [r0, #28]
  tmpccer = TIMx->CCER;
 8001f18:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8001f1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001f20:	f42c 5300 	bic.w	r3, ip, #8192	; 0x2000
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8001f24:	0512      	lsls	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001f26:	045b      	lsls	r3, r3, #17
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8001f28:	0d12      	lsrs	r2, r2, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001f2a:	0c5b      	lsrs	r3, r3, #17
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8001f2c:	ea42 2c06 	orr.w	ip, r2, r6, lsl #8
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001f30:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8001f34:	ea4c 3204 	orr.w	r2, ip, r4, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8001f38:	fa1f fc83 	uxth.w	ip, r3
 8001f3c:	f44c 5380 	orr.w	r3, ip, #4096	; 0x1000
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8001f40:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001f42:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 8001f44:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8001f46:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001f4a:	88ca      	ldrh	r2, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8001f4c:	f42c 6340 	bic.w	r3, ip, #3072	; 0xc00
 8001f50:	0419      	lsls	r1, r3, #16
 8001f52:	0c0b      	lsrs	r3, r1, #16
 8001f54:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8001f56:	8b81      	ldrh	r1, [r0, #28]
 8001f58:	b28b      	uxth	r3, r1
 8001f5a:	ea43 2c02 	orr.w	ip, r3, r2, lsl #8
 8001f5e:	fa1f f18c 	uxth.w	r1, ip
 8001f62:	8381      	strh	r1, [r0, #28]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8001f64:	bc70      	pop	{r4, r5, r6}
 8001f66:	4770      	bx	lr
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8001f68:	8c02      	ldrh	r2, [r0, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001f6a:	884d      	ldrh	r5, [r1, #2]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8001f6c:	f022 0601 	bic.w	r6, r2, #1
 8001f70:	0434      	lsls	r4, r6, #16
 8001f72:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001f76:	890e      	ldrh	r6, [r1, #8]
 8001f78:	888c      	ldrh	r4, [r1, #4]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8001f7a:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f7e:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8001f80:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001f84:	f023 02f3 	bic.w	r2, r3, #243	; 0xf3
 8001f88:	0413      	lsls	r3, r2, #16
 8001f8a:	0c1a      	lsrs	r2, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f8c:	f02c 030a 	bic.w	r3, ip, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001f90:	ea42 1206 	orr.w	r2, r2, r6, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f94:	041b      	lsls	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001f96:	f045 0c01 	orr.w	ip, r5, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001f9a:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f9c:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8001f9e:	ea43 030c 	orr.w	r3, r3, ip
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8001fa2:	4322      	orrs	r2, r4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001fa4:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001fa6:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8001fa8:	f8b0 c018 	ldrh.w	ip, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8001fac:	88ca      	ldrh	r2, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8001fae:	f02c 030c 	bic.w	r3, ip, #12
 8001fb2:	0419      	lsls	r1, r3, #16
 8001fb4:	0c0b      	lsrs	r3, r1, #16
 8001fb6:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8001fb8:	8b01      	ldrh	r1, [r0, #24]
 8001fba:	b28b      	uxth	r3, r1
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	8303      	strh	r3, [r0, #24]
 8001fc0:	e7d0      	b.n	8001f64 <TIM_ICInit+0x74>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8001fc2:	8c03      	ldrh	r3, [r0, #32]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001fc4:	884d      	ldrh	r5, [r1, #2]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8001fc6:	f023 0610 	bic.w	r6, r3, #16
 8001fca:	0434      	lsls	r4, r6, #16
 8001fcc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8001fd0:	890e      	ldrh	r6, [r1, #8]
 8001fd2:	888c      	ldrh	r4, [r1, #4]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8001fd4:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fd8:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001fda:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8001fde:	f422 7340 	bic.w	r3, r2, #768	; 0x300
 8001fe2:	051a      	lsls	r2, r3, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001fe4:	f02c 03a0 	bic.w	r3, ip, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8001fe8:	0d12      	lsrs	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001fea:	041b      	lsls	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8001fec:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001ff0:	0c1b      	lsrs	r3, r3, #16
 8001ff2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8001ff6:	fa1f fc82 	uxth.w	ip, r2
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8001ffa:	ea4c 2204 	orr.w	r2, ip, r4, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8001ffe:	fa1f fc83 	uxth.w	ip, r3
 8002002:	f04c 0310 	orr.w	r3, ip, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8002006:	b292      	uxth	r2, r2
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002008:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800200a:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 800200c:	f8b0 c018 	ldrh.w	ip, [r0, #24]
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002010:	88ca      	ldrh	r2, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002012:	f42c 6340 	bic.w	r3, ip, #3072	; 0xc00
 8002016:	0419      	lsls	r1, r3, #16
 8002018:	0c0b      	lsrs	r3, r1, #16
 800201a:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 800201c:	8b01      	ldrh	r1, [r0, #24]
 800201e:	fa1f fc81 	uxth.w	ip, r1
 8002022:	ea4c 2302 	orr.w	r3, ip, r2, lsl #8
 8002026:	b299      	uxth	r1, r3
 8002028:	8301      	strh	r1, [r0, #24]
 800202a:	e79b      	b.n	8001f64 <TIM_ICInit+0x74>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800202c:	f42c 7680 	bic.w	r6, ip, #256	; 0x100
 8002030:	0434      	lsls	r4, r6, #16
 8002032:	0c22      	lsrs	r2, r4, #16
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8002034:	890e      	ldrh	r6, [r1, #8]
 8002036:	888c      	ldrh	r4, [r1, #4]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8002038:	8402      	strh	r2, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800203a:	8b83      	ldrh	r3, [r0, #28]
  tmpccer = TIMx->CCER;
 800203c:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002040:	f023 02f3 	bic.w	r2, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8002044:	f42c 6320 	bic.w	r3, ip, #2560	; 0xa00
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002048:	0412      	lsls	r2, r2, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800204a:	041b      	lsls	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800204c:	0c12      	lsrs	r2, r2, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800204e:	0c1b      	lsrs	r3, r3, #16
 8002050:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002054:	ea42 1206 	orr.w	r2, r2, r6, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8002058:	fa1f fc83 	uxth.w	ip, r3
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800205c:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800205e:	f44c 7380 	orr.w	r3, ip, #256	; 0x100
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002062:	4322      	orrs	r2, r4
  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002064:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8002066:	8403      	strh	r3, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8002068:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800206c:	88ca      	ldrh	r2, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 800206e:	f02c 030c 	bic.w	r3, ip, #12
 8002072:	0419      	lsls	r1, r3, #16
 8002074:	0c0b      	lsrs	r3, r1, #16
 8002076:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8002078:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 800207c:	fa1f f18c 	uxth.w	r1, ip
 8002080:	4311      	orrs	r1, r2
 8002082:	8381      	strh	r1, [r0, #28]
 8002084:	e76e      	b.n	8001f64 <TIM_ICInit+0x74>
 8002086:	bf00      	nop

08002088 <TIM_ICStructInit>:
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8002088:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 800208a:	f04f 0201 	mov.w	r2, #1
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 800208e:	8103      	strh	r3, [r0, #8]
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8002090:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8002092:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8002094:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8002096:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
}
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop

0800209c <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800209c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80020a0:	884a      	ldrh	r2, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80020a2:	888b      	ldrh	r3, [r1, #4]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80020a4:	880c      	ldrh	r4, [r1, #0]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80020a6:	2a00      	cmp	r2, #0
 80020a8:	bf0c      	ite	eq
 80020aa:	2502      	moveq	r5, #2
 80020ac:	2500      	movne	r5, #0
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	bf0c      	ite	eq
 80020b2:	2602      	moveq	r6, #2
 80020b4:	2601      	movne	r6, #1
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80020b6:	2c00      	cmp	r4, #0
 80020b8:	d05e      	beq.n	8002178 <TIM_PWMIConfig+0xdc>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80020ba:	f8b0 8020 	ldrh.w	r8, [r0, #32]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80020be:	890c      	ldrh	r4, [r1, #8]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80020c0:	f028 0710 	bic.w	r7, r8, #16
 80020c4:	ea4f 4c07 	mov.w	ip, r7, lsl #16
 80020c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80020cc:	f8a0 8020 	strh.w	r8, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020d0:	8b07      	ldrh	r7, [r0, #24]
  tmpccer = TIMx->CCER;
 80020d2:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80020d6:	46b8      	mov	r8, r7
 80020d8:	f427 7740 	bic.w	r7, r7, #768	; 0x300
 80020dc:	053f      	lsls	r7, r7, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80020de:	f02c 0ca0 	bic.w	ip, ip, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80020e2:	0d3f      	lsrs	r7, r7, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80020e4:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
 80020e8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80020ec:	ea47 3704 	orr.w	r7, r7, r4, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80020f0:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80020f4:	b2bf      	uxth	r7, r7
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80020f6:	ea47 2c03 	orr.w	ip, r7, r3, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80020fa:	b292      	uxth	r2, r2
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80020fc:	fa1f f38c 	uxth.w	r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002100:	f042 0c10 	orr.w	ip, r2, #16

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002104:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002106:	f8a0 c020 	strh.w	ip, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 800210a:	8b03      	ldrh	r3, [r0, #24]
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800210c:	f8b1 c006 	ldrh.w	ip, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002110:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002114:	0411      	lsls	r1, r2, #16
 8002116:	0c0a      	lsrs	r2, r1, #16
 8002118:	8302      	strh	r2, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 800211a:	8b03      	ldrh	r3, [r0, #24]
 800211c:	b299      	uxth	r1, r3
 800211e:	ea41 220c 	orr.w	r2, r1, ip, lsl #8
 8002122:	b293      	uxth	r3, r2
 8002124:	8303      	strh	r3, [r0, #24]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002126:	8c01      	ldrh	r1, [r0, #32]
 8002128:	f021 0201 	bic.w	r2, r1, #1
 800212c:	0413      	lsls	r3, r2, #16
 800212e:	0c19      	lsrs	r1, r3, #16
 8002130:	8401      	strh	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002132:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002134:	8c01      	ldrh	r1, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002136:	f022 03f3 	bic.w	r3, r2, #243	; 0xf3
 800213a:	041a      	lsls	r2, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 800213c:	f021 030a 	bic.w	r3, r1, #10
 8002140:	041b      	lsls	r3, r3, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002142:	0c11      	lsrs	r1, r2, #16
 8002144:	ea41 1204 	orr.w	r2, r1, r4, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002148:	0c19      	lsrs	r1, r3, #16
 800214a:	f041 0301 	orr.w	r3, r1, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800214e:	b292      	uxth	r2, r2
 8002150:	ea42 0606 	orr.w	r6, r2, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002154:	ea43 0505 	orr.w	r5, r3, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002158:	8306      	strh	r6, [r0, #24]
  TIMx->CCER = tmpccer;
 800215a:	8405      	strh	r5, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 800215c:	8b01      	ldrh	r1, [r0, #24]
 800215e:	f021 020c 	bic.w	r2, r1, #12
 8002162:	0413      	lsls	r3, r2, #16
 8002164:	0c19      	lsrs	r1, r3, #16
 8002166:	8301      	strh	r1, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8002168:	8b02      	ldrh	r2, [r0, #24]
 800216a:	b293      	uxth	r3, r2
 800216c:	ea43 010c 	orr.w	r1, r3, ip
 8002170:	8301      	strh	r1, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8002172:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
 8002176:	4770      	bx	lr
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8002178:	f8b0 8020 	ldrh.w	r8, [r0, #32]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800217c:	890c      	ldrh	r4, [r1, #8]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800217e:	f028 0701 	bic.w	r7, r8, #1
 8002182:	ea4f 4c07 	mov.w	ip, r7, lsl #16
 8002186:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800218a:	f8a0 8020 	strh.w	r8, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800218e:	8b07      	ldrh	r7, [r0, #24]
  tmpccer = TIMx->CCER;
 8002190:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002194:	46b8      	mov	r8, r7
 8002196:	f027 07f3 	bic.w	r7, r7, #243	; 0xf3
 800219a:	043f      	lsls	r7, r7, #16
 800219c:	0c3f      	lsrs	r7, r7, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800219e:	f02c 0c0a 	bic.w	ip, ip, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80021a2:	ea47 1704 	orr.w	r7, r7, r4, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80021a6:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80021aa:	f042 0201 	orr.w	r2, r2, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80021ae:	b2bf      	uxth	r7, r7

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80021b0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 80021b4:	ea4c 0c02 	orr.w	ip, ip, r2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80021b8:	ea47 0303 	orr.w	r3, r7, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80021bc:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80021be:	f8a0 c020 	strh.w	ip, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80021c2:	f8b0 c018 	ldrh.w	ip, [r0, #24]
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80021c6:	88c9      	ldrh	r1, [r1, #6]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80021c8:	f02c 020c 	bic.w	r2, ip, #12
 80021cc:	0413      	lsls	r3, r2, #16
 80021ce:	0c1a      	lsrs	r2, r3, #16
 80021d0:	8302      	strh	r2, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80021d2:	8b03      	ldrh	r3, [r0, #24]
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	430a      	orrs	r2, r1
 80021d8:	8302      	strh	r2, [r0, #24]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80021da:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 80021de:	f02c 0310 	bic.w	r3, ip, #16
 80021e2:	041a      	lsls	r2, r3, #16
 80021e4:	0c13      	lsrs	r3, r2, #16
 80021e6:	8403      	strh	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021e8:	8b02      	ldrh	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80021ea:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80021ee:	f422 7340 	bic.w	r3, r2, #768	; 0x300
 80021f2:	051a      	lsls	r2, r3, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80021f4:	f02c 03a0 	bic.w	r3, ip, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80021f8:	0d12      	lsrs	r2, r2, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80021fa:	041b      	lsls	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80021fc:	ea42 3c04 	orr.w	ip, r2, r4, lsl #12
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002200:	0c1b      	lsrs	r3, r3, #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8002202:	fa1f f28c 	uxth.w	r2, ip
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8002206:	f043 0310 	orr.w	r3, r3, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 800220a:	ea42 2606 	orr.w	r6, r2, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 800220e:	ea43 1505 	orr.w	r5, r3, r5, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002212:	8306      	strh	r6, [r0, #24]
  TIMx->CCER = tmpccer;
 8002214:	8405      	strh	r5, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002216:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 800221a:	f42c 6240 	bic.w	r2, ip, #3072	; 0xc00
 800221e:	0413      	lsls	r3, r2, #16
 8002220:	0c1a      	lsrs	r2, r3, #16
 8002222:	8302      	strh	r2, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8002224:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 8002228:	fa1f f38c 	uxth.w	r3, ip
 800222c:	ea43 2201 	orr.w	r2, r3, r1, lsl #8
 8002230:	b291      	uxth	r1, r2
 8002232:	8301      	strh	r1, [r0, #24]
 8002234:	e79d      	b.n	8002172 <TIM_PWMIConfig+0xd6>
 8002236:	bf00      	nop

08002238 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8002238:	6b40      	ldr	r0, [r0, #52]	; 0x34
}
 800223a:	4770      	bx	lr

0800223c <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 800223c:	6b80      	ldr	r0, [r0, #56]	; 0x38
}
 800223e:	4770      	bx	lr

08002240 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8002240:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 8002242:	4770      	bx	lr

08002244 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8002244:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8002246:	4770      	bx	lr

08002248 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 8002248:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 800224c:	f02c 030c 	bic.w	r3, ip, #12
 8002250:	041a      	lsls	r2, r3, #16
 8002252:	0c13      	lsrs	r3, r2, #16
 8002254:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8002256:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 800225a:	fa1f f28c 	uxth.w	r2, ip
 800225e:	ea41 0302 	orr.w	r3, r1, r2
 8002262:	8303      	strh	r3, [r0, #24]
}
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop

08002268 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8002268:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 800226c:	f42c 6240 	bic.w	r2, ip, #3072	; 0xc00
 8002270:	0413      	lsls	r3, r2, #16
 8002272:	0c1a      	lsrs	r2, r3, #16
 8002274:	8302      	strh	r2, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8002276:	8b03      	ldrh	r3, [r0, #24]
 8002278:	fa1f fc83 	uxth.w	ip, r3
 800227c:	ea4c 2201 	orr.w	r2, ip, r1, lsl #8
 8002280:	b293      	uxth	r3, r2
 8002282:	8303      	strh	r3, [r0, #24]
}
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop

08002288 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8002288:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 800228c:	f02c 030c 	bic.w	r3, ip, #12
 8002290:	041a      	lsls	r2, r3, #16
 8002292:	0c13      	lsrs	r3, r2, #16
 8002294:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8002296:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 800229a:	fa1f f28c 	uxth.w	r2, ip
 800229e:	ea41 0302 	orr.w	r3, r1, r2
 80022a2:	8383      	strh	r3, [r0, #28]
}
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop

080022a8 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 80022a8:	f8b0 c01c 	ldrh.w	ip, [r0, #28]
 80022ac:	f42c 6240 	bic.w	r2, ip, #3072	; 0xc00
 80022b0:	0413      	lsls	r3, r2, #16
 80022b2:	0c1a      	lsrs	r2, r3, #16
 80022b4:	8382      	strh	r2, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 80022b6:	8b83      	ldrh	r3, [r0, #28]
 80022b8:	fa1f fc83 	uxth.w	ip, r3
 80022bc:	ea4c 2201 	orr.w	r2, ip, r1, lsl #8
 80022c0:	b293      	uxth	r3, r2
 80022c2:	8383      	strh	r3, [r0, #28]
}
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop

080022c8 <TIM_BDTRConfig>:
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80022c8:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 80022cc:	880b      	ldrh	r3, [r1, #0]
 80022ce:	888a      	ldrh	r2, [r1, #4]
 80022d0:	ea4c 0303 	orr.w	r3, ip, r3
 80022d4:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 80022d8:	4313      	orrs	r3, r2
 80022da:	890a      	ldrh	r2, [r1, #8]
 80022dc:	ea43 030c 	orr.w	r3, r3, ip
 80022e0:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	898a      	ldrh	r2, [r1, #12]
 80022e8:	ea43 010c 	orr.w	r1, r3, ip
 80022ec:	4311      	orrs	r1, r2
 80022ee:	b28b      	uxth	r3, r1
 80022f0:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop

080022f8 <TIM_BDTRStructInit>:
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80022f8:	2300      	movs	r3, #0
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80022fa:	8183      	strh	r3, [r0, #12]
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80022fc:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80022fe:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8002300:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8002302:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8002304:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8002306:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
}
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop

0800230c <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800230c:	b931      	cbnz	r1, 800231c <TIM_CtrlPWMOutputs+0x10>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 800230e:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
 8002312:	0451      	lsls	r1, r2, #17
 8002314:	0c4b      	lsrs	r3, r1, #17
 8002316:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800231a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800231c:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
 8002320:	b291      	uxth	r1, r2
 8002322:	f441 4300 	orr.w	r3, r1, #32768	; 0x8000
 8002326:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800232a:	4770      	bx	lr

0800232c <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800232c:	b939      	cbnz	r1, 800233e <TIM_SelectCOM+0x12>
    TIMx->CR2 |= TIM_CR2_CCUS;
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 800232e:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8002332:	f02c 0204 	bic.w	r2, ip, #4
 8002336:	0411      	lsls	r1, r2, #16
 8002338:	0c0b      	lsrs	r3, r1, #16
 800233a:	8083      	strh	r3, [r0, #4]
 800233c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 800233e:	8882      	ldrh	r2, [r0, #4]
 8002340:	b291      	uxth	r1, r2
 8002342:	f041 0304 	orr.w	r3, r1, #4
 8002346:	8083      	strh	r3, [r0, #4]
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop

0800234c <TIM_CCPreloadControl>:
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800234c:	b939      	cbnz	r1, 800235e <TIM_CCPreloadControl+0x12>
    TIMx->CR2 |= TIM_CR2_CCPC;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 800234e:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 8002352:	f02c 0201 	bic.w	r2, ip, #1
 8002356:	0411      	lsls	r1, r2, #16
 8002358:	0c0b      	lsrs	r3, r1, #16
 800235a:	8083      	strh	r3, [r0, #4]
 800235c:	4770      	bx	lr
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 800235e:	8882      	ldrh	r2, [r0, #4]
 8002360:	b291      	uxth	r1, r2
 8002362:	f041 0301 	orr.w	r3, r1, #1
 8002366:	8083      	strh	r3, [r0, #4]
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop

0800236c <TIM_ITConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800236c:	b932      	cbnz	r2, 800237c <TIM_ITConfig+0x10>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 800236e:	8983      	ldrh	r3, [r0, #12]
 8002370:	fa1f fc83 	uxth.w	ip, r3
 8002374:	ea2c 0101 	bic.w	r1, ip, r1
 8002378:	8181      	strh	r1, [r0, #12]
 800237a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800237c:	8982      	ldrh	r2, [r0, #12]
 800237e:	b293      	uxth	r3, r2
 8002380:	4319      	orrs	r1, r3
 8002382:	8181      	strh	r1, [r0, #12]
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop

08002388 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8002388:	8281      	strh	r1, [r0, #20]
}
 800238a:	4770      	bx	lr

0800238c <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 800238c:	8a03      	ldrh	r3, [r0, #16]
 800238e:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8002390:	bf0c      	ite	eq
 8002392:	2000      	moveq	r0, #0
 8002394:	2001      	movne	r0, #1
 8002396:	4770      	bx	lr

08002398 <TIM_ClearFlag>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8002398:	43ca      	mvns	r2, r1
 800239a:	b291      	uxth	r1, r2
 800239c:	8201      	strh	r1, [r0, #16]
}
 800239e:	4770      	bx	lr

080023a0 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80023a0:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80023a2:	8982      	ldrh	r2, [r0, #12]
 80023a4:	4211      	tst	r1, r2
 80023a6:	bf0c      	ite	eq
 80023a8:	2000      	moveq	r0, #0
 80023aa:	2001      	movne	r0, #1
 80023ac:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80023ae:	bf0c      	ite	eq
 80023b0:	2000      	moveq	r0, #0
 80023b2:	f000 0001 	andne.w	r0, r0, #1
 80023b6:	4770      	bx	lr

080023b8 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80023b8:	43ca      	mvns	r2, r1
 80023ba:	b291      	uxth	r1, r2
 80023bc:	8201      	strh	r1, [r0, #16]
}
 80023be:	4770      	bx	lr

080023c0 <TIM_DMAConfig>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 80023c0:	430a      	orrs	r2, r1
 80023c2:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
}
 80023c6:	4770      	bx	lr

080023c8 <TIM_DMACmd>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80023c8:	b932      	cbnz	r2, 80023d8 <TIM_DMACmd+0x10>
    TIMx->DIER |= TIM_DMASource; 
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 80023ca:	8983      	ldrh	r3, [r0, #12]
 80023cc:	fa1f fc83 	uxth.w	ip, r3
 80023d0:	ea2c 0101 	bic.w	r1, ip, r1
 80023d4:	8181      	strh	r1, [r0, #12]
 80023d6:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80023d8:	8982      	ldrh	r2, [r0, #12]
 80023da:	b293      	uxth	r3, r2
 80023dc:	4319      	orrs	r1, r3
 80023de:	8181      	strh	r1, [r0, #12]
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop

080023e4 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80023e4:	b939      	cbnz	r1, 80023f6 <TIM_SelectCCDMA+0x12>
    TIMx->CR2 |= TIM_CR2_CCDS;
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 80023e6:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 80023ea:	f02c 0208 	bic.w	r2, ip, #8
 80023ee:	0411      	lsls	r1, r2, #16
 80023f0:	0c0b      	lsrs	r3, r1, #16
 80023f2:	8083      	strh	r3, [r0, #4]
 80023f4:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 80023f6:	8882      	ldrh	r2, [r0, #4]
 80023f8:	b291      	uxth	r1, r2
 80023fa:	f041 0308 	orr.w	r3, r1, #8
 80023fe:	8083      	strh	r3, [r0, #4]
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop

08002404 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 8002404:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8002408:	f02c 0207 	bic.w	r2, ip, #7
 800240c:	0411      	lsls	r1, r2, #16
 800240e:	0c0b      	lsrs	r3, r1, #16
 8002410:	8103      	strh	r3, [r0, #8]
}
 8002412:	4770      	bx	lr

08002414 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002414:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8002418:	f02c 0370 	bic.w	r3, ip, #112	; 0x70
 800241c:	041a      	lsls	r2, r3, #16
 800241e:	0c13      	lsrs	r3, r2, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8002420:	ea41 0c03 	orr.w	ip, r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002424:	f8a0 c008 	strh.w	ip, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8002428:	8902      	ldrh	r2, [r0, #8]
 800242a:	b291      	uxth	r1, r2
 800242c:	f041 0307 	orr.w	r3, r1, #7
 8002430:	8103      	strh	r3, [r0, #8]
}
 8002432:	4770      	bx	lr

08002434 <TIM_TIxExternalClockConfig>:
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8002434:	2960      	cmp	r1, #96	; 0x60
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8002436:	b410      	push	{r4}
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8002438:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800243c:	d02e      	beq.n	800249c <TIM_TIxExternalClockConfig+0x68>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800243e:	f02c 0c01 	bic.w	ip, ip, #1
 8002442:	ea4f 440c 	mov.w	r4, ip, lsl #16
 8002446:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800244a:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800244e:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002450:	f8b0 c020 	ldrh.w	ip, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002454:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 8002458:	0424      	lsls	r4, r4, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 800245a:	f02c 0c0a 	bic.w	ip, ip, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800245e:	0c24      	lsrs	r4, r4, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002460:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002464:	f044 0401 	orr.w	r4, r4, #1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002468:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800246c:	ea44 1303 	orr.w	r3, r4, r3, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8002470:	f04c 0c01 	orr.w	ip, ip, #1
 8002474:	ea4c 0202 	orr.w	r2, ip, r2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8002478:	b29b      	uxth	r3, r3
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800247a:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800247c:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800247e:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8002482:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 8002486:	0413      	lsls	r3, r2, #16
 8002488:	0c1a      	lsrs	r2, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800248a:	4311      	orrs	r1, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800248c:	8101      	strh	r1, [r0, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800248e:	8903      	ldrh	r3, [r0, #8]
 8002490:	b29a      	uxth	r2, r3
 8002492:	f042 0107 	orr.w	r1, r2, #7
 8002496:	8101      	strh	r1, [r0, #8]
}
 8002498:	bc10      	pop	{r4}
 800249a:	4770      	bx	lr
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 800249c:	f02c 0c10 	bic.w	ip, ip, #16
 80024a0:	ea4f 440c 	mov.w	r4, ip, lsl #16
 80024a4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80024a8:	f8a0 c020 	strh.w	ip, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024ac:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80024ae:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80024b2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80024b6:	f02c 0ca0 	bic.w	ip, ip, #160	; 0xa0
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80024ba:	0524      	lsls	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80024bc:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80024c0:	0d24      	lsrs	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80024c2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80024c6:	f444 7480 	orr.w	r4, r4, #256	; 0x100
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80024ca:	f04c 0c10 	orr.w	ip, ip, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80024ce:	ea44 3303 	orr.w	r3, r4, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80024d2:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80024d6:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80024d8:	b292      	uxth	r2, r2

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024da:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80024dc:	8402      	strh	r2, [r0, #32]
 80024de:	e7ce      	b.n	800247e <TIM_TIxExternalClockConfig+0x4a>

080024e0 <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80024e0:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 80024e4:	fa5f fc8c 	uxtb.w	ip, ip
 80024e8:	ea41 0c0c 	orr.w	ip, r1, ip
 80024ec:	ea42 0c0c 	orr.w	ip, r2, ip
 80024f0:	ea4c 2203 	orr.w	r2, ip, r3, lsl #8
 80024f4:	b291      	uxth	r1, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024f6:	8101      	strh	r1, [r0, #8]
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80024f8:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 80024fc:	f02c 0377 	bic.w	r3, ip, #119	; 0x77
 8002500:	041a      	lsls	r2, r3, #16
 8002502:	0c11      	lsrs	r1, r2, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
  tmpsmcr |= TIM_TS_ETRF;
 8002504:	f041 0377 	orr.w	r3, r1, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002508:	8103      	strh	r3, [r0, #8]
}
 800250a:	4770      	bx	lr

0800250c <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800250c:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8002510:	fa5f fc8c 	uxtb.w	ip, ip
 8002514:	ea41 0c0c 	orr.w	ip, r1, ip
 8002518:	ea42 0c0c 	orr.w	ip, r2, ip
 800251c:	ea4c 2103 	orr.w	r1, ip, r3, lsl #8
 8002520:	fa1f fc81 	uxth.w	ip, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002524:	f8a0 c008 	strh.w	ip, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8002528:	8902      	ldrh	r2, [r0, #8]
 800252a:	b291      	uxth	r1, r2
 800252c:	f441 4380 	orr.w	r3, r1, #16384	; 0x4000
 8002530:	8103      	strh	r3, [r0, #8]
}
 8002532:	4770      	bx	lr

08002534 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002534:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8002538:	f02c 0270 	bic.w	r2, ip, #112	; 0x70
 800253c:	0413      	lsls	r3, r2, #16
 800253e:	0c1a      	lsrs	r2, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8002540:	ea41 0302 	orr.w	r3, r1, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002544:	8103      	strh	r3, [r0, #8]
}
 8002546:	4770      	bx	lr

08002548 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8002548:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 800254c:	f02c 0370 	bic.w	r3, ip, #112	; 0x70
 8002550:	041a      	lsls	r2, r3, #16
 8002552:	0c13      	lsrs	r3, r2, #16
 8002554:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8002556:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 800255a:	fa1f f28c 	uxth.w	r2, ip
 800255e:	ea41 0302 	orr.w	r3, r1, r2
 8002562:	8083      	strh	r3, [r0, #4]
}
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop

08002568 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8002568:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800256c:	f02c 0307 	bic.w	r3, ip, #7
 8002570:	041a      	lsls	r2, r3, #16
 8002572:	0c13      	lsrs	r3, r2, #16
 8002574:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8002576:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800257a:	fa1f f28c 	uxth.w	r2, ip
 800257e:	ea41 0302 	orr.w	r3, r1, r2
 8002582:	8103      	strh	r3, [r0, #8]
}
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop

08002588 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 8002588:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800258c:	f02c 0380 	bic.w	r3, ip, #128	; 0x80
 8002590:	041a      	lsls	r2, r3, #16
 8002592:	0c13      	lsrs	r3, r2, #16
 8002594:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8002596:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 800259a:	fa1f f28c 	uxth.w	r2, ip
 800259e:	ea41 0302 	orr.w	r3, r1, r2
 80025a2:	8103      	strh	r3, [r0, #8]
}
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop

080025a8 <TIM_ETRConfig>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80025a8:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 80025ac:	fa5f fc8c 	uxtb.w	ip, ip
 80025b0:	ea41 0c0c 	orr.w	ip, r1, ip
 80025b4:	ea42 0c0c 	orr.w	ip, r2, ip
 80025b8:	ea4c 2103 	orr.w	r1, ip, r3, lsl #8
 80025bc:	fa1f fc81 	uxth.w	ip, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025c0:	f8a0 c008 	strh.w	ip, [r0, #8]
}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop

080025c8 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 80025c8:	b430      	push	{r4, r5}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025ca:	8904      	ldrh	r4, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80025cc:	f8b0 c018 	ldrh.w	ip, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025d0:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 80025d2:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80025d6:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 80025da:	f02c 0c03 	bic.w	ip, ip, #3
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80025de:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 80025e0:	f024 0407 	bic.w	r4, r4, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 80025e4:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80025e8:	0c2d      	lsrs	r5, r5, #16
 80025ea:	ea42 0505 	orr.w	r5, r2, r5
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 80025ee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 80025f2:	0424      	lsls	r4, r4, #16
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80025f4:	ea45 1503 	orr.w	r5, r5, r3, lsl #4

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 80025f8:	0c24      	lsrs	r4, r4, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80025fa:	f44c 7280 	orr.w	r2, ip, #256	; 0x100
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;
 80025fe:	4321      	orrs	r1, r4

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8002600:	f042 0c01 	orr.w	ip, r2, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8002604:	b2ad      	uxth	r5, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002606:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002608:	f8a0 c018 	strh.w	ip, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800260c:	8405      	strh	r5, [r0, #32]
}
 800260e:	bc30      	pop	{r4, r5}
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop

08002614 <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002614:	b939      	cbnz	r1, 8002626 <TIM_SelectHallSensor+0x12>
    TIMx->CR2 |= TIM_CR2_TI1S;
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 8002616:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 800261a:	f02c 0280 	bic.w	r2, ip, #128	; 0x80
 800261e:	0411      	lsls	r1, r2, #16
 8002620:	0c0b      	lsrs	r3, r1, #16
 8002622:	8083      	strh	r3, [r0, #4]
 8002624:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8002626:	8882      	ldrh	r2, [r0, #4]
 8002628:	b291      	uxth	r1, r2
 800262a:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 800262e:	8083      	strh	r3, [r0, #4]
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop

08002634 <TIM_RemapConfig>:
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 8002634:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
}
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop

0800263c <TIM_DeInit>:
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 800263c:	f240 0300 	movw	r3, #0
 8002640:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002644:	4298      	cmp	r0, r3
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8002646:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8002648:	d05b      	beq.n	8002702 <TIM_DeInit+0xc6>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 800264a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800264e:	d062      	beq.n	8002716 <TIM_DeInit+0xda>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 8002650:	f240 4100 	movw	r1, #1024	; 0x400
 8002654:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8002658:	4288      	cmp	r0, r1
 800265a:	d066      	beq.n	800272a <TIM_DeInit+0xee>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 800265c:	f640 0200 	movw	r2, #2048	; 0x800
 8002660:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8002664:	4290      	cmp	r0, r2
 8002666:	d06a      	beq.n	800273e <TIM_DeInit+0x102>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 8002668:	f640 4c00 	movw	ip, #3072	; 0xc00
 800266c:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8002670:	4560      	cmp	r0, ip
 8002672:	d06e      	beq.n	8002752 <TIM_DeInit+0x116>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 8002674:	f241 0300 	movw	r3, #4096	; 0x1000
 8002678:	f2c4 0300 	movt	r3, #16384	; 0x4000
 800267c:	4298      	cmp	r0, r3
 800267e:	d072      	beq.n	8002766 <TIM_DeInit+0x12a>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 8002680:	f241 4100 	movw	r1, #5120	; 0x1400
 8002684:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8002688:	4288      	cmp	r0, r1
 800268a:	d076      	beq.n	800277a <TIM_DeInit+0x13e>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 800268c:	f240 4200 	movw	r2, #1024	; 0x400
 8002690:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8002694:	4290      	cmp	r0, r2
 8002696:	d07a      	beq.n	800278e <TIM_DeInit+0x152>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 8002698:	f244 0c00 	movw	ip, #16384	; 0x4000
 800269c:	f2c4 0c01 	movt	ip, #16385	; 0x4001
 80026a0:	4560      	cmp	r0, ip
 80026a2:	d07e      	beq.n	80027a2 <TIM_DeInit+0x166>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 80026a4:	f244 4300 	movw	r3, #17408	; 0x4400
 80026a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80026ac:	4298      	cmp	r0, r3
 80026ae:	f000 8084 	beq.w	80027ba <TIM_DeInit+0x17e>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 80026b2:	f644 0100 	movw	r1, #18432	; 0x4800
 80026b6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80026ba:	4288      	cmp	r0, r1
 80026bc:	f000 8089 	beq.w	80027d2 <TIM_DeInit+0x196>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 80026c0:	f641 0200 	movw	r2, #6144	; 0x1800
 80026c4:	f2c4 0200 	movt	r2, #16384	; 0x4000
 80026c8:	4290      	cmp	r0, r2
 80026ca:	f000 808e 	beq.w	80027ea <TIM_DeInit+0x1ae>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 80026ce:	f641 4c00 	movw	ip, #7168	; 0x1c00
 80026d2:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 80026d6:	4560      	cmp	r0, ip
 80026d8:	f000 8091 	beq.w	80027fe <TIM_DeInit+0x1c2>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 80026dc:	f242 0300 	movw	r3, #8192	; 0x2000
 80026e0:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80026e4:	4298      	cmp	r0, r3
 80026e6:	d000      	beq.n	80026ea <TIM_DeInit+0xae>
 80026e8:	bd10      	pop	{r4, pc}
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80026ea:	2101      	movs	r1, #1
 80026ec:	f44f 7080 	mov.w	r0, #256	; 0x100
 80026f0:	f7fe ff6e 	bl	80015d0 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 80026f4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80026f8:	2100      	movs	r1, #0
    }   
  }
}
 80026fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  else
  { 
    if (TIMx == TIM14) 
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 80026fe:	f7fe bf67 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8002702:	2001      	movs	r0, #1
 8002704:	4601      	mov	r1, r0
 8002706:	f7fe ff75 	bl	80015f4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 800270a:	2001      	movs	r0, #1
 800270c:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800270e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8002712:	f7fe bf6f 	b.w	80015f4 <RCC_APB2PeriphResetCmd>
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8002716:	2001      	movs	r0, #1
 8002718:	4601      	mov	r1, r0
 800271a:	f7fe ff59 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 800271e:	2001      	movs	r0, #1
 8002720:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8002726:	f7fe bf53 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 800272a:	2002      	movs	r0, #2
 800272c:	2101      	movs	r1, #1
 800272e:	f7fe ff4f 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8002732:	2002      	movs	r0, #2
 8002734:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002736:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800273a:	f7fe bf49 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 800273e:	2004      	movs	r0, #4
 8002740:	2101      	movs	r1, #1
 8002742:	f7fe ff45 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8002746:	2004      	movs	r0, #4
 8002748:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800274a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800274e:	f7fe bf3f 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8002752:	2008      	movs	r0, #8
 8002754:	2101      	movs	r1, #1
 8002756:	f7fe ff3b 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 800275a:	2008      	movs	r0, #8
 800275c:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800275e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8002762:	f7fe bf35 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8002766:	2010      	movs	r0, #16
 8002768:	2101      	movs	r1, #1
 800276a:	f7fe ff31 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 800276e:	2010      	movs	r0, #16
 8002770:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002772:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8002776:	f7fe bf2b 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 800277a:	2020      	movs	r0, #32
 800277c:	2101      	movs	r1, #1
 800277e:	f7fe ff27 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8002782:	2020      	movs	r0, #32
 8002784:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8002786:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 800278a:	f7fe bf21 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800278e:	2002      	movs	r0, #2
 8002790:	2101      	movs	r1, #1
 8002792:	f7fe ff2f 	bl	80015f4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8002796:	2002      	movs	r0, #2
 8002798:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800279a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 800279e:	f7fe bf29 	b.w	80015f4 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 80027a2:	2101      	movs	r1, #1
 80027a4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80027a8:	f7fe ff24 	bl	80015f4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80027ac:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80027b0:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80027b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80027b6:	f7fe bf1d 	b.w	80015f4 <RCC_APB2PeriphResetCmd>
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 80027ba:	2101      	movs	r1, #1
 80027bc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80027c0:	f7fe ff18 	bl	80015f4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80027c4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80027c8:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80027ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80027ce:	f7fe bf11 	b.w	80015f4 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 80027d2:	2101      	movs	r1, #1
 80027d4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80027d8:	f7fe ff0c 	bl	80015f4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80027dc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80027e0:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80027e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80027e6:	f7fe bf05 	b.w	80015f4 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80027ea:	2040      	movs	r0, #64	; 0x40
 80027ec:	2101      	movs	r1, #1
 80027ee:	f7fe feef 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80027f2:	2040      	movs	r0, #64	; 0x40
 80027f4:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80027f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80027fa:	f7fe bee9 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80027fe:	2080      	movs	r0, #128	; 0x80
 8002800:	2101      	movs	r1, #1
 8002802:	f7fe fee5 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8002806:	2080      	movs	r0, #128	; 0x80
 8002808:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 800280a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 800280e:	f7fe bedf 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
 8002812:	bf00      	nop

08002814 <USART_StructInit>:
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8002814:	2100      	movs	r1, #0
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8002816:	f44f 5216 	mov.w	r2, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800281a:	f04f 030c 	mov.w	r3, #12
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800281e:	8181      	strh	r1, [r0, #12]
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8002820:	6002      	str	r2, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8002822:	8081      	strh	r1, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8002824:	80c1      	strh	r1, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8002826:	8101      	strh	r1, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8002828:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
}
 800282a:	4770      	bx	lr

0800282c <USART_ClockInit>:
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800282c:	880a      	ldrh	r2, [r1, #0]
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800282e:	b410      	push	{r4}
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002830:	884c      	ldrh	r4, [r1, #2]
 8002832:	f8b1 c004 	ldrh.w	ip, [r1, #4]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002836:	8a03      	ldrh	r3, [r0, #16]
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002838:	88c9      	ldrh	r1, [r1, #6]
 800283a:	ea44 0202 	orr.w	r2, r4, r2
 800283e:	ea42 020c 	orr.w	r2, r2, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8002842:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002846:	430a      	orrs	r2, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8002848:	041b      	lsls	r3, r3, #16
 800284a:	0c19      	lsrs	r1, r3, #16
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800284c:	b292      	uxth	r2, r2
 800284e:	ea42 0301 	orr.w	r3, r2, r1
 8002852:	8203      	strh	r3, [r0, #16]
}
 8002854:	bc10      	pop	{r4}
 8002856:	4770      	bx	lr

08002858 <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8002858:	2300      	movs	r3, #0
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 800285a:	80c3      	strh	r3, [r0, #6]
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800285c:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800285e:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8002860:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
}
 8002862:	4770      	bx	lr

08002864 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002864:	b939      	cbnz	r1, 8002876 <USART_Cmd+0x12>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8002866:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 800286a:	f42c 5200 	bic.w	r2, ip, #8192	; 0x2000
 800286e:	0411      	lsls	r1, r2, #16
 8002870:	0c0b      	lsrs	r3, r1, #16
 8002872:	8183      	strh	r3, [r0, #12]
 8002874:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8002876:	8982      	ldrh	r2, [r0, #12]
 8002878:	b291      	uxth	r1, r2
 800287a:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 800287e:	8183      	strh	r3, [r0, #12]
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop

08002884 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8002884:	8b02      	ldrh	r2, [r0, #24]
 8002886:	f402 437f 	and.w	r3, r2, #65280	; 0xff00
 800288a:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 800288c:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 8002890:	fa1f f28c 	uxth.w	r2, ip
 8002894:	ea41 0302 	orr.w	r3, r1, r2
 8002898:	8303      	strh	r3, [r0, #24]
}
 800289a:	4770      	bx	lr

0800289c <USART_OverSampling8Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800289c:	b921      	cbnz	r1, 80028a8 <USART_OverSampling8Cmd+0xc>
    USARTx->CR1 |= USART_CR1_OVER8;
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 800289e:	8982      	ldrh	r2, [r0, #12]
 80028a0:	0451      	lsls	r1, r2, #17
 80028a2:	0c4b      	lsrs	r3, r1, #17
 80028a4:	8183      	strh	r3, [r0, #12]
 80028a6:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 80028a8:	8982      	ldrh	r2, [r0, #12]
 80028aa:	b291      	uxth	r1, r2
 80028ac:	f441 4300 	orr.w	r3, r1, #32768	; 0x8000
 80028b0:	8183      	strh	r3, [r0, #12]
 80028b2:	4770      	bx	lr

080028b4 <USART_OneBitMethodCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80028b4:	b939      	cbnz	r1, 80028c6 <USART_OneBitMethodCmd+0x12>
    USARTx->CR3 |= USART_CR3_ONEBIT;
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 80028b6:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 80028ba:	f42c 6200 	bic.w	r2, ip, #2048	; 0x800
 80028be:	0411      	lsls	r1, r2, #16
 80028c0:	0c0b      	lsrs	r3, r1, #16
 80028c2:	8283      	strh	r3, [r0, #20]
 80028c4:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 80028c6:	8a82      	ldrh	r2, [r0, #20]
 80028c8:	b291      	uxth	r1, r2
 80028ca:	f441 6300 	orr.w	r3, r1, #2048	; 0x800
 80028ce:	8283      	strh	r3, [r0, #20]
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop

080028d4 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80028d4:	05ca      	lsls	r2, r1, #23
 80028d6:	0dd1      	lsrs	r1, r2, #23
 80028d8:	8081      	strh	r1, [r0, #4]
}
 80028da:	4770      	bx	lr

080028dc <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80028dc:	8881      	ldrh	r1, [r0, #4]
}
 80028de:	05c8      	lsls	r0, r1, #23
 80028e0:	0dc0      	lsrs	r0, r0, #23
 80028e2:	4770      	bx	lr

080028e4 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 80028e4:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 80028e8:	f02c 030f 	bic.w	r3, ip, #15
 80028ec:	041a      	lsls	r2, r3, #16
 80028ee:	0c13      	lsrs	r3, r2, #16
 80028f0:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 80028f2:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 80028f6:	fa1f f28c 	uxth.w	r2, ip
 80028fa:	ea41 0302 	orr.w	r3, r1, r2
 80028fe:	8203      	strh	r3, [r0, #16]
}
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop

08002904 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8002904:	b939      	cbnz	r1, 8002916 <USART_ReceiverWakeUpCmd+0x12>
    USARTx->CR1 |= USART_CR1_RWU;
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8002906:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 800290a:	f02c 0202 	bic.w	r2, ip, #2
 800290e:	0411      	lsls	r1, r2, #16
 8002910:	0c0b      	lsrs	r3, r1, #16
 8002912:	8183      	strh	r3, [r0, #12]
 8002914:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8002916:	8982      	ldrh	r2, [r0, #12]
 8002918:	b291      	uxth	r1, r2
 800291a:	f041 0302 	orr.w	r3, r1, #2
 800291e:	8183      	strh	r3, [r0, #12]
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop

08002924 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8002924:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8002928:	f42c 6300 	bic.w	r3, ip, #2048	; 0x800
 800292c:	041a      	lsls	r2, r3, #16
 800292e:	0c13      	lsrs	r3, r2, #16
 8002930:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8002932:	f8b0 c00c 	ldrh.w	ip, [r0, #12]
 8002936:	fa1f f28c 	uxth.w	r2, ip
 800293a:	ea41 0302 	orr.w	r3, r1, r2
 800293e:	8183      	strh	r3, [r0, #12]
}
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop

08002944 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8002944:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 8002948:	f02c 0320 	bic.w	r3, ip, #32
 800294c:	041a      	lsls	r2, r3, #16
 800294e:	0c13      	lsrs	r3, r2, #16
 8002950:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8002952:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 8002956:	fa1f f28c 	uxth.w	r2, ip
 800295a:	ea41 0302 	orr.w	r3, r1, r2
 800295e:	8203      	strh	r3, [r0, #16]
}
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop

08002964 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002964:	b939      	cbnz	r1, 8002976 <USART_LINCmd+0x12>
    USARTx->CR2 |= USART_CR2_LINEN;
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8002966:	f8b0 c010 	ldrh.w	ip, [r0, #16]
 800296a:	f42c 4280 	bic.w	r2, ip, #16384	; 0x4000
 800296e:	0411      	lsls	r1, r2, #16
 8002970:	0c0b      	lsrs	r3, r1, #16
 8002972:	8203      	strh	r3, [r0, #16]
 8002974:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8002976:	8a02      	ldrh	r2, [r0, #16]
 8002978:	b291      	uxth	r1, r2
 800297a:	f441 4380 	orr.w	r3, r1, #16384	; 0x4000
 800297e:	8203      	strh	r3, [r0, #16]
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop

08002984 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8002984:	8982      	ldrh	r2, [r0, #12]
 8002986:	b291      	uxth	r1, r2
 8002988:	f041 0301 	orr.w	r3, r1, #1
 800298c:	8183      	strh	r3, [r0, #12]
}
 800298e:	4770      	bx	lr

08002990 <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002990:	b939      	cbnz	r1, 80029a2 <USART_HalfDuplexCmd+0x12>
    USARTx->CR3 |= USART_CR3_HDSEL;
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8002992:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002996:	f02c 0208 	bic.w	r2, ip, #8
 800299a:	0411      	lsls	r1, r2, #16
 800299c:	0c0b      	lsrs	r3, r1, #16
 800299e:	8283      	strh	r3, [r0, #20]
 80029a0:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 80029a2:	8a82      	ldrh	r2, [r0, #20]
 80029a4:	b291      	uxth	r1, r2
 80029a6:	f041 0308 	orr.w	r3, r1, #8
 80029aa:	8283      	strh	r3, [r0, #20]
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop

080029b0 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 80029b0:	8b02      	ldrh	r2, [r0, #24]
 80029b2:	b2d3      	uxtb	r3, r2
 80029b4:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 80029b6:	f8b0 c018 	ldrh.w	ip, [r0, #24]
 80029ba:	fa1f f28c 	uxth.w	r2, ip
 80029be:	ea42 2301 	orr.w	r3, r2, r1, lsl #8
 80029c2:	8303      	strh	r3, [r0, #24]
}
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop

080029c8 <USART_SmartCardCmd>:
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80029c8:	b939      	cbnz	r1, 80029da <USART_SmartCardCmd+0x12>
    USARTx->CR3 |= USART_CR3_SCEN;
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 80029ca:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 80029ce:	f02c 0220 	bic.w	r2, ip, #32
 80029d2:	0411      	lsls	r1, r2, #16
 80029d4:	0c0b      	lsrs	r3, r1, #16
 80029d6:	8283      	strh	r3, [r0, #20]
 80029d8:	4770      	bx	lr
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 80029da:	8a82      	ldrh	r2, [r0, #20]
 80029dc:	b291      	uxth	r1, r2
 80029de:	f041 0320 	orr.w	r3, r1, #32
 80029e2:	8283      	strh	r3, [r0, #20]
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop

080029e8 <USART_SmartCardNACKCmd>:
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80029e8:	b939      	cbnz	r1, 80029fa <USART_SmartCardNACKCmd+0x12>
    USARTx->CR3 |= USART_CR3_NACK;
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 80029ea:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 80029ee:	f02c 0210 	bic.w	r2, ip, #16
 80029f2:	0411      	lsls	r1, r2, #16
 80029f4:	0c0b      	lsrs	r3, r1, #16
 80029f6:	8283      	strh	r3, [r0, #20]
 80029f8:	4770      	bx	lr
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80029fa:	8a82      	ldrh	r2, [r0, #20]
 80029fc:	b291      	uxth	r1, r2
 80029fe:	f041 0310 	orr.w	r3, r1, #16
 8002a02:	8283      	strh	r3, [r0, #20]
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop

08002a08 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8002a08:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002a0c:	f02c 0304 	bic.w	r3, ip, #4
 8002a10:	041a      	lsls	r2, r3, #16
 8002a12:	0c13      	lsrs	r3, r2, #16
 8002a14:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8002a16:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002a1a:	fa1f f28c 	uxth.w	r2, ip
 8002a1e:	ea41 0302 	orr.w	r3, r1, r2
 8002a22:	8283      	strh	r3, [r0, #20]
}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop

08002a28 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8002a28:	b939      	cbnz	r1, 8002a3a <USART_IrDACmd+0x12>
    USARTx->CR3 |= USART_CR3_IREN;
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8002a2a:	f8b0 c014 	ldrh.w	ip, [r0, #20]
 8002a2e:	f02c 0202 	bic.w	r2, ip, #2
 8002a32:	0411      	lsls	r1, r2, #16
 8002a34:	0c0b      	lsrs	r3, r1, #16
 8002a36:	8283      	strh	r3, [r0, #20]
 8002a38:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8002a3a:	8a82      	ldrh	r2, [r0, #20]
 8002a3c:	b291      	uxth	r1, r2
 8002a3e:	f041 0302 	orr.w	r3, r1, #2
 8002a42:	8283      	strh	r3, [r0, #20]
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop

08002a48 <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8002a48:	b932      	cbnz	r2, 8002a58 <USART_DMACmd+0x10>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8002a4a:	8a83      	ldrh	r3, [r0, #20]
 8002a4c:	fa1f fc83 	uxth.w	ip, r3
 8002a50:	ea2c 0101 	bic.w	r1, ip, r1
 8002a54:	8281      	strh	r1, [r0, #20]
 8002a56:	4770      	bx	lr

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8002a58:	8a82      	ldrh	r2, [r0, #20]
 8002a5a:	b293      	uxth	r3, r2
 8002a5c:	4319      	orrs	r1, r3
 8002a5e:	8281      	strh	r1, [r0, #20]
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop

08002a64 <USART_ITConfig>:
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8002a64:	f001 031f 	and.w	r3, r1, #31
 8002a68:	f04f 0c01 	mov.w	ip, #1
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002a6c:	f3c1 1142 	ubfx	r1, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002a70:	4561      	cmp	r1, ip
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8002a72:	fa0c f303 	lsl.w	r3, ip, r3
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8002a76:	d00d      	beq.n	8002a94 <USART_ITConfig+0x30>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8002a78:	2902      	cmp	r1, #2
 8002a7a:	d00d      	beq.n	8002a98 <USART_ITConfig+0x34>
  {
    usartxbase += 0x10;
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8002a7c:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8002a7e:	b922      	cbnz	r2, 8002a8a <USART_ITConfig+0x26>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8002a80:	6801      	ldr	r1, [r0, #0]
 8002a82:	ea21 0303 	bic.w	r3, r1, r3
 8002a86:	6003      	str	r3, [r0, #0]
 8002a88:	4770      	bx	lr
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002a8a:	6802      	ldr	r2, [r0, #0]
 8002a8c:	ea42 0103 	orr.w	r1, r2, r3
 8002a90:	6001      	str	r1, [r0, #0]
 8002a92:	4770      	bx	lr
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
  {
    usartxbase += 0x0C;
 8002a94:	300c      	adds	r0, #12
 8002a96:	e7f2      	b.n	8002a7e <USART_ITConfig+0x1a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
  {
    usartxbase += 0x10;
 8002a98:	3010      	adds	r0, #16
 8002a9a:	e7f0      	b.n	8002a7e <USART_ITConfig+0x1a>

08002a9c <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8002a9c:	8803      	ldrh	r3, [r0, #0]
 8002a9e:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8002aa0:	bf0c      	ite	eq
 8002aa2:	2000      	moveq	r0, #0
 8002aa4:	2001      	movne	r0, #1
 8002aa6:	4770      	bx	lr

08002aa8 <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8002aa8:	43ca      	mvns	r2, r1
 8002aaa:	b291      	uxth	r1, r2
 8002aac:	8001      	strh	r1, [r0, #0]
}
 8002aae:	4770      	bx	lr

08002ab0 <USART_GetITStatus>:
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8002ab0:	f04f 0c01 	mov.w	ip, #1
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8002ab4:	f3c1 1342 	ubfx	r3, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8002ab8:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8002abc:	4563      	cmp	r3, ip
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8002abe:	fa0c f202 	lsl.w	r2, ip, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8002ac2:	d019      	beq.n	8002af8 <USART_GetITStatus+0x48>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8002ac4:	2b02      	cmp	r3, #2
  {
    itmask &= USARTx->CR2;
 8002ac6:	bf0c      	ite	eq
 8002ac8:	f8b0 c010 	ldrheq.w	ip, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8002acc:	f8b0 c014 	ldrhne.w	ip, [r0, #20]
 8002ad0:	fa1f fc8c 	uxth.w	ip, ip
 8002ad4:	ea02 020c 	and.w	r2, r2, ip
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	0a09      	lsrs	r1, r1, #8
 8002adc:	fa13 f101 	lsls.w	r1, r3, r1
  bitpos &= USARTx->SR;
 8002ae0:	8803      	ldrh	r3, [r0, #0]
 8002ae2:	b298      	uxth	r0, r3
 8002ae4:	4201      	tst	r1, r0
 8002ae6:	bf0c      	ite	eq
 8002ae8:	2100      	moveq	r1, #0
 8002aea:	2101      	movne	r1, #1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8002aec:	2a00      	cmp	r2, #0
 8002aee:	bf0c      	ite	eq
 8002af0:	2000      	moveq	r0, #0
 8002af2:	f001 0001 	andne.w	r0, r1, #1
 8002af6:	4770      	bx	lr
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
  {
    itmask &= USARTx->CR1;
 8002af8:	8983      	ldrh	r3, [r0, #12]
 8002afa:	fa1f fc83 	uxth.w	ip, r3
 8002afe:	ea02 020c 	and.w	r2, r2, ip
 8002b02:	e7e9      	b.n	8002ad8 <USART_GetITStatus+0x28>

08002b04 <USART_ClearITPendingBit>:
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
  USARTx->SR = (uint16_t)~itmask;
 8002b04:	0a09      	lsrs	r1, r1, #8
 8002b06:	2301      	movs	r3, #1
 8002b08:	fa13 f201 	lsls.w	r2, r3, r1
 8002b0c:	43d1      	mvns	r1, r2
 8002b0e:	b28b      	uxth	r3, r1
 8002b10:	8003      	strh	r3, [r0, #0]
}
 8002b12:	4770      	bx	lr

08002b14 <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8002b14:	f8b0 c010 	ldrh.w	ip, [r0, #16]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002b18:	b530      	push	{r4, r5, lr}

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002b1a:	f42c 5240 	bic.w	r2, ip, #12288	; 0x3000
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002b1e:	4604      	mov	r4, r0
 8002b20:	460d      	mov	r5, r1

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002b22:	0410      	lsls	r0, r2, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002b24:	88c9      	ldrh	r1, [r1, #6]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002b26:	0c03      	lsrs	r3, r0, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8002b28:	430b      	orrs	r3, r1
 8002b2a:	8223      	strh	r3, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8002b2c:	89a2      	ldrh	r2, [r4, #12]
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8002b2e:	8928      	ldrh	r0, [r5, #8]
 8002b30:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 8002b34:	8969      	ldrh	r1, [r5, #10]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8002b36:	f422 5cb0 	bic.w	ip, r2, #5632	; 0x1600
 8002b3a:	f02c 030c 	bic.w	r3, ip, #12
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8002b3e:	ea40 020e 	orr.w	r2, r0, lr
 8002b42:	430a      	orrs	r2, r1

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8002b44:	0419      	lsls	r1, r3, #16
 8002b46:	0c0b      	lsrs	r3, r1, #16
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8002b48:	b290      	uxth	r0, r2
 8002b4a:	ea40 0e03 	orr.w	lr, r0, r3
 8002b4e:	f8a4 e00c 	strh.w	lr, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8002b52:	f8b4 c014 	ldrh.w	ip, [r4, #20]
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002b56:	89a8      	ldrh	r0, [r5, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8002b58:	f42c 7140 	bic.w	r1, ip, #768	; 0x300
 8002b5c:	040a      	lsls	r2, r1, #16
 8002b5e:	0c13      	lsrs	r3, r2, #16
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002b60:	4303      	orrs	r3, r0
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8002b62:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8002b64:	82a3      	strh	r3, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8002b66:	4668      	mov	r0, sp
 8002b68:	f7fe fc16 	bl	8001398 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8002b6c:	f241 0100 	movw	r1, #4096	; 0x1000
 8002b70:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8002b74:	f241 4000 	movw	r0, #5120	; 0x1400
 8002b78:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8002b7c:	428c      	cmp	r4, r1
 8002b7e:	bf14      	ite	ne
 8002b80:	2200      	movne	r2, #0
 8002b82:	2201      	moveq	r2, #1
 8002b84:	4284      	cmp	r4, r0
 8002b86:	bf14      	ite	ne
 8002b88:	4613      	movne	r3, r2
 8002b8a:	f042 0301 	orreq.w	r3, r2, #1
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d02a      	beq.n	8002be8 <USART_Init+0xd4>
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002b92:	89a0      	ldrh	r0, [r4, #12]
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  if ((USARTx == USART1) || (USARTx == USART6))
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8002b94:	9b03      	ldr	r3, [sp, #12]
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002b96:	b201      	sxth	r1, r0
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002b98:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002b9c:	2900      	cmp	r1, #0
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002b9e:	682a      	ldr	r2, [r5, #0]
 8002ba0:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002ba4:	db2a      	blt.n	8002bfc <USART_Init+0xe8>
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8002ba6:	0090      	lsls	r0, r2, #2
 8002ba8:	fbb3 f1f0 	udiv	r1, r3, r0
  }
  tmpreg = (integerdivider / 100) << 4;
 8002bac:	f248 531f 	movw	r3, #34079	; 0x851f
 8002bb0:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
 8002bb4:	fba3 0201 	umull	r0, r2, r3, r1

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002bb8:	89a0      	ldrh	r0, [r4, #12]
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;
 8002bba:	0952      	lsrs	r2, r2, #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002bbc:	fa0f fe80 	sxth.w	lr, r0
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8002bc0:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8002bc4:	fb02 111c 	mls	r1, r2, ip, r1
 8002bc8:	0112      	lsls	r2, r2, #4

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002bca:	f1be 0f00 	cmp.w	lr, #0
 8002bce:	db19      	blt.n	8002c04 <USART_Init+0xf0>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8002bd0:	0109      	lsls	r1, r1, #4
 8002bd2:	3132      	adds	r1, #50	; 0x32
 8002bd4:	fba3 0301 	umull	r0, r3, r3, r1
 8002bd8:	f3c3 1c43 	ubfx	ip, r3, #5, #4
 8002bdc:	ea4c 0202 	orr.w	r2, ip, r2
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8002be0:	b290      	uxth	r0, r2
 8002be2:	8120      	strh	r0, [r4, #8]
}
 8002be4:	b005      	add	sp, #20
 8002be6:	bd30      	pop	{r4, r5, pc}
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002be8:	89a0      	ldrh	r0, [r4, #12]
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8002bea:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002bec:	b201      	sxth	r1, r0
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002bee:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002bf2:	2900      	cmp	r1, #0
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002bf4:	682a      	ldr	r2, [r5, #0]
 8002bf6:	eb0e 038e 	add.w	r3, lr, lr, lsl #2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8002bfa:	dad4      	bge.n	8002ba6 <USART_Init+0x92>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8002bfc:	0052      	lsls	r2, r2, #1
 8002bfe:	fbb3 f1f2 	udiv	r1, r3, r2
 8002c02:	e7d3      	b.n	8002bac <USART_Init+0x98>
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8002c04:	00c9      	lsls	r1, r1, #3
 8002c06:	3132      	adds	r1, #50	; 0x32
 8002c08:	fba3 0e01 	umull	r0, lr, r3, r1
 8002c0c:	f3ce 1342 	ubfx	r3, lr, #5, #3
 8002c10:	ea43 0202 	orr.w	r2, r3, r2
 8002c14:	e7e4      	b.n	8002be0 <USART_Init+0xcc>
 8002c16:	bf00      	nop

08002c18 <USART_DeInit>:
void USART_DeInit(USART_TypeDef* USARTx)
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8002c18:	f241 0300 	movw	r3, #4096	; 0x1000
 8002c1c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8002c20:	4298      	cmp	r0, r3
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8002c22:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8002c24:	d028      	beq.n	8002c78 <USART_DeInit+0x60>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
  }
  else if (USARTx == USART2)
 8002c26:	f244 4100 	movw	r1, #17408	; 0x4400
 8002c2a:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8002c2e:	4288      	cmp	r0, r1
 8002c30:	d02c      	beq.n	8002c8c <USART_DeInit+0x74>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
 8002c32:	f644 0200 	movw	r2, #18432	; 0x4800
 8002c36:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8002c3a:	4290      	cmp	r0, r2
 8002c3c:	d032      	beq.n	8002ca4 <USART_DeInit+0x8c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
 8002c3e:	f644 4c00 	movw	ip, #19456	; 0x4c00
 8002c42:	f2c4 0c00 	movt	ip, #16384	; 0x4000
 8002c46:	4560      	cmp	r0, ip
 8002c48:	d038      	beq.n	8002cbc <USART_DeInit+0xa4>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  }
  else if (USARTx == UART5)
 8002c4a:	f245 0300 	movw	r3, #20480	; 0x5000
 8002c4e:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8002c52:	4298      	cmp	r0, r3
 8002c54:	d03e      	beq.n	8002cd4 <USART_DeInit+0xbc>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
  }     
  else
  {
    if (USARTx == USART6)
 8002c56:	f241 4100 	movw	r1, #5120	; 0x1400
 8002c5a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8002c5e:	4288      	cmp	r0, r1
 8002c60:	d000      	beq.n	8002c64 <USART_DeInit+0x4c>
 8002c62:	bd10      	pop	{r4, pc}
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8002c64:	2020      	movs	r0, #32
 8002c66:	2101      	movs	r1, #1
 8002c68:	f7fe fcc4 	bl	80015f4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8002c6c:	2020      	movs	r0, #32
 8002c6e:	2100      	movs	r1, #0
    }
  }
}
 8002c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  else
  {
    if (USARTx == USART6)
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8002c74:	f7fe bcbe 	b.w	80015f4 <RCC_APB2PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8002c78:	2010      	movs	r0, #16
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	f7fe fcba 	bl	80015f4 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8002c80:	2010      	movs	r0, #16
 8002c82:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8002c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8002c88:	f7fe bcb4 	b.w	80015f4 <RCC_APB2PeriphResetCmd>
  }
  else if (USARTx == USART2)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002c92:	f7fe fc9d 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8002c96:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002c9a:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8002c9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
  }
  else if (USARTx == USART2)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8002ca0:	f7fe bc96 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8002ca4:	2101      	movs	r1, #1
 8002ca6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002caa:	f7fe fc91 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8002cae:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002cb2:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8002cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8002cb8:	f7fe bc8a 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002cc2:	f7fe fc85 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8002cc6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002cca:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8002ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8002cd0:	f7fe bc7e 	b.w	80015d0 <RCC_APB1PeriphResetCmd>
  }
  else if (USARTx == UART5)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8002cd4:	2101      	movs	r1, #1
 8002cd6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002cda:	f7fe fc79 	bl	80015d0 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8002cde:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002ce2:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8002ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  }
  else if (USARTx == UART5)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8002ce8:	f7fe bc72 	b.w	80015d0 <RCC_APB1PeriphResetCmd>

08002cec <main>:
#include "gpio.h"
//#include "delay.h"
#include "systick.h"
#include "usart.h"

int main(void) {
 8002cec:	b570      	push	{r4, r5, r6, lr}
 8002cee:	b098      	sub	sp, #96	; 0x60
	uint16_t count = 0;
	uint32_t dval = 436;
	uint32_t intval = 16;
	char tmp[92];
	
	SysTick_Start();
 8002cf0:	f7fd fb3a 	bl	8000368 <SysTick_Start>

	usart_begin(USART3, 19200);
 8002cf4:	f644 0000 	movw	r0, #18432	; 0x4800
 8002cf8:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002cfc:	f44f 4196 	mov.w	r1, #19200	; 0x4b00
 8002d00:	f7fd fcd4 	bl	80006ac <usart_begin>
	usart_print(USART3, "Happy are those who know they are spiritually poor; \n");
 8002d04:	f644 0000 	movw	r0, #18432	; 0x4800
 8002d08:	f247 2190 	movw	r1, #29328	; 0x7290
 8002d0c:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002d10:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002d14:	f7fd fc0a 	bl	800052c <usart_print>
	usart_print(USART3, "The kingdom of heaven belongs to them!\n");
 8002d18:	f644 0000 	movw	r0, #18432	; 0x4800
 8002d1c:	f247 21c8 	movw	r1, #29384	; 0x72c8
 8002d20:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002d24:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002d28:	f7fd fc00 	bl	800052c <usart_print>
//	sprintf(tmp, "port = %d\n", Serial3.port());
//	usart3_print(tmp);
	usart_print(USART3, "How many eyes does Mississipi river have?\n");
 8002d2c:	f644 0000 	movw	r0, #18432	; 0x4800
 8002d30:	f247 21f0 	movw	r1, #29424	; 0x72f0
 8002d34:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002d38:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002d3c:	f7fd fbf6 	bl	800052c <usart_print>
	usart_flush(USART3);
 8002d40:	f644 0000 	movw	r0, #18432	; 0x4800
 8002d44:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002d48:	f7fd fc48 	bl	80005dc <usart_flush>

	pinMode(PD12 | PD13 | PD14 | PD15, GPIO_Mode_OUT);
 8002d4c:	f44f 209e 	mov.w	r0, #323584	; 0x4f000
 8002d50:	2101      	movs	r1, #1
 8002d52:	f7fd facd 	bl	80002f0 <pinMode>
 8002d56:	2400      	movs	r4, #0
 8002d58:	ad01      	add	r5, sp, #4
		//GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);

	while (1) {
		digitalWrite(PD15, SET);
 8002d5a:	f44f 2090 	mov.w	r0, #294912	; 0x48000
 8002d5e:	2101      	movs	r1, #1
 8002d60:	f7fd fa86 	bl	8000270 <digitalWrite>
		digitalWrite(PD12 | PD13 | PD14, RESET);
 8002d64:	2100      	movs	r1, #0
 8002d66:	f44f 208e 	mov.w	r0, #290816	; 0x47000
 8002d6a:	f7fd fa81 	bl	8000270 <digitalWrite>
		SysTick_delay(intval);
 8002d6e:	2010      	movs	r0, #16
 8002d70:	f7fd faea 	bl	8000348 <SysTick_delay>
		digitalWrite(PD12, SET);
 8002d74:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 8002d78:	2101      	movs	r1, #1
 8002d7a:	f7fd fa79 	bl	8000270 <digitalWrite>
		digitalWrite(PD13 | PD14 | PD15, RESET);
 8002d7e:	2100      	movs	r1, #0
 8002d80:	f44f 209c 	mov.w	r0, #319488	; 0x4e000
 8002d84:	f7fd fa74 	bl	8000270 <digitalWrite>
		SysTick_delay(intval);
 8002d88:	2010      	movs	r0, #16
 8002d8a:	f7fd fadd 	bl	8000348 <SysTick_delay>
		digitalWrite(PD13, SET);
 8002d8e:	f44f 2084 	mov.w	r0, #270336	; 0x42000
 8002d92:	2101      	movs	r1, #1
 8002d94:	f7fd fa6c 	bl	8000270 <digitalWrite>
		digitalWrite(PD12 | PD14 | PD15, RESET);
 8002d98:	2100      	movs	r1, #0
 8002d9a:	f44f 209a 	mov.w	r0, #315392	; 0x4d000
 8002d9e:	f7fd fa67 	bl	8000270 <digitalWrite>
		SysTick_delay(intval);
 8002da2:	2010      	movs	r0, #16
 8002da4:	f7fd fad0 	bl	8000348 <SysTick_delay>
		digitalWrite(PD14, SET);
 8002da8:	f44f 2088 	mov.w	r0, #278528	; 0x44000
 8002dac:	2101      	movs	r1, #1
 8002dae:	f7fd fa5f 	bl	8000270 <digitalWrite>
		digitalWrite(PD12 | PD13 | PD15, RESET);
 8002db2:	2100      	movs	r1, #0
 8002db4:	f44f 2096 	mov.w	r0, #307200	; 0x4b000
 8002db8:	f7fd fa5a 	bl	8000270 <digitalWrite>
		SysTick_delay(intval);
 8002dbc:	2010      	movs	r0, #16
 8002dbe:	f7fd fac3 	bl	8000348 <SysTick_delay>
		//
		digitalWrite(PD15, SET);
 8002dc2:	f44f 2090 	mov.w	r0, #294912	; 0x48000
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	f7fd fa52 	bl	8000270 <digitalWrite>
		digitalWrite(PD12 | PD13 | PD14, RESET);
 8002dcc:	2100      	movs	r1, #0
 8002dce:	f44f 208e 	mov.w	r0, #290816	; 0x47000
 8002dd2:	f7fd fa4d 	bl	8000270 <digitalWrite>
		SysTick_delay(dval);
/*
		usart3.print((float)(count++ / 32.0f), 3);
		*/
		count++;
 8002dd6:	3401      	adds	r4, #1
		digitalWrite(PD12 | PD13 | PD15, RESET);
		SysTick_delay(intval);
		//
		digitalWrite(PD15, SET);
		digitalWrite(PD12 | PD13 | PD14, RESET);
		SysTick_delay(dval);
 8002dd8:	f44f 70da 	mov.w	r0, #436	; 0x1b4
 8002ddc:	f7fd fab4 	bl	8000348 <SysTick_delay>
/*
		usart3.print((float)(count++ / 32.0f), 3);
		*/
		count++;
 8002de0:	b2a4      	uxth	r4, r4
//		uint16_t h, t;
//		h = tx_head();
//		t = tx_tail();
		sprintf(tmp, /*"head =% 4d, tail =% 4d,*/ "%04X\n", count);
 8002de2:	f247 311c 	movw	r1, #29468	; 0x731c
 8002de6:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002dea:	4622      	mov	r2, r4
 8002dec:	4628      	mov	r0, r5
 8002dee:	f001 f9eb 	bl	80041c8 <sprintf>
		usart_print(USART3, tmp);
 8002df2:	f644 0000 	movw	r0, #18432	; 0x4800
 8002df6:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002dfa:	4629      	mov	r1, r5
 8002dfc:	f7fd fb96 	bl	800052c <usart_print>
		/*
		dval = (uint32) (100.0f + 64*sinf( (count % (uint32)(3.14159 * 2 * 32))/32.0f));
		usart3.println(dval);
		*/
		uint16_t i;
		if ( usart_available(USART3) > 0 ) {
 8002e00:	f644 0000 	movw	r0, #18432	; 0x4800
 8002e04:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002e08:	f7fd fb70 	bl	80004ec <usart_available>
 8002e0c:	2800      	cmp	r0, #0
 8002e0e:	d0a4      	beq.n	8002d5a <main+0x6e>
			usart_write(USART3, usart_peek(USART3));
 8002e10:	f644 0000 	movw	r0, #18432	; 0x4800
 8002e14:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002e18:	f7fd fb56 	bl	80004c8 <usart_peek>
 8002e1c:	4601      	mov	r1, r0
 8002e1e:	f644 0000 	movw	r0, #18432	; 0x4800
 8002e22:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002e26:	f7fd fb6b 	bl	8000500 <usart_write>
 8002e2a:	2600      	movs	r6, #0
			i = 0;
			while ( usart_available(USART3) > 0 ) {
 8002e2c:	e00b      	b.n	8002e46 <main+0x15a>
				tmp[i++] = (char) usart_read(USART3);
 8002e2e:	f644 0000 	movw	r0, #18432	; 0x4800
 8002e32:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002e36:	f7fd fb3b 	bl	80004b0 <usart_read>
 8002e3a:	aa18      	add	r2, sp, #96	; 0x60
 8002e3c:	1c73      	adds	r3, r6, #1
 8002e3e:	1996      	adds	r6, r2, r6
 8002e40:	f806 0c5c 	strb.w	r0, [r6, #-92]
 8002e44:	b29e      	uxth	r6, r3
		*/
		uint16_t i;
		if ( usart_available(USART3) > 0 ) {
			usart_write(USART3, usart_peek(USART3));
			i = 0;
			while ( usart_available(USART3) > 0 ) {
 8002e46:	f644 0000 	movw	r0, #18432	; 0x4800
 8002e4a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002e4e:	f7fd fb4d 	bl	80004ec <usart_available>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2800      	cmp	r0, #0
 8002e56:	d1ea      	bne.n	8002e2e <main+0x142>
				tmp[i++] = (char) usart_read(USART3);
			}
			tmp[i] = 0;
 8002e58:	aa18      	add	r2, sp, #96	; 0x60
 8002e5a:	1996      	adds	r6, r2, r6
			usart_print(USART3, ": read: ");
 8002e5c:	f644 0000 	movw	r0, #18432	; 0x4800
 8002e60:	f247 3124 	movw	r1, #29476	; 0x7324
			usart_write(USART3, usart_peek(USART3));
			i = 0;
			while ( usart_available(USART3) > 0 ) {
				tmp[i++] = (char) usart_read(USART3);
			}
			tmp[i] = 0;
 8002e64:	f806 3c5c 	strb.w	r3, [r6, #-92]
			usart_print(USART3, ": read: ");
 8002e68:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002e6c:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002e70:	f7fd fb5c 	bl	800052c <usart_print>
			usart_print(USART3, tmp);
 8002e74:	f644 0000 	movw	r0, #18432	; 0x4800
 8002e78:	4629      	mov	r1, r5
 8002e7a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002e7e:	f7fd fb55 	bl	800052c <usart_print>
			usart_print(USART3, "\n");
 8002e82:	f644 0000 	movw	r0, #18432	; 0x4800
 8002e86:	f247 21c4 	movw	r1, #29380	; 0x72c4
 8002e8a:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8002e8e:	f6c0 0100 	movt	r1, #2048	; 0x800
 8002e92:	f7fd fb4b 	bl	800052c <usart_print>
 8002e96:	e760      	b.n	8002d5a <main+0x6e>

08002e98 <_close>:
	}
}

int _close(int file) {
	return -1;
}
 8002e98:	f04f 30ff 	mov.w	r0, #4294967295
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop

08002ea0 <_execve>:
/*
 execve
 Transfer control to a new process. Minimal implementation (for a system without processes):
 */
int _execve(char *name, char **argv, char **env) {
	errno = ENOMEM;
 8002ea0:	f640 4378 	movw	r3, #3192	; 0xc78
 8002ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ea8:	220c      	movs	r2, #12
 8002eaa:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002eac:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop

08002eb4 <_fork>:
 fork
 Create a new process. Minimal implementation (for a system without processes):
 */

int _fork() {
	errno = EAGAIN;
 8002eb4:	f640 4378 	movw	r3, #3192	; 0xc78
 8002eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ebc:	220b      	movs	r2, #11
 8002ebe:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop

08002ec8 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 8002ec8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ecc:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002ece:	2000      	movs	r0, #0
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop

08002ed4 <_getpid>:
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
	return 1;
}
 8002ed4:	2001      	movs	r0, #1
 8002ed6:	4770      	bx	lr

08002ed8 <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
	switch (file) {
 8002ed8:	2802      	cmp	r0, #2
 8002eda:	d801      	bhi.n	8002ee0 <_isatty+0x8>
 8002edc:	2001      	movs	r0, #1
 8002ede:	4770      	bx	lr
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
	default:
		//errno = ENOTTY;
		errno = EBADF;
 8002ee0:	f640 4378 	movw	r3, #3192	; 0xc78
 8002ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ee8:	2209      	movs	r2, #9
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	2000      	movs	r0, #0
		return 0;
	}
}
 8002eee:	4770      	bx	lr

08002ef0 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
	errno = EINVAL;
 8002ef0:	f640 4378 	movw	r3, #3192	; 0xc78
 8002ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ef8:	2216      	movs	r2, #22
 8002efa:	601a      	str	r2, [r3, #0]
	return (-1);
}
 8002efc:	f04f 30ff 	mov.w	r0, #4294967295
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop

08002f04 <_link>:
 link
 Establish a new name for an existing file. Minimal implementation:
 */

int _link(char *old, char *new) {
	errno = EMLINK;
 8002f04:	f640 4378 	movw	r3, #3192	; 0xc78
 8002f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f0c:	221f      	movs	r2, #31
 8002f0e:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002f10:	f04f 30ff 	mov.w	r0, #4294967295
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop

08002f18 <_lseek>:
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
	return 0;
}
 8002f18:	2000      	movs	r0, #0
 8002f1a:	4770      	bx	lr

08002f1c <_read>:
 */

int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	b140      	cbz	r0, 8002f32 <_read+0x16>
					*ptr++ = c;
					num++;
				}
				break;
				default:
				errno = EBADF;
 8002f20:	f640 4378 	movw	r3, #3192	; 0xc78
 8002f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f28:	2209      	movs	r2, #9
 8002f2a:	601a      	str	r2, [r3, #0]
 8002f2c:	f04f 30ff 	mov.w	r0, #4294967295
				return -1;
			}
	return num;
}
 8002f30:	4770      	bx	lr
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8002f32:	2a00      	cmp	r2, #0
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 8002f34:	bfc4      	itt	gt
 8002f36:	f241 0000 	movwgt	r0, #4096	; 0x1000
 8002f3a:	f2c4 0001 	movtgt	r0, #16385	; 0x4001
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8002f3e:	dd0b      	ble.n	8002f58 <_read+0x3c>
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 8002f40:	f8b0 c000 	ldrh.w	ip, [r0]
 8002f44:	f01c 0f20 	tst.w	ip, #32
 8002f48:	d0fa      	beq.n	8002f40 <_read+0x24>
			char c = (char)(USART1->DR & (uint16_t)0x01FF);
 8002f4a:	f8b0 c004 	ldrh.w	ip, [r0, #4]
		char c = (char) (USART2->DR & (uint16_t) 0x01FF);
#elif STDIN_USART == 3
					while ((USART3->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
					char c = (char)(USART3->DR & (uint16_t)0x01FF);
#endif
					*ptr++ = c;
 8002f4e:	f801 c003 	strb.w	ip, [r1, r3]
					num++;
 8002f52:	3301      	adds	r3, #1
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d1f3      	bne.n	8002f40 <_read+0x24>
 8002f58:	4618      	mov	r0, r3
 8002f5a:	4770      	bx	lr

08002f5c <_stat>:
 Status of a file (by name). Minimal implementation:
 int    _EXFUN(stat,( const char *__path, struct stat *__sbuf ));
 */

int _stat(const char *filepath, struct stat *st) {
	st->st_mode = S_IFCHR;
 8002f5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f60:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002f62:	2000      	movs	r0, #0
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop

08002f68 <_times>:
 Timing information for current process. Minimal implementation:
 */

clock_t _times(struct tms *buf) {
	return -1;
}
 8002f68:	f04f 30ff 	mov.w	r0, #4294967295
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop

08002f70 <_unlink>:
/*
 unlink
 Remove a file's directory entry. Minimal implementation:
 */
int _unlink(char *name) {
	errno = ENOENT;
 8002f70:	f640 4378 	movw	r3, #3192	; 0xc78
 8002f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f78:	2202      	movs	r2, #2
 8002f7a:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop

08002f84 <_wait>:
/*
 wait
 Wait for a child process. Minimal implementation:
 */
int _wait(int *status) {
	errno = ECHILD;
 8002f84:	f640 4378 	movw	r3, #3192	; 0xc78
 8002f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f8c:	220a      	movs	r2, #10
 8002f8e:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002f90:	f04f 30ff 	mov.w	r0, #4294967295
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop

08002f98 <_write>:
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 8002f98:	2801      	cmp	r0, #1
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 8002f9a:	b410      	push	{r4}
	int n;
	switch (file) {
 8002f9c:	d00c      	beq.n	8002fb8 <_write+0x20>
 8002f9e:	2802      	cmp	r0, #2
 8002fa0:	d01e      	beq.n	8002fe0 <_write+0x48>
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				default:
				errno = EBADF;
 8002fa2:	f640 4178 	movw	r1, #3192	; 0xc78
 8002fa6:	2209      	movs	r2, #9
 8002fa8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8002fac:	600a      	str	r2, [r1, #0]
 8002fae:	f04f 32ff 	mov.w	r2, #4294967295
				return -1;
			}
	return len;
}
 8002fb2:	4610      	mov	r0, r2
 8002fb4:	bc10      	pop	{r4}
 8002fb6:	4770      	bx	lr
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8002fb8:	2a00      	cmp	r2, #0
 8002fba:	ddfa      	ble.n	8002fb2 <_write+0x1a>
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8002fbc:	f241 0400 	movw	r4, #4096	; 0x1000
 8002fc0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8002fc4:	f04f 0c00 	mov.w	ip, #0
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8002fc8:	8823      	ldrh	r3, [r4, #0]
 8002fca:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002fce:	d0fb      	beq.n	8002fc8 <_write+0x30>
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8002fd0:	f811 000c 	ldrb.w	r0, [r1, ip]
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8002fd4:	f10c 0c01 	add.w	ip, ip, #1
 8002fd8:	4594      	cmp	ip, r2
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8002fda:	80a0      	strh	r0, [r4, #4]
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8002fdc:	d1f4      	bne.n	8002fc8 <_write+0x30>
 8002fde:	e7e8      	b.n	8002fb2 <_write+0x1a>
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8002fe0:	2a00      	cmp	r2, #0
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8002fe2:	bfc2      	ittt	gt
 8002fe4:	f241 0400 	movwgt	r4, #4096	; 0x1000
 8002fe8:	f2c4 0401 	movtgt	r4, #16385	; 0x4001
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8002fec:	f04f 0c00 	movgt.w	ip, #0
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8002ff0:	dddf      	ble.n	8002fb2 <_write+0x1a>
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8002ff2:	8823      	ldrh	r3, [r4, #0]
 8002ff4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002ff8:	d0fb      	beq.n	8002ff2 <_write+0x5a>
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8002ffa:	f811 000c 	ldrb.w	r0, [r1, ip]
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8002ffe:	f10c 0c01 	add.w	ip, ip, #1
 8003002:	4594      	cmp	ip, r2
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8003004:	80a0      	strh	r0, [r4, #4]
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8003006:	d1f4      	bne.n	8002ff2 <_write+0x5a>
 8003008:	e7d3      	b.n	8002fb2 <_write+0x1a>
 800300a:	bf00      	nop

0800300c <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 800300c:	b508      	push	{r3, lr}

	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 800300e:	f240 6304 	movw	r3, #1540	; 0x604
 8003012:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	b1d2      	cbz	r2, 8003050 <_sbrk+0x44>
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 800301a:	f3ef 8108 	mrs	r1, MSP
		heap_end = &_ebss;
	}
	prev_heap_end = heap_end;

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
 800301e:	1810      	adds	r0, r2, r0
 8003020:	4281      	cmp	r1, r0
		errno = ENOMEM;
		return (caddr_t) -1;
		//abort ();
	}

	heap_end += incr;
 8003022:	bf28      	it	cs
 8003024:	6018      	strcs	r0, [r3, #0]
		heap_end = &_ebss;
	}
	prev_heap_end = heap_end;

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
 8003026:	d301      	bcc.n	800302c <_sbrk+0x20>
	}

	heap_end += incr;
	return (caddr_t) prev_heap_end;

}
 8003028:	4610      	mov	r0, r2
 800302a:	bd08      	pop	{r3, pc}
	}
	prev_heap_end = heap_end;

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
		_write(STDERR_FILENO, "Heap and stack collision\n", 25);
 800302c:	f247 3130 	movw	r1, #29488	; 0x7330
 8003030:	2219      	movs	r2, #25
 8003032:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003036:	2002      	movs	r0, #2
 8003038:	f7ff ffae 	bl	8002f98 <_write>
		errno = ENOMEM;
 800303c:	f640 4378 	movw	r3, #3192	; 0xc78
 8003040:	220c      	movs	r2, #12
 8003042:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	f04f 32ff 	mov.w	r2, #4294967295
	}

	heap_end += incr;
	return (caddr_t) prev_heap_end;

}
 800304c:	4610      	mov	r0, r2
 800304e:	bd08      	pop	{r3, pc}
	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
		heap_end = &_ebss;
 8003050:	f640 427c 	movw	r2, #3196	; 0xc7c
 8003054:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003058:	601a      	str	r2, [r3, #0]
 800305a:	e7de      	b.n	800301a <_sbrk+0xe>

0800305c <_exit>:
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
	_write(1, "exit", 4);
 800305c:	f247 314c 	movw	r1, #29516	; 0x734c
 8003060:	b508      	push	{r3, lr}
 8003062:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003066:	2001      	movs	r0, #1
 8003068:	2204      	movs	r2, #4
 800306a:	f7ff ff95 	bl	8002f98 <_write>
 800306e:	e7fe      	b.n	800306e <_exit+0x12>
 8003070:	08007528 	.word	0x08007528
 8003074:	20000000 	.word	0x20000000
 8003078:	20000604 	.word	0x20000604
 800307c:	20000604 	.word	0x20000604
 8003080:	20000c7c 	.word	0x20000c7c

08003084 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop

08003088 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003088:	e7fe      	b.n	8003088 <HardFault_Handler>
 800308a:	bf00      	nop

0800308c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800308c:	e7fe      	b.n	800308c <MemManage_Handler>
 800308e:	bf00      	nop

08003090 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003090:	e7fe      	b.n	8003090 <BusFault_Handler>
 8003092:	bf00      	nop

08003094 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003094:	e7fe      	b.n	8003094 <UsageFault_Handler>
 8003096:	bf00      	nop

08003098 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop

0800309c <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop

080030a0 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop

080030a4 <SystemInit>:
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80030a4:	f643 0300 	movw	r3, #14336	; 0x3800
 80030a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80030ac:	6818      	ldr	r0, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80030ae:	2100      	movs	r1, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80030b0:	f040 0201 	orr.w	r2, r0, #1
 80030b4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80030b6:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80030b8:	6818      	ldr	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80030ba:	f243 0210 	movw	r2, #12304	; 0x3010

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80030be:	f020 7c84 	bic.w	ip, r0, #17301504	; 0x1080000
 80030c2:	f42c 3080 	bic.w	r0, ip, #65536	; 0x10000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80030c6:	f2c2 4200 	movt	r2, #9216	; 0x2400

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80030ca:	6018      	str	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80030cc:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80030ce:	6818      	ldr	r0, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030d0:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80030d2:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 80030d6:	6018      	str	r0, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80030d8:	60d9      	str	r1, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80030da:	9101      	str	r1, [sp, #4]
 80030dc:	9100      	str	r1, [sp, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80030de:	6818      	ldr	r0, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80030e0:	461a      	mov	r2, r3
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80030e2:	f440 3180 	orr.w	r1, r0, #65536	; 0x10000
 80030e6:	6019      	str	r1, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80030e8:	6811      	ldr	r1, [r2, #0]
 80030ea:	f401 3300 	and.w	r3, r1, #131072	; 0x20000
 80030ee:	9300      	str	r3, [sp, #0]
    StartUpCounter++;
 80030f0:	9801      	ldr	r0, [sp, #4]
 80030f2:	1c41      	adds	r1, r0, #1
 80030f4:	9101      	str	r1, [sp, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80030f6:	9b00      	ldr	r3, [sp, #0]
 80030f8:	b91b      	cbnz	r3, 8003102 <SystemInit+0x5e>
 80030fa:	9801      	ldr	r0, [sp, #4]
 80030fc:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
 8003100:	d1f2      	bne.n	80030e8 <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003102:	f643 0100 	movw	r1, #14336	; 0x3800
 8003106:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800310a:	680b      	ldr	r3, [r1, #0]
 800310c:	f413 3200 	ands.w	r2, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003110:	bf08      	it	eq
 8003112:	9200      	streq	r2, [sp, #0]
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
    StartUpCounter++;
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003114:	d001      	beq.n	800311a <SystemInit+0x76>
  {
    HSEStatus = (uint32_t)0x01;
 8003116:	2001      	movs	r0, #1
 8003118:	9000      	str	r0, [sp, #0]
  else
  {
    HSEStatus = (uint32_t)0x00;
  }

  if (HSEStatus == (uint32_t)0x01)
 800311a:	9a00      	ldr	r2, [sp, #0]
 800311c:	2a01      	cmp	r2, #1
 800311e:	d008      	beq.n	8003132 <SystemInit+0x8e>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003120:	f64e 5000 	movw	r0, #60672	; 0xed00
 8003124:	f2ce 0000 	movt	r0, #57344	; 0xe000
 8003128:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800312c:	6081      	str	r1, [r0, #8]
#endif
}
 800312e:	b002      	add	sp, #8
 8003130:	4770      	bx	lr
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003132:	f643 0300 	movw	r3, #14336	; 0x3800
 8003136:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800313a:	6c19      	ldr	r1, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800313c:	f247 0200 	movw	r2, #28672	; 0x7000
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8003140:	f041 5080 	orr.w	r0, r1, #268435456	; 0x10000000
 8003144:	6418      	str	r0, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8003146:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800314a:	6811      	ldr	r1, [r2, #0]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800314c:	f245 4019 	movw	r0, #21529	; 0x5419

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
    PWR->CR |= PWR_CR_VOS;
 8003150:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8003154:	6011      	str	r1, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8003156:	6899      	ldr	r1, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003158:	f2c0 7040 	movt	r0, #1856	; 0x740
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
    PWR->CR |= PWR_CR_VOS;

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800315c:	6099      	str	r1, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800315e:	689a      	ldr	r2, [r3, #8]

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003160:	4619      	mov	r1, r3

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8003162:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003166:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800316e:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8003170:	6058      	str	r0, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	f042 7080 	orr.w	r0, r2, #16777216	; 0x1000000
 8003178:	6018      	str	r0, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800317a:	680a      	ldr	r2, [r1, #0]
 800317c:	f643 0300 	movw	r3, #14336	; 0x3800
 8003180:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003184:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003188:	d0f7      	beq.n	800317a <SystemInit+0xd6>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800318a:	f643 4200 	movw	r2, #15360	; 0x3c00
 800318e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003192:	f240 6005 	movw	r0, #1541	; 0x605
 8003196:	6010      	str	r0, [r2, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003198:	6899      	ldr	r1, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800319a:	461a      	mov	r2, r3
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800319c:	f021 0003 	bic.w	r0, r1, #3
 80031a0:	6098      	str	r0, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80031a2:	6899      	ldr	r1, [r3, #8]
 80031a4:	f041 0002 	orr.w	r0, r1, #2
 80031a8:	6098      	str	r0, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80031aa:	6893      	ldr	r3, [r2, #8]
 80031ac:	f003 0c0c 	and.w	ip, r3, #12
 80031b0:	f1bc 0f08 	cmp.w	ip, #8
 80031b4:	d1f9      	bne.n	80031aa <SystemInit+0x106>
 80031b6:	e7b3      	b.n	8003120 <SystemInit+0x7c>

080031b8 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80031b8:	f643 0300 	movw	r3, #14336	; 0x3800
 80031bc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80031c0:	689a      	ldr	r2, [r3, #8]

  switch (tmp)
 80031c2:	f002 020c 	and.w	r2, r2, #12
 80031c6:	2a04      	cmp	r2, #4
 80031c8:	d016      	beq.n	80031f8 <SystemCoreClockUpdate+0x40>
 80031ca:	2a08      	cmp	r2, #8
 80031cc:	d01e      	beq.n	800320c <SystemCoreClockUpdate+0x54>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
      break;
    default:
      SystemCoreClock = HSI_VALUE;
 80031ce:	f240 03dc 	movw	r3, #220	; 0xdc
 80031d2:	f242 4100 	movw	r1, #9216	; 0x2400
 80031d6:	f2c0 01f4 	movt	r1, #244	; 0xf4
 80031da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031de:	6019      	str	r1, [r3, #0]
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80031e0:	f643 0000 	movw	r0, #14336	; 0x3800
 80031e4:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80031e8:	6882      	ldr	r2, [r0, #8]
 80031ea:	f3c2 1003 	ubfx	r0, r2, #4, #4
 80031ee:	18c2      	adds	r2, r0, r3
 80031f0:	7910      	ldrb	r0, [r2, #4]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80031f2:	40c1      	lsrs	r1, r0
 80031f4:	6019      	str	r1, [r3, #0]
}
 80031f6:	4770      	bx	lr
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80031f8:	f240 03dc 	movw	r3, #220	; 0xdc
 80031fc:	f241 2100 	movw	r1, #4608	; 0x1200
 8003200:	f2c0 017a 	movt	r1, #122	; 0x7a
 8003204:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003208:	6019      	str	r1, [r3, #0]
      break;
 800320a:	e7e9      	b.n	80031e0 <SystemCoreClockUpdate+0x28>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800320c:	6858      	ldr	r0, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800320e:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8003210:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003214:	6859      	ldr	r1, [r3, #4]
 8003216:	bf15      	itete	ne
 8003218:	f241 2300 	movwne	r3, #4608	; 0x1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800321c:	f242 4300 	movweq	r3, #9216	; 0x2400
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003220:	f2c0 037a 	movtne	r3, #122	; 0x7a
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003224:	f2c0 03f4 	movteq	r3, #244	; 0xf4

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003228:	f002 0c3f 	and.w	ip, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800322c:	fbb3 f2fc 	udiv	r2, r3, ip
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003230:	f643 0300 	movw	r3, #14336	; 0x3800
 8003234:	f2c4 0302 	movt	r3, #16386	; 0x4002
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003238:	f3c1 1c88 	ubfx	ip, r1, #6, #9
 800323c:	fb02 f10c 	mul.w	r1, r2, ip
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003240:	685a      	ldr	r2, [r3, #4]
      SystemCoreClock = pllvco/pllp;
 8003242:	f240 03dc 	movw	r3, #220	; 0xdc
 8003246:	f3c2 4001 	ubfx	r0, r2, #16, #2
 800324a:	1c42      	adds	r2, r0, #1
 800324c:	0050      	lsls	r0, r2, #1
 800324e:	fbb1 f1f0 	udiv	r1, r1, r0
 8003252:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003256:	6019      	str	r1, [r3, #0]
      break;
 8003258:	e7c2      	b.n	80031e0 <SystemCoreClockUpdate+0x28>
 800325a:	bf00      	nop
 800325c:	0000      	lsls	r0, r0, #0
	...

08003260 <__aeabi_uidiv>:
 8003260:	1e4a      	subs	r2, r1, #1
 8003262:	bf08      	it	eq
 8003264:	4770      	bxeq	lr
 8003266:	f0c0 8124 	bcc.w	80034b2 <__aeabi_uidiv+0x252>
 800326a:	4288      	cmp	r0, r1
 800326c:	f240 8116 	bls.w	800349c <__aeabi_uidiv+0x23c>
 8003270:	4211      	tst	r1, r2
 8003272:	f000 8117 	beq.w	80034a4 <__aeabi_uidiv+0x244>
 8003276:	fab0 f380 	clz	r3, r0
 800327a:	fab1 f281 	clz	r2, r1
 800327e:	eba2 0303 	sub.w	r3, r2, r3
 8003282:	f1c3 031f 	rsb	r3, r3, #31
 8003286:	a204      	add	r2, pc, #16	; (adr r2, 8003298 <__aeabi_uidiv+0x38>)
 8003288:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800328c:	f04f 0200 	mov.w	r2, #0
 8003290:	469f      	mov	pc, r3
 8003292:	bf00      	nop
 8003294:	f3af 8000 	nop.w
 8003298:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 800329c:	bf00      	nop
 800329e:	eb42 0202 	adc.w	r2, r2, r2
 80032a2:	bf28      	it	cs
 80032a4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 80032a8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 80032ac:	bf00      	nop
 80032ae:	eb42 0202 	adc.w	r2, r2, r2
 80032b2:	bf28      	it	cs
 80032b4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 80032b8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 80032bc:	bf00      	nop
 80032be:	eb42 0202 	adc.w	r2, r2, r2
 80032c2:	bf28      	it	cs
 80032c4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 80032c8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 80032cc:	bf00      	nop
 80032ce:	eb42 0202 	adc.w	r2, r2, r2
 80032d2:	bf28      	it	cs
 80032d4:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 80032d8:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 80032dc:	bf00      	nop
 80032de:	eb42 0202 	adc.w	r2, r2, r2
 80032e2:	bf28      	it	cs
 80032e4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 80032e8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 80032ec:	bf00      	nop
 80032ee:	eb42 0202 	adc.w	r2, r2, r2
 80032f2:	bf28      	it	cs
 80032f4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 80032f8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 80032fc:	bf00      	nop
 80032fe:	eb42 0202 	adc.w	r2, r2, r2
 8003302:	bf28      	it	cs
 8003304:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 8003308:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 800330c:	bf00      	nop
 800330e:	eb42 0202 	adc.w	r2, r2, r2
 8003312:	bf28      	it	cs
 8003314:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 8003318:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 800331c:	bf00      	nop
 800331e:	eb42 0202 	adc.w	r2, r2, r2
 8003322:	bf28      	it	cs
 8003324:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 8003328:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 800332c:	bf00      	nop
 800332e:	eb42 0202 	adc.w	r2, r2, r2
 8003332:	bf28      	it	cs
 8003334:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 8003338:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 800333c:	bf00      	nop
 800333e:	eb42 0202 	adc.w	r2, r2, r2
 8003342:	bf28      	it	cs
 8003344:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 8003348:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 800334c:	bf00      	nop
 800334e:	eb42 0202 	adc.w	r2, r2, r2
 8003352:	bf28      	it	cs
 8003354:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 8003358:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 800335c:	bf00      	nop
 800335e:	eb42 0202 	adc.w	r2, r2, r2
 8003362:	bf28      	it	cs
 8003364:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 8003368:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 800336c:	bf00      	nop
 800336e:	eb42 0202 	adc.w	r2, r2, r2
 8003372:	bf28      	it	cs
 8003374:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 8003378:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 800337c:	bf00      	nop
 800337e:	eb42 0202 	adc.w	r2, r2, r2
 8003382:	bf28      	it	cs
 8003384:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 8003388:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 800338c:	bf00      	nop
 800338e:	eb42 0202 	adc.w	r2, r2, r2
 8003392:	bf28      	it	cs
 8003394:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 8003398:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 800339c:	bf00      	nop
 800339e:	eb42 0202 	adc.w	r2, r2, r2
 80033a2:	bf28      	it	cs
 80033a4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 80033a8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 80033ac:	bf00      	nop
 80033ae:	eb42 0202 	adc.w	r2, r2, r2
 80033b2:	bf28      	it	cs
 80033b4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 80033b8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 80033bc:	bf00      	nop
 80033be:	eb42 0202 	adc.w	r2, r2, r2
 80033c2:	bf28      	it	cs
 80033c4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 80033c8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 80033cc:	bf00      	nop
 80033ce:	eb42 0202 	adc.w	r2, r2, r2
 80033d2:	bf28      	it	cs
 80033d4:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 80033d8:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 80033dc:	bf00      	nop
 80033de:	eb42 0202 	adc.w	r2, r2, r2
 80033e2:	bf28      	it	cs
 80033e4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 80033e8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 80033ec:	bf00      	nop
 80033ee:	eb42 0202 	adc.w	r2, r2, r2
 80033f2:	bf28      	it	cs
 80033f4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 80033f8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 80033fc:	bf00      	nop
 80033fe:	eb42 0202 	adc.w	r2, r2, r2
 8003402:	bf28      	it	cs
 8003404:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 8003408:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 800340c:	bf00      	nop
 800340e:	eb42 0202 	adc.w	r2, r2, r2
 8003412:	bf28      	it	cs
 8003414:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 8003418:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 800341c:	bf00      	nop
 800341e:	eb42 0202 	adc.w	r2, r2, r2
 8003422:	bf28      	it	cs
 8003424:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 8003428:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 800342c:	bf00      	nop
 800342e:	eb42 0202 	adc.w	r2, r2, r2
 8003432:	bf28      	it	cs
 8003434:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 8003438:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 800343c:	bf00      	nop
 800343e:	eb42 0202 	adc.w	r2, r2, r2
 8003442:	bf28      	it	cs
 8003444:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 8003448:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 800344c:	bf00      	nop
 800344e:	eb42 0202 	adc.w	r2, r2, r2
 8003452:	bf28      	it	cs
 8003454:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 8003458:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 800345c:	bf00      	nop
 800345e:	eb42 0202 	adc.w	r2, r2, r2
 8003462:	bf28      	it	cs
 8003464:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 8003468:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 800346c:	bf00      	nop
 800346e:	eb42 0202 	adc.w	r2, r2, r2
 8003472:	bf28      	it	cs
 8003474:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 8003478:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 800347c:	bf00      	nop
 800347e:	eb42 0202 	adc.w	r2, r2, r2
 8003482:	bf28      	it	cs
 8003484:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 8003488:	ebb0 0f01 	cmp.w	r0, r1
 800348c:	bf00      	nop
 800348e:	eb42 0202 	adc.w	r2, r2, r2
 8003492:	bf28      	it	cs
 8003494:	eba0 0001 	subcs.w	r0, r0, r1
 8003498:	4610      	mov	r0, r2
 800349a:	4770      	bx	lr
 800349c:	bf0c      	ite	eq
 800349e:	2001      	moveq	r0, #1
 80034a0:	2000      	movne	r0, #0
 80034a2:	4770      	bx	lr
 80034a4:	fab1 f281 	clz	r2, r1
 80034a8:	f1c2 021f 	rsb	r2, r2, #31
 80034ac:	fa20 f002 	lsr.w	r0, r0, r2
 80034b0:	4770      	bx	lr
 80034b2:	b108      	cbz	r0, 80034b8 <__aeabi_uidiv+0x258>
 80034b4:	f04f 30ff 	mov.w	r0, #4294967295
 80034b8:	f000 b966 	b.w	8003788 <__aeabi_idiv0>

080034bc <__aeabi_uidivmod>:
 80034bc:	2900      	cmp	r1, #0
 80034be:	d0f8      	beq.n	80034b2 <__aeabi_uidiv+0x252>
 80034c0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 80034c4:	f7ff fecc 	bl	8003260 <__aeabi_uidiv>
 80034c8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 80034cc:	fb02 f300 	mul.w	r3, r2, r0
 80034d0:	eba1 0103 	sub.w	r1, r1, r3
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop

080034d8 <__aeabi_idiv>:
 80034d8:	2900      	cmp	r1, #0
 80034da:	f000 813e 	beq.w	800375a <.divsi3_nodiv0+0x27c>

080034de <.divsi3_nodiv0>:
 80034de:	ea80 0c01 	eor.w	ip, r0, r1
 80034e2:	bf48      	it	mi
 80034e4:	4249      	negmi	r1, r1
 80034e6:	1e4a      	subs	r2, r1, #1
 80034e8:	f000 811f 	beq.w	800372a <.divsi3_nodiv0+0x24c>
 80034ec:	1c03      	adds	r3, r0, #0
 80034ee:	bf48      	it	mi
 80034f0:	4243      	negmi	r3, r0
 80034f2:	428b      	cmp	r3, r1
 80034f4:	f240 811e 	bls.w	8003734 <.divsi3_nodiv0+0x256>
 80034f8:	4211      	tst	r1, r2
 80034fa:	f000 8123 	beq.w	8003744 <.divsi3_nodiv0+0x266>
 80034fe:	fab3 f283 	clz	r2, r3
 8003502:	fab1 f081 	clz	r0, r1
 8003506:	eba0 0202 	sub.w	r2, r0, r2
 800350a:	f1c2 021f 	rsb	r2, r2, #31
 800350e:	a004      	add	r0, pc, #16	; (adr r0, 8003520 <.divsi3_nodiv0+0x42>)
 8003510:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8003514:	f04f 0000 	mov.w	r0, #0
 8003518:	4697      	mov	pc, r2
 800351a:	bf00      	nop
 800351c:	f3af 8000 	nop.w
 8003520:	ebb3 7fc1 	cmp.w	r3, r1, lsl #31
 8003524:	bf00      	nop
 8003526:	eb40 0000 	adc.w	r0, r0, r0
 800352a:	bf28      	it	cs
 800352c:	eba3 73c1 	subcs.w	r3, r3, r1, lsl #31
 8003530:	ebb3 7f81 	cmp.w	r3, r1, lsl #30
 8003534:	bf00      	nop
 8003536:	eb40 0000 	adc.w	r0, r0, r0
 800353a:	bf28      	it	cs
 800353c:	eba3 7381 	subcs.w	r3, r3, r1, lsl #30
 8003540:	ebb3 7f41 	cmp.w	r3, r1, lsl #29
 8003544:	bf00      	nop
 8003546:	eb40 0000 	adc.w	r0, r0, r0
 800354a:	bf28      	it	cs
 800354c:	eba3 7341 	subcs.w	r3, r3, r1, lsl #29
 8003550:	ebb3 7f01 	cmp.w	r3, r1, lsl #28
 8003554:	bf00      	nop
 8003556:	eb40 0000 	adc.w	r0, r0, r0
 800355a:	bf28      	it	cs
 800355c:	eba3 7301 	subcs.w	r3, r3, r1, lsl #28
 8003560:	ebb3 6fc1 	cmp.w	r3, r1, lsl #27
 8003564:	bf00      	nop
 8003566:	eb40 0000 	adc.w	r0, r0, r0
 800356a:	bf28      	it	cs
 800356c:	eba3 63c1 	subcs.w	r3, r3, r1, lsl #27
 8003570:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 8003574:	bf00      	nop
 8003576:	eb40 0000 	adc.w	r0, r0, r0
 800357a:	bf28      	it	cs
 800357c:	eba3 6381 	subcs.w	r3, r3, r1, lsl #26
 8003580:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
 8003584:	bf00      	nop
 8003586:	eb40 0000 	adc.w	r0, r0, r0
 800358a:	bf28      	it	cs
 800358c:	eba3 6341 	subcs.w	r3, r3, r1, lsl #25
 8003590:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 8003594:	bf00      	nop
 8003596:	eb40 0000 	adc.w	r0, r0, r0
 800359a:	bf28      	it	cs
 800359c:	eba3 6301 	subcs.w	r3, r3, r1, lsl #24
 80035a0:	ebb3 5fc1 	cmp.w	r3, r1, lsl #23
 80035a4:	bf00      	nop
 80035a6:	eb40 0000 	adc.w	r0, r0, r0
 80035aa:	bf28      	it	cs
 80035ac:	eba3 53c1 	subcs.w	r3, r3, r1, lsl #23
 80035b0:	ebb3 5f81 	cmp.w	r3, r1, lsl #22
 80035b4:	bf00      	nop
 80035b6:	eb40 0000 	adc.w	r0, r0, r0
 80035ba:	bf28      	it	cs
 80035bc:	eba3 5381 	subcs.w	r3, r3, r1, lsl #22
 80035c0:	ebb3 5f41 	cmp.w	r3, r1, lsl #21
 80035c4:	bf00      	nop
 80035c6:	eb40 0000 	adc.w	r0, r0, r0
 80035ca:	bf28      	it	cs
 80035cc:	eba3 5341 	subcs.w	r3, r3, r1, lsl #21
 80035d0:	ebb3 5f01 	cmp.w	r3, r1, lsl #20
 80035d4:	bf00      	nop
 80035d6:	eb40 0000 	adc.w	r0, r0, r0
 80035da:	bf28      	it	cs
 80035dc:	eba3 5301 	subcs.w	r3, r3, r1, lsl #20
 80035e0:	ebb3 4fc1 	cmp.w	r3, r1, lsl #19
 80035e4:	bf00      	nop
 80035e6:	eb40 0000 	adc.w	r0, r0, r0
 80035ea:	bf28      	it	cs
 80035ec:	eba3 43c1 	subcs.w	r3, r3, r1, lsl #19
 80035f0:	ebb3 4f81 	cmp.w	r3, r1, lsl #18
 80035f4:	bf00      	nop
 80035f6:	eb40 0000 	adc.w	r0, r0, r0
 80035fa:	bf28      	it	cs
 80035fc:	eba3 4381 	subcs.w	r3, r3, r1, lsl #18
 8003600:	ebb3 4f41 	cmp.w	r3, r1, lsl #17
 8003604:	bf00      	nop
 8003606:	eb40 0000 	adc.w	r0, r0, r0
 800360a:	bf28      	it	cs
 800360c:	eba3 4341 	subcs.w	r3, r3, r1, lsl #17
 8003610:	ebb3 4f01 	cmp.w	r3, r1, lsl #16
 8003614:	bf00      	nop
 8003616:	eb40 0000 	adc.w	r0, r0, r0
 800361a:	bf28      	it	cs
 800361c:	eba3 4301 	subcs.w	r3, r3, r1, lsl #16
 8003620:	ebb3 3fc1 	cmp.w	r3, r1, lsl #15
 8003624:	bf00      	nop
 8003626:	eb40 0000 	adc.w	r0, r0, r0
 800362a:	bf28      	it	cs
 800362c:	eba3 33c1 	subcs.w	r3, r3, r1, lsl #15
 8003630:	ebb3 3f81 	cmp.w	r3, r1, lsl #14
 8003634:	bf00      	nop
 8003636:	eb40 0000 	adc.w	r0, r0, r0
 800363a:	bf28      	it	cs
 800363c:	eba3 3381 	subcs.w	r3, r3, r1, lsl #14
 8003640:	ebb3 3f41 	cmp.w	r3, r1, lsl #13
 8003644:	bf00      	nop
 8003646:	eb40 0000 	adc.w	r0, r0, r0
 800364a:	bf28      	it	cs
 800364c:	eba3 3341 	subcs.w	r3, r3, r1, lsl #13
 8003650:	ebb3 3f01 	cmp.w	r3, r1, lsl #12
 8003654:	bf00      	nop
 8003656:	eb40 0000 	adc.w	r0, r0, r0
 800365a:	bf28      	it	cs
 800365c:	eba3 3301 	subcs.w	r3, r3, r1, lsl #12
 8003660:	ebb3 2fc1 	cmp.w	r3, r1, lsl #11
 8003664:	bf00      	nop
 8003666:	eb40 0000 	adc.w	r0, r0, r0
 800366a:	bf28      	it	cs
 800366c:	eba3 23c1 	subcs.w	r3, r3, r1, lsl #11
 8003670:	ebb3 2f81 	cmp.w	r3, r1, lsl #10
 8003674:	bf00      	nop
 8003676:	eb40 0000 	adc.w	r0, r0, r0
 800367a:	bf28      	it	cs
 800367c:	eba3 2381 	subcs.w	r3, r3, r1, lsl #10
 8003680:	ebb3 2f41 	cmp.w	r3, r1, lsl #9
 8003684:	bf00      	nop
 8003686:	eb40 0000 	adc.w	r0, r0, r0
 800368a:	bf28      	it	cs
 800368c:	eba3 2341 	subcs.w	r3, r3, r1, lsl #9
 8003690:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
 8003694:	bf00      	nop
 8003696:	eb40 0000 	adc.w	r0, r0, r0
 800369a:	bf28      	it	cs
 800369c:	eba3 2301 	subcs.w	r3, r3, r1, lsl #8
 80036a0:	ebb3 1fc1 	cmp.w	r3, r1, lsl #7
 80036a4:	bf00      	nop
 80036a6:	eb40 0000 	adc.w	r0, r0, r0
 80036aa:	bf28      	it	cs
 80036ac:	eba3 13c1 	subcs.w	r3, r3, r1, lsl #7
 80036b0:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80036b4:	bf00      	nop
 80036b6:	eb40 0000 	adc.w	r0, r0, r0
 80036ba:	bf28      	it	cs
 80036bc:	eba3 1381 	subcs.w	r3, r3, r1, lsl #6
 80036c0:	ebb3 1f41 	cmp.w	r3, r1, lsl #5
 80036c4:	bf00      	nop
 80036c6:	eb40 0000 	adc.w	r0, r0, r0
 80036ca:	bf28      	it	cs
 80036cc:	eba3 1341 	subcs.w	r3, r3, r1, lsl #5
 80036d0:	ebb3 1f01 	cmp.w	r3, r1, lsl #4
 80036d4:	bf00      	nop
 80036d6:	eb40 0000 	adc.w	r0, r0, r0
 80036da:	bf28      	it	cs
 80036dc:	eba3 1301 	subcs.w	r3, r3, r1, lsl #4
 80036e0:	ebb3 0fc1 	cmp.w	r3, r1, lsl #3
 80036e4:	bf00      	nop
 80036e6:	eb40 0000 	adc.w	r0, r0, r0
 80036ea:	bf28      	it	cs
 80036ec:	eba3 03c1 	subcs.w	r3, r3, r1, lsl #3
 80036f0:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
 80036f4:	bf00      	nop
 80036f6:	eb40 0000 	adc.w	r0, r0, r0
 80036fa:	bf28      	it	cs
 80036fc:	eba3 0381 	subcs.w	r3, r3, r1, lsl #2
 8003700:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 8003704:	bf00      	nop
 8003706:	eb40 0000 	adc.w	r0, r0, r0
 800370a:	bf28      	it	cs
 800370c:	eba3 0341 	subcs.w	r3, r3, r1, lsl #1
 8003710:	ebb3 0f01 	cmp.w	r3, r1
 8003714:	bf00      	nop
 8003716:	eb40 0000 	adc.w	r0, r0, r0
 800371a:	bf28      	it	cs
 800371c:	eba3 0301 	subcs.w	r3, r3, r1
 8003720:	f1bc 0f00 	cmp.w	ip, #0
 8003724:	bf48      	it	mi
 8003726:	4240      	negmi	r0, r0
 8003728:	4770      	bx	lr
 800372a:	ea9c 0f00 	teq	ip, r0
 800372e:	bf48      	it	mi
 8003730:	4240      	negmi	r0, r0
 8003732:	4770      	bx	lr
 8003734:	bf38      	it	cc
 8003736:	2000      	movcc	r0, #0
 8003738:	bf04      	itt	eq
 800373a:	ea4f 70ec 	moveq.w	r0, ip, asr #31
 800373e:	f040 0001 	orreq.w	r0, r0, #1
 8003742:	4770      	bx	lr
 8003744:	fab1 f281 	clz	r2, r1
 8003748:	f1c2 021f 	rsb	r2, r2, #31
 800374c:	f1bc 0f00 	cmp.w	ip, #0
 8003750:	fa23 f002 	lsr.w	r0, r3, r2
 8003754:	bf48      	it	mi
 8003756:	4240      	negmi	r0, r0
 8003758:	4770      	bx	lr
 800375a:	2800      	cmp	r0, #0
 800375c:	bfc8      	it	gt
 800375e:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
 8003762:	bfb8      	it	lt
 8003764:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
 8003768:	f000 b80e 	b.w	8003788 <__aeabi_idiv0>

0800376c <__aeabi_idivmod>:
 800376c:	2900      	cmp	r1, #0
 800376e:	d0f4      	beq.n	800375a <.divsi3_nodiv0+0x27c>
 8003770:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 8003774:	f7ff feb3 	bl	80034de <.divsi3_nodiv0>
 8003778:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 800377c:	fb02 f300 	mul.w	r3, r2, r0
 8003780:	eba1 0103 	sub.w	r1, r1, r3
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop

08003788 <__aeabi_idiv0>:
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop

0800378c <__aeabi_drsub>:
 800378c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8003790:	e002      	b.n	8003798 <__adddf3>
 8003792:	bf00      	nop

08003794 <__aeabi_dsub>:
 8003794:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08003798 <__adddf3>:
 8003798:	b530      	push	{r4, r5, lr}
 800379a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800379e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80037a2:	ea94 0f05 	teq	r4, r5
 80037a6:	bf08      	it	eq
 80037a8:	ea90 0f02 	teqeq	r0, r2
 80037ac:	bf1f      	itttt	ne
 80037ae:	ea54 0c00 	orrsne.w	ip, r4, r0
 80037b2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80037b6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80037ba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80037be:	f000 80e2 	beq.w	8003986 <__adddf3+0x1ee>
 80037c2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80037c6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80037ca:	bfb8      	it	lt
 80037cc:	426d      	neglt	r5, r5
 80037ce:	dd0c      	ble.n	80037ea <__adddf3+0x52>
 80037d0:	442c      	add	r4, r5
 80037d2:	ea80 0202 	eor.w	r2, r0, r2
 80037d6:	ea81 0303 	eor.w	r3, r1, r3
 80037da:	ea82 0000 	eor.w	r0, r2, r0
 80037de:	ea83 0101 	eor.w	r1, r3, r1
 80037e2:	ea80 0202 	eor.w	r2, r0, r2
 80037e6:	ea81 0303 	eor.w	r3, r1, r3
 80037ea:	2d36      	cmp	r5, #54	; 0x36
 80037ec:	bf88      	it	hi
 80037ee:	bd30      	pophi	{r4, r5, pc}
 80037f0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80037f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80037f8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80037fc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8003800:	d002      	beq.n	8003808 <__adddf3+0x70>
 8003802:	4240      	negs	r0, r0
 8003804:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003808:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800380c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003810:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8003814:	d002      	beq.n	800381c <__adddf3+0x84>
 8003816:	4252      	negs	r2, r2
 8003818:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800381c:	ea94 0f05 	teq	r4, r5
 8003820:	f000 80a7 	beq.w	8003972 <__adddf3+0x1da>
 8003824:	f1a4 0401 	sub.w	r4, r4, #1
 8003828:	f1d5 0e20 	rsbs	lr, r5, #32
 800382c:	db0d      	blt.n	800384a <__adddf3+0xb2>
 800382e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8003832:	fa22 f205 	lsr.w	r2, r2, r5
 8003836:	1880      	adds	r0, r0, r2
 8003838:	f141 0100 	adc.w	r1, r1, #0
 800383c:	fa03 f20e 	lsl.w	r2, r3, lr
 8003840:	1880      	adds	r0, r0, r2
 8003842:	fa43 f305 	asr.w	r3, r3, r5
 8003846:	4159      	adcs	r1, r3
 8003848:	e00e      	b.n	8003868 <__adddf3+0xd0>
 800384a:	f1a5 0520 	sub.w	r5, r5, #32
 800384e:	f10e 0e20 	add.w	lr, lr, #32
 8003852:	2a01      	cmp	r2, #1
 8003854:	fa03 fc0e 	lsl.w	ip, r3, lr
 8003858:	bf28      	it	cs
 800385a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800385e:	fa43 f305 	asr.w	r3, r3, r5
 8003862:	18c0      	adds	r0, r0, r3
 8003864:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8003868:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800386c:	d507      	bpl.n	800387e <__adddf3+0xe6>
 800386e:	f04f 0e00 	mov.w	lr, #0
 8003872:	f1dc 0c00 	rsbs	ip, ip, #0
 8003876:	eb7e 0000 	sbcs.w	r0, lr, r0
 800387a:	eb6e 0101 	sbc.w	r1, lr, r1
 800387e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8003882:	d31b      	bcc.n	80038bc <__adddf3+0x124>
 8003884:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8003888:	d30c      	bcc.n	80038a4 <__adddf3+0x10c>
 800388a:	0849      	lsrs	r1, r1, #1
 800388c:	ea5f 0030 	movs.w	r0, r0, rrx
 8003890:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8003894:	f104 0401 	add.w	r4, r4, #1
 8003898:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800389c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80038a0:	f080 809a 	bcs.w	80039d8 <__adddf3+0x240>
 80038a4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80038a8:	bf08      	it	eq
 80038aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80038ae:	f150 0000 	adcs.w	r0, r0, #0
 80038b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80038b6:	ea41 0105 	orr.w	r1, r1, r5
 80038ba:	bd30      	pop	{r4, r5, pc}
 80038bc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80038c0:	4140      	adcs	r0, r0
 80038c2:	eb41 0101 	adc.w	r1, r1, r1
 80038c6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80038ca:	f1a4 0401 	sub.w	r4, r4, #1
 80038ce:	d1e9      	bne.n	80038a4 <__adddf3+0x10c>
 80038d0:	f091 0f00 	teq	r1, #0
 80038d4:	bf04      	itt	eq
 80038d6:	4601      	moveq	r1, r0
 80038d8:	2000      	moveq	r0, #0
 80038da:	fab1 f381 	clz	r3, r1
 80038de:	bf08      	it	eq
 80038e0:	3320      	addeq	r3, #32
 80038e2:	f1a3 030b 	sub.w	r3, r3, #11
 80038e6:	f1b3 0220 	subs.w	r2, r3, #32
 80038ea:	da0c      	bge.n	8003906 <__adddf3+0x16e>
 80038ec:	320c      	adds	r2, #12
 80038ee:	dd08      	ble.n	8003902 <__adddf3+0x16a>
 80038f0:	f102 0c14 	add.w	ip, r2, #20
 80038f4:	f1c2 020c 	rsb	r2, r2, #12
 80038f8:	fa01 f00c 	lsl.w	r0, r1, ip
 80038fc:	fa21 f102 	lsr.w	r1, r1, r2
 8003900:	e00c      	b.n	800391c <__adddf3+0x184>
 8003902:	f102 0214 	add.w	r2, r2, #20
 8003906:	bfd8      	it	le
 8003908:	f1c2 0c20 	rsble	ip, r2, #32
 800390c:	fa01 f102 	lsl.w	r1, r1, r2
 8003910:	fa20 fc0c 	lsr.w	ip, r0, ip
 8003914:	bfdc      	itt	le
 8003916:	ea41 010c 	orrle.w	r1, r1, ip
 800391a:	4090      	lslle	r0, r2
 800391c:	1ae4      	subs	r4, r4, r3
 800391e:	bfa2      	ittt	ge
 8003920:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8003924:	4329      	orrge	r1, r5
 8003926:	bd30      	popge	{r4, r5, pc}
 8003928:	ea6f 0404 	mvn.w	r4, r4
 800392c:	3c1f      	subs	r4, #31
 800392e:	da1c      	bge.n	800396a <__adddf3+0x1d2>
 8003930:	340c      	adds	r4, #12
 8003932:	dc0e      	bgt.n	8003952 <__adddf3+0x1ba>
 8003934:	f104 0414 	add.w	r4, r4, #20
 8003938:	f1c4 0220 	rsb	r2, r4, #32
 800393c:	fa20 f004 	lsr.w	r0, r0, r4
 8003940:	fa01 f302 	lsl.w	r3, r1, r2
 8003944:	ea40 0003 	orr.w	r0, r0, r3
 8003948:	fa21 f304 	lsr.w	r3, r1, r4
 800394c:	ea45 0103 	orr.w	r1, r5, r3
 8003950:	bd30      	pop	{r4, r5, pc}
 8003952:	f1c4 040c 	rsb	r4, r4, #12
 8003956:	f1c4 0220 	rsb	r2, r4, #32
 800395a:	fa20 f002 	lsr.w	r0, r0, r2
 800395e:	fa01 f304 	lsl.w	r3, r1, r4
 8003962:	ea40 0003 	orr.w	r0, r0, r3
 8003966:	4629      	mov	r1, r5
 8003968:	bd30      	pop	{r4, r5, pc}
 800396a:	fa21 f004 	lsr.w	r0, r1, r4
 800396e:	4629      	mov	r1, r5
 8003970:	bd30      	pop	{r4, r5, pc}
 8003972:	f094 0f00 	teq	r4, #0
 8003976:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800397a:	bf06      	itte	eq
 800397c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8003980:	3401      	addeq	r4, #1
 8003982:	3d01      	subne	r5, #1
 8003984:	e74e      	b.n	8003824 <__adddf3+0x8c>
 8003986:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800398a:	bf18      	it	ne
 800398c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8003990:	d029      	beq.n	80039e6 <__adddf3+0x24e>
 8003992:	ea94 0f05 	teq	r4, r5
 8003996:	bf08      	it	eq
 8003998:	ea90 0f02 	teqeq	r0, r2
 800399c:	d005      	beq.n	80039aa <__adddf3+0x212>
 800399e:	ea54 0c00 	orrs.w	ip, r4, r0
 80039a2:	bf04      	itt	eq
 80039a4:	4619      	moveq	r1, r3
 80039a6:	4610      	moveq	r0, r2
 80039a8:	bd30      	pop	{r4, r5, pc}
 80039aa:	ea91 0f03 	teq	r1, r3
 80039ae:	bf1e      	ittt	ne
 80039b0:	2100      	movne	r1, #0
 80039b2:	2000      	movne	r0, #0
 80039b4:	bd30      	popne	{r4, r5, pc}
 80039b6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80039ba:	d105      	bne.n	80039c8 <__adddf3+0x230>
 80039bc:	0040      	lsls	r0, r0, #1
 80039be:	4149      	adcs	r1, r1
 80039c0:	bf28      	it	cs
 80039c2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80039c6:	bd30      	pop	{r4, r5, pc}
 80039c8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80039cc:	bf3c      	itt	cc
 80039ce:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80039d2:	bd30      	popcc	{r4, r5, pc}
 80039d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80039d8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80039dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80039e0:	f04f 0000 	mov.w	r0, #0
 80039e4:	bd30      	pop	{r4, r5, pc}
 80039e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80039ea:	bf1a      	itte	ne
 80039ec:	4619      	movne	r1, r3
 80039ee:	4610      	movne	r0, r2
 80039f0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80039f4:	bf1c      	itt	ne
 80039f6:	460b      	movne	r3, r1
 80039f8:	4602      	movne	r2, r0
 80039fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80039fe:	bf06      	itte	eq
 8003a00:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8003a04:	ea91 0f03 	teqeq	r1, r3
 8003a08:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8003a0c:	bd30      	pop	{r4, r5, pc}
 8003a0e:	bf00      	nop

08003a10 <__aeabi_ui2d>:
 8003a10:	f090 0f00 	teq	r0, #0
 8003a14:	bf04      	itt	eq
 8003a16:	2100      	moveq	r1, #0
 8003a18:	4770      	bxeq	lr
 8003a1a:	b530      	push	{r4, r5, lr}
 8003a1c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003a20:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003a24:	f04f 0500 	mov.w	r5, #0
 8003a28:	f04f 0100 	mov.w	r1, #0
 8003a2c:	e750      	b.n	80038d0 <__adddf3+0x138>
 8003a2e:	bf00      	nop

08003a30 <__aeabi_i2d>:
 8003a30:	f090 0f00 	teq	r0, #0
 8003a34:	bf04      	itt	eq
 8003a36:	2100      	moveq	r1, #0
 8003a38:	4770      	bxeq	lr
 8003a3a:	b530      	push	{r4, r5, lr}
 8003a3c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003a40:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003a44:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8003a48:	bf48      	it	mi
 8003a4a:	4240      	negmi	r0, r0
 8003a4c:	f04f 0100 	mov.w	r1, #0
 8003a50:	e73e      	b.n	80038d0 <__adddf3+0x138>
 8003a52:	bf00      	nop

08003a54 <__aeabi_f2d>:
 8003a54:	0042      	lsls	r2, r0, #1
 8003a56:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8003a5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8003a5e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8003a62:	bf1f      	itttt	ne
 8003a64:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8003a68:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003a6c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8003a70:	4770      	bxne	lr
 8003a72:	f092 0f00 	teq	r2, #0
 8003a76:	bf14      	ite	ne
 8003a78:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8003a7c:	4770      	bxeq	lr
 8003a7e:	b530      	push	{r4, r5, lr}
 8003a80:	f44f 7460 	mov.w	r4, #896	; 0x380
 8003a84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8003a88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003a8c:	e720      	b.n	80038d0 <__adddf3+0x138>
 8003a8e:	bf00      	nop

08003a90 <__aeabi_ul2d>:
 8003a90:	ea50 0201 	orrs.w	r2, r0, r1
 8003a94:	bf08      	it	eq
 8003a96:	4770      	bxeq	lr
 8003a98:	b530      	push	{r4, r5, lr}
 8003a9a:	f04f 0500 	mov.w	r5, #0
 8003a9e:	e00a      	b.n	8003ab6 <__aeabi_l2d+0x16>

08003aa0 <__aeabi_l2d>:
 8003aa0:	ea50 0201 	orrs.w	r2, r0, r1
 8003aa4:	bf08      	it	eq
 8003aa6:	4770      	bxeq	lr
 8003aa8:	b530      	push	{r4, r5, lr}
 8003aaa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8003aae:	d502      	bpl.n	8003ab6 <__aeabi_l2d+0x16>
 8003ab0:	4240      	negs	r0, r0
 8003ab2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8003ab6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8003aba:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8003abe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8003ac2:	f43f aedc 	beq.w	800387e <__adddf3+0xe6>
 8003ac6:	f04f 0203 	mov.w	r2, #3
 8003aca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003ace:	bf18      	it	ne
 8003ad0:	3203      	addne	r2, #3
 8003ad2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8003ad6:	bf18      	it	ne
 8003ad8:	3203      	addne	r2, #3
 8003ada:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8003ade:	f1c2 0320 	rsb	r3, r2, #32
 8003ae2:	fa00 fc03 	lsl.w	ip, r0, r3
 8003ae6:	fa20 f002 	lsr.w	r0, r0, r2
 8003aea:	fa01 fe03 	lsl.w	lr, r1, r3
 8003aee:	ea40 000e 	orr.w	r0, r0, lr
 8003af2:	fa21 f102 	lsr.w	r1, r1, r2
 8003af6:	4414      	add	r4, r2
 8003af8:	e6c1      	b.n	800387e <__adddf3+0xe6>
 8003afa:	bf00      	nop

08003afc <__aeabi_dmul>:
 8003afc:	b570      	push	{r4, r5, r6, lr}
 8003afe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003b02:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003b06:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003b0a:	bf1d      	ittte	ne
 8003b0c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003b10:	ea94 0f0c 	teqne	r4, ip
 8003b14:	ea95 0f0c 	teqne	r5, ip
 8003b18:	f000 f8de 	bleq	8003cd8 <__aeabi_dmul+0x1dc>
 8003b1c:	442c      	add	r4, r5
 8003b1e:	ea81 0603 	eor.w	r6, r1, r3
 8003b22:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8003b26:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8003b2a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8003b2e:	bf18      	it	ne
 8003b30:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8003b34:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003b38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b3c:	d038      	beq.n	8003bb0 <__aeabi_dmul+0xb4>
 8003b3e:	fba0 ce02 	umull	ip, lr, r0, r2
 8003b42:	f04f 0500 	mov.w	r5, #0
 8003b46:	fbe1 e502 	umlal	lr, r5, r1, r2
 8003b4a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8003b4e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8003b52:	f04f 0600 	mov.w	r6, #0
 8003b56:	fbe1 5603 	umlal	r5, r6, r1, r3
 8003b5a:	f09c 0f00 	teq	ip, #0
 8003b5e:	bf18      	it	ne
 8003b60:	f04e 0e01 	orrne.w	lr, lr, #1
 8003b64:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8003b68:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8003b6c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8003b70:	d204      	bcs.n	8003b7c <__aeabi_dmul+0x80>
 8003b72:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8003b76:	416d      	adcs	r5, r5
 8003b78:	eb46 0606 	adc.w	r6, r6, r6
 8003b7c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8003b80:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003b84:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8003b88:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003b8c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8003b90:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003b94:	bf88      	it	hi
 8003b96:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003b9a:	d81e      	bhi.n	8003bda <__aeabi_dmul+0xde>
 8003b9c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8003ba0:	bf08      	it	eq
 8003ba2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8003ba6:	f150 0000 	adcs.w	r0, r0, #0
 8003baa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003bae:	bd70      	pop	{r4, r5, r6, pc}
 8003bb0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8003bb4:	ea46 0101 	orr.w	r1, r6, r1
 8003bb8:	ea40 0002 	orr.w	r0, r0, r2
 8003bbc:	ea81 0103 	eor.w	r1, r1, r3
 8003bc0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003bc4:	bfc2      	ittt	gt
 8003bc6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003bca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003bce:	bd70      	popgt	{r4, r5, r6, pc}
 8003bd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003bd4:	f04f 0e00 	mov.w	lr, #0
 8003bd8:	3c01      	subs	r4, #1
 8003bda:	f300 80ab 	bgt.w	8003d34 <__aeabi_dmul+0x238>
 8003bde:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8003be2:	bfde      	ittt	le
 8003be4:	2000      	movle	r0, #0
 8003be6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8003bea:	bd70      	pople	{r4, r5, r6, pc}
 8003bec:	f1c4 0400 	rsb	r4, r4, #0
 8003bf0:	3c20      	subs	r4, #32
 8003bf2:	da35      	bge.n	8003c60 <__aeabi_dmul+0x164>
 8003bf4:	340c      	adds	r4, #12
 8003bf6:	dc1b      	bgt.n	8003c30 <__aeabi_dmul+0x134>
 8003bf8:	f104 0414 	add.w	r4, r4, #20
 8003bfc:	f1c4 0520 	rsb	r5, r4, #32
 8003c00:	fa00 f305 	lsl.w	r3, r0, r5
 8003c04:	fa20 f004 	lsr.w	r0, r0, r4
 8003c08:	fa01 f205 	lsl.w	r2, r1, r5
 8003c0c:	ea40 0002 	orr.w	r0, r0, r2
 8003c10:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8003c14:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003c18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003c1c:	fa21 f604 	lsr.w	r6, r1, r4
 8003c20:	eb42 0106 	adc.w	r1, r2, r6
 8003c24:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003c28:	bf08      	it	eq
 8003c2a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003c2e:	bd70      	pop	{r4, r5, r6, pc}
 8003c30:	f1c4 040c 	rsb	r4, r4, #12
 8003c34:	f1c4 0520 	rsb	r5, r4, #32
 8003c38:	fa00 f304 	lsl.w	r3, r0, r4
 8003c3c:	fa20 f005 	lsr.w	r0, r0, r5
 8003c40:	fa01 f204 	lsl.w	r2, r1, r4
 8003c44:	ea40 0002 	orr.w	r0, r0, r2
 8003c48:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003c4c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003c50:	f141 0100 	adc.w	r1, r1, #0
 8003c54:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003c58:	bf08      	it	eq
 8003c5a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003c5e:	bd70      	pop	{r4, r5, r6, pc}
 8003c60:	f1c4 0520 	rsb	r5, r4, #32
 8003c64:	fa00 f205 	lsl.w	r2, r0, r5
 8003c68:	ea4e 0e02 	orr.w	lr, lr, r2
 8003c6c:	fa20 f304 	lsr.w	r3, r0, r4
 8003c70:	fa01 f205 	lsl.w	r2, r1, r5
 8003c74:	ea43 0302 	orr.w	r3, r3, r2
 8003c78:	fa21 f004 	lsr.w	r0, r1, r4
 8003c7c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003c80:	fa21 f204 	lsr.w	r2, r1, r4
 8003c84:	ea20 0002 	bic.w	r0, r0, r2
 8003c88:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003c8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003c90:	bf08      	it	eq
 8003c92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003c96:	bd70      	pop	{r4, r5, r6, pc}
 8003c98:	f094 0f00 	teq	r4, #0
 8003c9c:	d10f      	bne.n	8003cbe <__aeabi_dmul+0x1c2>
 8003c9e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8003ca2:	0040      	lsls	r0, r0, #1
 8003ca4:	eb41 0101 	adc.w	r1, r1, r1
 8003ca8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003cac:	bf08      	it	eq
 8003cae:	3c01      	subeq	r4, #1
 8003cb0:	d0f7      	beq.n	8003ca2 <__aeabi_dmul+0x1a6>
 8003cb2:	ea41 0106 	orr.w	r1, r1, r6
 8003cb6:	f095 0f00 	teq	r5, #0
 8003cba:	bf18      	it	ne
 8003cbc:	4770      	bxne	lr
 8003cbe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8003cc2:	0052      	lsls	r2, r2, #1
 8003cc4:	eb43 0303 	adc.w	r3, r3, r3
 8003cc8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003ccc:	bf08      	it	eq
 8003cce:	3d01      	subeq	r5, #1
 8003cd0:	d0f7      	beq.n	8003cc2 <__aeabi_dmul+0x1c6>
 8003cd2:	ea43 0306 	orr.w	r3, r3, r6
 8003cd6:	4770      	bx	lr
 8003cd8:	ea94 0f0c 	teq	r4, ip
 8003cdc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003ce0:	bf18      	it	ne
 8003ce2:	ea95 0f0c 	teqne	r5, ip
 8003ce6:	d00c      	beq.n	8003d02 <__aeabi_dmul+0x206>
 8003ce8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003cec:	bf18      	it	ne
 8003cee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003cf2:	d1d1      	bne.n	8003c98 <__aeabi_dmul+0x19c>
 8003cf4:	ea81 0103 	eor.w	r1, r1, r3
 8003cf8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003cfc:	f04f 0000 	mov.w	r0, #0
 8003d00:	bd70      	pop	{r4, r5, r6, pc}
 8003d02:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003d06:	bf06      	itte	eq
 8003d08:	4610      	moveq	r0, r2
 8003d0a:	4619      	moveq	r1, r3
 8003d0c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003d10:	d019      	beq.n	8003d46 <__aeabi_dmul+0x24a>
 8003d12:	ea94 0f0c 	teq	r4, ip
 8003d16:	d102      	bne.n	8003d1e <__aeabi_dmul+0x222>
 8003d18:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8003d1c:	d113      	bne.n	8003d46 <__aeabi_dmul+0x24a>
 8003d1e:	ea95 0f0c 	teq	r5, ip
 8003d22:	d105      	bne.n	8003d30 <__aeabi_dmul+0x234>
 8003d24:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8003d28:	bf1c      	itt	ne
 8003d2a:	4610      	movne	r0, r2
 8003d2c:	4619      	movne	r1, r3
 8003d2e:	d10a      	bne.n	8003d46 <__aeabi_dmul+0x24a>
 8003d30:	ea81 0103 	eor.w	r1, r1, r3
 8003d34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003d38:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003d3c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003d40:	f04f 0000 	mov.w	r0, #0
 8003d44:	bd70      	pop	{r4, r5, r6, pc}
 8003d46:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003d4a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8003d4e:	bd70      	pop	{r4, r5, r6, pc}

08003d50 <__aeabi_ddiv>:
 8003d50:	b570      	push	{r4, r5, r6, lr}
 8003d52:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8003d56:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8003d5a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003d5e:	bf1d      	ittte	ne
 8003d60:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003d64:	ea94 0f0c 	teqne	r4, ip
 8003d68:	ea95 0f0c 	teqne	r5, ip
 8003d6c:	f000 f8a7 	bleq	8003ebe <__aeabi_ddiv+0x16e>
 8003d70:	eba4 0405 	sub.w	r4, r4, r5
 8003d74:	ea81 0e03 	eor.w	lr, r1, r3
 8003d78:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003d7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003d80:	f000 8088 	beq.w	8003e94 <__aeabi_ddiv+0x144>
 8003d84:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8003d88:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8003d8c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8003d90:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003d94:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003d98:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003d9c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8003da0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003da4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8003da8:	429d      	cmp	r5, r3
 8003daa:	bf08      	it	eq
 8003dac:	4296      	cmpeq	r6, r2
 8003dae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8003db2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8003db6:	d202      	bcs.n	8003dbe <__aeabi_ddiv+0x6e>
 8003db8:	085b      	lsrs	r3, r3, #1
 8003dba:	ea4f 0232 	mov.w	r2, r2, rrx
 8003dbe:	1ab6      	subs	r6, r6, r2
 8003dc0:	eb65 0503 	sbc.w	r5, r5, r3
 8003dc4:	085b      	lsrs	r3, r3, #1
 8003dc6:	ea4f 0232 	mov.w	r2, r2, rrx
 8003dca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003dce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8003dd2:	ebb6 0e02 	subs.w	lr, r6, r2
 8003dd6:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003dda:	bf22      	ittt	cs
 8003ddc:	1ab6      	subcs	r6, r6, r2
 8003dde:	4675      	movcs	r5, lr
 8003de0:	ea40 000c 	orrcs.w	r0, r0, ip
 8003de4:	085b      	lsrs	r3, r3, #1
 8003de6:	ea4f 0232 	mov.w	r2, r2, rrx
 8003dea:	ebb6 0e02 	subs.w	lr, r6, r2
 8003dee:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003df2:	bf22      	ittt	cs
 8003df4:	1ab6      	subcs	r6, r6, r2
 8003df6:	4675      	movcs	r5, lr
 8003df8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8003dfc:	085b      	lsrs	r3, r3, #1
 8003dfe:	ea4f 0232 	mov.w	r2, r2, rrx
 8003e02:	ebb6 0e02 	subs.w	lr, r6, r2
 8003e06:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003e0a:	bf22      	ittt	cs
 8003e0c:	1ab6      	subcs	r6, r6, r2
 8003e0e:	4675      	movcs	r5, lr
 8003e10:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8003e14:	085b      	lsrs	r3, r3, #1
 8003e16:	ea4f 0232 	mov.w	r2, r2, rrx
 8003e1a:	ebb6 0e02 	subs.w	lr, r6, r2
 8003e1e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8003e22:	bf22      	ittt	cs
 8003e24:	1ab6      	subcs	r6, r6, r2
 8003e26:	4675      	movcs	r5, lr
 8003e28:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8003e2c:	ea55 0e06 	orrs.w	lr, r5, r6
 8003e30:	d018      	beq.n	8003e64 <__aeabi_ddiv+0x114>
 8003e32:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8003e36:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8003e3a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8003e3e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8003e42:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8003e46:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8003e4a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8003e4e:	d1c0      	bne.n	8003dd2 <__aeabi_ddiv+0x82>
 8003e50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003e54:	d10b      	bne.n	8003e6e <__aeabi_ddiv+0x11e>
 8003e56:	ea41 0100 	orr.w	r1, r1, r0
 8003e5a:	f04f 0000 	mov.w	r0, #0
 8003e5e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8003e62:	e7b6      	b.n	8003dd2 <__aeabi_ddiv+0x82>
 8003e64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003e68:	bf04      	itt	eq
 8003e6a:	4301      	orreq	r1, r0
 8003e6c:	2000      	moveq	r0, #0
 8003e6e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003e72:	bf88      	it	hi
 8003e74:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8003e78:	f63f aeaf 	bhi.w	8003bda <__aeabi_dmul+0xde>
 8003e7c:	ebb5 0c03 	subs.w	ip, r5, r3
 8003e80:	bf04      	itt	eq
 8003e82:	ebb6 0c02 	subseq.w	ip, r6, r2
 8003e86:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8003e8a:	f150 0000 	adcs.w	r0, r0, #0
 8003e8e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003e92:	bd70      	pop	{r4, r5, r6, pc}
 8003e94:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8003e98:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8003e9c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8003ea0:	bfc2      	ittt	gt
 8003ea2:	ebd4 050c 	rsbsgt	r5, r4, ip
 8003ea6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8003eaa:	bd70      	popgt	{r4, r5, r6, pc}
 8003eac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003eb0:	f04f 0e00 	mov.w	lr, #0
 8003eb4:	3c01      	subs	r4, #1
 8003eb6:	e690      	b.n	8003bda <__aeabi_dmul+0xde>
 8003eb8:	ea45 0e06 	orr.w	lr, r5, r6
 8003ebc:	e68d      	b.n	8003bda <__aeabi_dmul+0xde>
 8003ebe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003ec2:	ea94 0f0c 	teq	r4, ip
 8003ec6:	bf08      	it	eq
 8003ec8:	ea95 0f0c 	teqeq	r5, ip
 8003ecc:	f43f af3b 	beq.w	8003d46 <__aeabi_dmul+0x24a>
 8003ed0:	ea94 0f0c 	teq	r4, ip
 8003ed4:	d10a      	bne.n	8003eec <__aeabi_ddiv+0x19c>
 8003ed6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8003eda:	f47f af34 	bne.w	8003d46 <__aeabi_dmul+0x24a>
 8003ede:	ea95 0f0c 	teq	r5, ip
 8003ee2:	f47f af25 	bne.w	8003d30 <__aeabi_dmul+0x234>
 8003ee6:	4610      	mov	r0, r2
 8003ee8:	4619      	mov	r1, r3
 8003eea:	e72c      	b.n	8003d46 <__aeabi_dmul+0x24a>
 8003eec:	ea95 0f0c 	teq	r5, ip
 8003ef0:	d106      	bne.n	8003f00 <__aeabi_ddiv+0x1b0>
 8003ef2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003ef6:	f43f aefd 	beq.w	8003cf4 <__aeabi_dmul+0x1f8>
 8003efa:	4610      	mov	r0, r2
 8003efc:	4619      	mov	r1, r3
 8003efe:	e722      	b.n	8003d46 <__aeabi_dmul+0x24a>
 8003f00:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8003f04:	bf18      	it	ne
 8003f06:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8003f0a:	f47f aec5 	bne.w	8003c98 <__aeabi_dmul+0x19c>
 8003f0e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8003f12:	f47f af0d 	bne.w	8003d30 <__aeabi_dmul+0x234>
 8003f16:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8003f1a:	f47f aeeb 	bne.w	8003cf4 <__aeabi_dmul+0x1f8>
 8003f1e:	e712      	b.n	8003d46 <__aeabi_dmul+0x24a>

08003f20 <__gedf2>:
 8003f20:	f04f 3cff 	mov.w	ip, #4294967295
 8003f24:	e006      	b.n	8003f34 <__cmpdf2+0x4>
 8003f26:	bf00      	nop

08003f28 <__ledf2>:
 8003f28:	f04f 0c01 	mov.w	ip, #1
 8003f2c:	e002      	b.n	8003f34 <__cmpdf2+0x4>
 8003f2e:	bf00      	nop

08003f30 <__cmpdf2>:
 8003f30:	f04f 0c01 	mov.w	ip, #1
 8003f34:	f84d cd04 	str.w	ip, [sp, #-4]!
 8003f38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8003f3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003f40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003f44:	bf18      	it	ne
 8003f46:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8003f4a:	d01b      	beq.n	8003f84 <__cmpdf2+0x54>
 8003f4c:	b001      	add	sp, #4
 8003f4e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8003f52:	bf0c      	ite	eq
 8003f54:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8003f58:	ea91 0f03 	teqne	r1, r3
 8003f5c:	bf02      	ittt	eq
 8003f5e:	ea90 0f02 	teqeq	r0, r2
 8003f62:	2000      	moveq	r0, #0
 8003f64:	4770      	bxeq	lr
 8003f66:	f110 0f00 	cmn.w	r0, #0
 8003f6a:	ea91 0f03 	teq	r1, r3
 8003f6e:	bf58      	it	pl
 8003f70:	4299      	cmppl	r1, r3
 8003f72:	bf08      	it	eq
 8003f74:	4290      	cmpeq	r0, r2
 8003f76:	bf2c      	ite	cs
 8003f78:	17d8      	asrcs	r0, r3, #31
 8003f7a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8003f7e:	f040 0001 	orr.w	r0, r0, #1
 8003f82:	4770      	bx	lr
 8003f84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8003f88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003f8c:	d102      	bne.n	8003f94 <__cmpdf2+0x64>
 8003f8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8003f92:	d107      	bne.n	8003fa4 <__cmpdf2+0x74>
 8003f94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003f98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003f9c:	d1d6      	bne.n	8003f4c <__cmpdf2+0x1c>
 8003f9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8003fa2:	d0d3      	beq.n	8003f4c <__cmpdf2+0x1c>
 8003fa4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop

08003fac <__aeabi_cdrcmple>:
 8003fac:	4684      	mov	ip, r0
 8003fae:	4610      	mov	r0, r2
 8003fb0:	4662      	mov	r2, ip
 8003fb2:	468c      	mov	ip, r1
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	4663      	mov	r3, ip
 8003fb8:	e000      	b.n	8003fbc <__aeabi_cdcmpeq>
 8003fba:	bf00      	nop

08003fbc <__aeabi_cdcmpeq>:
 8003fbc:	b501      	push	{r0, lr}
 8003fbe:	f7ff ffb7 	bl	8003f30 <__cmpdf2>
 8003fc2:	2800      	cmp	r0, #0
 8003fc4:	bf48      	it	mi
 8003fc6:	f110 0f00 	cmnmi.w	r0, #0
 8003fca:	bd01      	pop	{r0, pc}

08003fcc <__aeabi_dcmpeq>:
 8003fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003fd0:	f7ff fff4 	bl	8003fbc <__aeabi_cdcmpeq>
 8003fd4:	bf0c      	ite	eq
 8003fd6:	2001      	moveq	r0, #1
 8003fd8:	2000      	movne	r0, #0
 8003fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8003fde:	bf00      	nop

08003fe0 <__aeabi_dcmplt>:
 8003fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003fe4:	f7ff ffea 	bl	8003fbc <__aeabi_cdcmpeq>
 8003fe8:	bf34      	ite	cc
 8003fea:	2001      	movcc	r0, #1
 8003fec:	2000      	movcs	r0, #0
 8003fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8003ff2:	bf00      	nop

08003ff4 <__aeabi_dcmple>:
 8003ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8003ff8:	f7ff ffe0 	bl	8003fbc <__aeabi_cdcmpeq>
 8003ffc:	bf94      	ite	ls
 8003ffe:	2001      	movls	r0, #1
 8004000:	2000      	movhi	r0, #0
 8004002:	f85d fb08 	ldr.w	pc, [sp], #8
 8004006:	bf00      	nop

08004008 <__aeabi_dcmpge>:
 8004008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800400c:	f7ff ffce 	bl	8003fac <__aeabi_cdrcmple>
 8004010:	bf94      	ite	ls
 8004012:	2001      	movls	r0, #1
 8004014:	2000      	movhi	r0, #0
 8004016:	f85d fb08 	ldr.w	pc, [sp], #8
 800401a:	bf00      	nop

0800401c <__aeabi_dcmpgt>:
 800401c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8004020:	f7ff ffc4 	bl	8003fac <__aeabi_cdrcmple>
 8004024:	bf34      	ite	cc
 8004026:	2001      	movcc	r0, #1
 8004028:	2000      	movcs	r0, #0
 800402a:	f85d fb08 	ldr.w	pc, [sp], #8
 800402e:	bf00      	nop

08004030 <__aeabi_d2iz>:
 8004030:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8004034:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8004038:	d215      	bcs.n	8004066 <__aeabi_d2iz+0x36>
 800403a:	d511      	bpl.n	8004060 <__aeabi_d2iz+0x30>
 800403c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8004040:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8004044:	d912      	bls.n	800406c <__aeabi_d2iz+0x3c>
 8004046:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800404a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800404e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8004052:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8004056:	fa23 f002 	lsr.w	r0, r3, r2
 800405a:	bf18      	it	ne
 800405c:	4240      	negne	r0, r0
 800405e:	4770      	bx	lr
 8004060:	f04f 0000 	mov.w	r0, #0
 8004064:	4770      	bx	lr
 8004066:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800406a:	d105      	bne.n	8004078 <__aeabi_d2iz+0x48>
 800406c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8004070:	bf08      	it	eq
 8004072:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8004076:	4770      	bx	lr
 8004078:	f04f 0000 	mov.w	r0, #0
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop

08004080 <Reset_Handler>:
 8004080:	2100      	movs	r1, #0
 8004082:	e003      	b.n	800408c <LoopCopyDataInit>

08004084 <CopyDataInit>:
 8004084:	4b0a      	ldr	r3, [pc, #40]	; (80040b0 <LoopFillZerobss+0x10>)
 8004086:	585b      	ldr	r3, [r3, r1]
 8004088:	5043      	str	r3, [r0, r1]
 800408a:	3104      	adds	r1, #4

0800408c <LoopCopyDataInit>:
 800408c:	4809      	ldr	r0, [pc, #36]	; (80040b4 <LoopFillZerobss+0x14>)
 800408e:	4b0a      	ldr	r3, [pc, #40]	; (80040b8 <LoopFillZerobss+0x18>)
 8004090:	1842      	adds	r2, r0, r1
 8004092:	429a      	cmp	r2, r3
 8004094:	d3f6      	bcc.n	8004084 <CopyDataInit>
 8004096:	4a09      	ldr	r2, [pc, #36]	; (80040bc <LoopFillZerobss+0x1c>)
 8004098:	e002      	b.n	80040a0 <LoopFillZerobss>

0800409a <FillZerobss>:
 800409a:	2300      	movs	r3, #0
 800409c:	f842 3b04 	str.w	r3, [r2], #4

080040a0 <LoopFillZerobss>:
 80040a0:	4b07      	ldr	r3, [pc, #28]	; (80040c0 <LoopFillZerobss+0x20>)
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d3f9      	bcc.n	800409a <FillZerobss>
 80040a6:	f7fe fffd 	bl	80030a4 <SystemInit>
 80040aa:	f7fe fe1f 	bl	8002cec <main>
 80040ae:	4770      	bx	lr
 80040b0:	08007528 	.word	0x08007528
 80040b4:	20000000 	.word	0x20000000
 80040b8:	20000604 	.word	0x20000604
 80040bc:	20000604 	.word	0x20000604
 80040c0:	20000c7c 	.word	0x20000c7c

080040c4 <ADC_IRQHandler>:
 80040c4:	e7fe      	b.n	80040c4 <ADC_IRQHandler>
	...

080040c8 <_wrapup_reent>:
 80040c8:	b570      	push	{r4, r5, r6, lr}
 80040ca:	4604      	mov	r4, r0
 80040cc:	b908      	cbnz	r0, 80040d2 <_wrapup_reent+0xa>
 80040ce:	4b09      	ldr	r3, [pc, #36]	; (80040f4 <_wrapup_reent+0x2c>)
 80040d0:	681c      	ldr	r4, [r3, #0]
 80040d2:	f104 0348 	add.w	r3, r4, #72	; 0x48
 80040d6:	685d      	ldr	r5, [r3, #4]
 80040d8:	1c6e      	adds	r6, r5, #1
 80040da:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 80040de:	e001      	b.n	80040e4 <_wrapup_reent+0x1c>
 80040e0:	6873      	ldr	r3, [r6, #4]
 80040e2:	4798      	blx	r3
 80040e4:	3e04      	subs	r6, #4
 80040e6:	3d01      	subs	r5, #1
 80040e8:	d5fa      	bpl.n	80040e0 <_wrapup_reent+0x18>
 80040ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80040ec:	b10b      	cbz	r3, 80040f2 <_wrapup_reent+0x2a>
 80040ee:	4620      	mov	r0, r4
 80040f0:	4798      	blx	r3
 80040f2:	bd70      	pop	{r4, r5, r6, pc}
 80040f4:	200001e0 	.word	0x200001e0

080040f8 <cleanup_glue>:
 80040f8:	b570      	push	{r4, r5, r6, lr}
 80040fa:	460c      	mov	r4, r1
 80040fc:	6809      	ldr	r1, [r1, #0]
 80040fe:	4605      	mov	r5, r0
 8004100:	b109      	cbz	r1, 8004106 <cleanup_glue+0xe>
 8004102:	f7ff fff9 	bl	80040f8 <cleanup_glue>
 8004106:	4628      	mov	r0, r5
 8004108:	4621      	mov	r1, r4
 800410a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800410e:	f001 bf37 	b.w	8005f80 <_free_r>
	...

08004114 <_reclaim_reent>:
 8004114:	4b2b      	ldr	r3, [pc, #172]	; (80041c4 <_reclaim_reent+0xb0>)
 8004116:	b570      	push	{r4, r5, r6, lr}
 8004118:	4604      	mov	r4, r0
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4298      	cmp	r0, r3
 800411e:	d04f      	beq.n	80041c0 <_reclaim_reent+0xac>
 8004120:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004122:	b1ab      	cbz	r3, 8004150 <_reclaim_reent+0x3c>
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	b19b      	cbz	r3, 8004150 <_reclaim_reent+0x3c>
 8004128:	2500      	movs	r5, #0
 800412a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	5959      	ldr	r1, [r3, r5]
 8004130:	e004      	b.n	800413c <_reclaim_reent+0x28>
 8004132:	680e      	ldr	r6, [r1, #0]
 8004134:	4620      	mov	r0, r4
 8004136:	f001 ff23 	bl	8005f80 <_free_r>
 800413a:	4631      	mov	r1, r6
 800413c:	2900      	cmp	r1, #0
 800413e:	d1f8      	bne.n	8004132 <_reclaim_reent+0x1e>
 8004140:	3504      	adds	r5, #4
 8004142:	2d3c      	cmp	r5, #60	; 0x3c
 8004144:	d1f1      	bne.n	800412a <_reclaim_reent+0x16>
 8004146:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004148:	4620      	mov	r0, r4
 800414a:	68d9      	ldr	r1, [r3, #12]
 800414c:	f001 ff18 	bl	8005f80 <_free_r>
 8004150:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004152:	6819      	ldr	r1, [r3, #0]
 8004154:	b111      	cbz	r1, 800415c <_reclaim_reent+0x48>
 8004156:	4620      	mov	r0, r4
 8004158:	f001 ff12 	bl	8005f80 <_free_r>
 800415c:	6961      	ldr	r1, [r4, #20]
 800415e:	b111      	cbz	r1, 8004166 <_reclaim_reent+0x52>
 8004160:	4620      	mov	r0, r4
 8004162:	f001 ff0d 	bl	8005f80 <_free_r>
 8004166:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004168:	b111      	cbz	r1, 8004170 <_reclaim_reent+0x5c>
 800416a:	4620      	mov	r0, r4
 800416c:	f001 ff08 	bl	8005f80 <_free_r>
 8004170:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004172:	b111      	cbz	r1, 800417a <_reclaim_reent+0x66>
 8004174:	4620      	mov	r0, r4
 8004176:	f001 ff03 	bl	8005f80 <_free_r>
 800417a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800417c:	b111      	cbz	r1, 8004184 <_reclaim_reent+0x70>
 800417e:	4620      	mov	r0, r4
 8004180:	f001 fefe 	bl	8005f80 <_free_r>
 8004184:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004186:	b111      	cbz	r1, 800418e <_reclaim_reent+0x7a>
 8004188:	4620      	mov	r0, r4
 800418a:	f001 fef9 	bl	8005f80 <_free_r>
 800418e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004190:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8004194:	b111      	cbz	r1, 800419c <_reclaim_reent+0x88>
 8004196:	4620      	mov	r0, r4
 8004198:	f001 fef2 	bl	8005f80 <_free_r>
 800419c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800419e:	b111      	cbz	r1, 80041a6 <_reclaim_reent+0x92>
 80041a0:	4620      	mov	r0, r4
 80041a2:	f001 feed 	bl	8005f80 <_free_r>
 80041a6:	69a3      	ldr	r3, [r4, #24]
 80041a8:	b153      	cbz	r3, 80041c0 <_reclaim_reent+0xac>
 80041aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80041ac:	4620      	mov	r0, r4
 80041ae:	4798      	blx	r3
 80041b0:	f8d4 10d8 	ldr.w	r1, [r4, #216]	; 0xd8
 80041b4:	b121      	cbz	r1, 80041c0 <_reclaim_reent+0xac>
 80041b6:	4620      	mov	r0, r4
 80041b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80041bc:	f7ff bf9c 	b.w	80040f8 <cleanup_glue>
 80041c0:	bd70      	pop	{r4, r5, r6, pc}
 80041c2:	bf00      	nop
 80041c4:	200001e0 	.word	0x200001e0

080041c8 <sprintf>:
 80041c8:	b40e      	push	{r1, r2, r3}
 80041ca:	f44f 7102 	mov.w	r1, #520	; 0x208
 80041ce:	b500      	push	{lr}
 80041d0:	b09c      	sub	sp, #112	; 0x70
 80041d2:	ab1d      	add	r3, sp, #116	; 0x74
 80041d4:	f8ad 1010 	strh.w	r1, [sp, #16]
 80041d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80041dc:	9103      	str	r1, [sp, #12]
 80041de:	9106      	str	r1, [sp, #24]
 80041e0:	f04f 31ff 	mov.w	r1, #4294967295
 80041e4:	f8ad 1012 	strh.w	r1, [sp, #18]
 80041e8:	4908      	ldr	r1, [pc, #32]	; (800420c <sprintf+0x44>)
 80041ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80041ee:	9001      	str	r0, [sp, #4]
 80041f0:	9005      	str	r0, [sp, #20]
 80041f2:	6808      	ldr	r0, [r1, #0]
 80041f4:	a901      	add	r1, sp, #4
 80041f6:	931b      	str	r3, [sp, #108]	; 0x6c
 80041f8:	f000 f8a4 	bl	8004344 <_svfprintf_r>
 80041fc:	9b01      	ldr	r3, [sp, #4]
 80041fe:	2200      	movs	r2, #0
 8004200:	701a      	strb	r2, [r3, #0]
 8004202:	b01c      	add	sp, #112	; 0x70
 8004204:	f85d eb04 	ldr.w	lr, [sp], #4
 8004208:	b003      	add	sp, #12
 800420a:	4770      	bx	lr
 800420c:	200001e0 	.word	0x200001e0

08004210 <_sprintf_r>:
 8004210:	b40c      	push	{r2, r3}
 8004212:	f44f 7c02 	mov.w	ip, #520	; 0x208
 8004216:	b500      	push	{lr}
 8004218:	b09d      	sub	sp, #116	; 0x74
 800421a:	ab1e      	add	r3, sp, #120	; 0x78
 800421c:	9101      	str	r1, [sp, #4]
 800421e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004222:	9105      	str	r1, [sp, #20]
 8004224:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004228:	9103      	str	r1, [sp, #12]
 800422a:	9106      	str	r1, [sp, #24]
 800422c:	f04f 31ff 	mov.w	r1, #4294967295
 8004230:	f8ad 1012 	strh.w	r1, [sp, #18]
 8004234:	a901      	add	r1, sp, #4
 8004236:	931b      	str	r3, [sp, #108]	; 0x6c
 8004238:	f8ad c010 	strh.w	ip, [sp, #16]
 800423c:	f000 f882 	bl	8004344 <_svfprintf_r>
 8004240:	9b01      	ldr	r3, [sp, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	701a      	strb	r2, [r3, #0]
 8004246:	b01d      	add	sp, #116	; 0x74
 8004248:	f85d eb04 	ldr.w	lr, [sp], #4
 800424c:	b002      	add	sp, #8
 800424e:	4770      	bx	lr

08004250 <__sprint_r>:
 8004250:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004254:	4682      	mov	sl, r0
 8004256:	6890      	ldr	r0, [r2, #8]
 8004258:	460c      	mov	r4, r1
 800425a:	4615      	mov	r5, r2
 800425c:	f8d2 b000 	ldr.w	fp, [r2]
 8004260:	b118      	cbz	r0, 800426a <__sprint_r+0x1a>
 8004262:	2300      	movs	r3, #0
 8004264:	9301      	str	r3, [sp, #4]
 8004266:	461e      	mov	r6, r3
 8004268:	e008      	b.n	800427c <__sprint_r+0x2c>
 800426a:	6050      	str	r0, [r2, #4]
 800426c:	e068      	b.n	8004340 <__sprint_r+0xf0>
 800426e:	f8db 3000 	ldr.w	r3, [fp]
 8004272:	f8db 6004 	ldr.w	r6, [fp, #4]
 8004276:	f10b 0b08 	add.w	fp, fp, #8
 800427a:	9301      	str	r3, [sp, #4]
 800427c:	2e00      	cmp	r6, #0
 800427e:	d0f6      	beq.n	800426e <__sprint_r+0x1e>
 8004280:	68a7      	ldr	r7, [r4, #8]
 8004282:	42be      	cmp	r6, r7
 8004284:	d349      	bcc.n	800431a <__sprint_r+0xca>
 8004286:	89a3      	ldrh	r3, [r4, #12]
 8004288:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800428c:	d043      	beq.n	8004316 <__sprint_r+0xc6>
 800428e:	6822      	ldr	r2, [r4, #0]
 8004290:	4650      	mov	r0, sl
 8004292:	6921      	ldr	r1, [r4, #16]
 8004294:	ebc1 0902 	rsb	r9, r1, r2
 8004298:	6962      	ldr	r2, [r4, #20]
 800429a:	eb02 0842 	add.w	r8, r2, r2, lsl #1
 800429e:	f109 0201 	add.w	r2, r9, #1
 80042a2:	1992      	adds	r2, r2, r6
 80042a4:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
 80042a8:	ea4f 0868 	mov.w	r8, r8, asr #1
 80042ac:	4590      	cmp	r8, r2
 80042ae:	bf38      	it	cc
 80042b0:	4690      	movcc	r8, r2
 80042b2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80042b6:	d00f      	beq.n	80042d8 <__sprint_r+0x88>
 80042b8:	4641      	mov	r1, r8
 80042ba:	f001 ff73 	bl	80061a4 <_malloc_r>
 80042be:	4607      	mov	r7, r0
 80042c0:	b198      	cbz	r0, 80042ea <__sprint_r+0x9a>
 80042c2:	6921      	ldr	r1, [r4, #16]
 80042c4:	464a      	mov	r2, r9
 80042c6:	f002 f98a 	bl	80065de <memcpy>
 80042ca:	89a3      	ldrh	r3, [r4, #12]
 80042cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80042d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042d4:	81a3      	strh	r3, [r4, #12]
 80042d6:	e015      	b.n	8004304 <__sprint_r+0xb4>
 80042d8:	4642      	mov	r2, r8
 80042da:	f002 fde7 	bl	8006eac <_realloc_r>
 80042de:	4607      	mov	r7, r0
 80042e0:	b980      	cbnz	r0, 8004304 <__sprint_r+0xb4>
 80042e2:	4650      	mov	r0, sl
 80042e4:	6921      	ldr	r1, [r4, #16]
 80042e6:	f001 fe4b 	bl	8005f80 <_free_r>
 80042ea:	230c      	movs	r3, #12
 80042ec:	f8ca 3000 	str.w	r3, [sl]
 80042f0:	89a3      	ldrh	r3, [r4, #12]
 80042f2:	f04f 30ff 	mov.w	r0, #4294967295
 80042f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042fa:	81a3      	strh	r3, [r4, #12]
 80042fc:	2300      	movs	r3, #0
 80042fe:	60ab      	str	r3, [r5, #8]
 8004300:	606b      	str	r3, [r5, #4]
 8004302:	e01d      	b.n	8004340 <__sprint_r+0xf0>
 8004304:	6127      	str	r7, [r4, #16]
 8004306:	444f      	add	r7, r9
 8004308:	6027      	str	r7, [r4, #0]
 800430a:	4637      	mov	r7, r6
 800430c:	ebc9 0308 	rsb	r3, r9, r8
 8004310:	f8c4 8014 	str.w	r8, [r4, #20]
 8004314:	60a3      	str	r3, [r4, #8]
 8004316:	42be      	cmp	r6, r7
 8004318:	d200      	bcs.n	800431c <__sprint_r+0xcc>
 800431a:	4637      	mov	r7, r6
 800431c:	463a      	mov	r2, r7
 800431e:	6820      	ldr	r0, [r4, #0]
 8004320:	9901      	ldr	r1, [sp, #4]
 8004322:	f002 f969 	bl	80065f8 <memmove>
 8004326:	68a3      	ldr	r3, [r4, #8]
 8004328:	1bdb      	subs	r3, r3, r7
 800432a:	60a3      	str	r3, [r4, #8]
 800432c:	6823      	ldr	r3, [r4, #0]
 800432e:	19df      	adds	r7, r3, r7
 8004330:	68ab      	ldr	r3, [r5, #8]
 8004332:	6027      	str	r7, [r4, #0]
 8004334:	1b9e      	subs	r6, r3, r6
 8004336:	60ae      	str	r6, [r5, #8]
 8004338:	2e00      	cmp	r6, #0
 800433a:	d198      	bne.n	800426e <__sprint_r+0x1e>
 800433c:	4630      	mov	r0, r6
 800433e:	606e      	str	r6, [r5, #4]
 8004340:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004344 <_svfprintf_r>:
 8004344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004348:	b0bd      	sub	sp, #244	; 0xf4
 800434a:	460f      	mov	r7, r1
 800434c:	461d      	mov	r5, r3
 800434e:	4680      	mov	r8, r0
 8004350:	4616      	mov	r6, r2
 8004352:	f001 fee9 	bl	8006128 <_localeconv_r>
 8004356:	89bb      	ldrh	r3, [r7, #12]
 8004358:	f013 0f80 	tst.w	r3, #128	; 0x80
 800435c:	6800      	ldr	r0, [r0, #0]
 800435e:	9010      	str	r0, [sp, #64]	; 0x40
 8004360:	d010      	beq.n	8004384 <_svfprintf_r+0x40>
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	b973      	cbnz	r3, 8004384 <_svfprintf_r+0x40>
 8004366:	4640      	mov	r0, r8
 8004368:	2140      	movs	r1, #64	; 0x40
 800436a:	f001 ff1b 	bl	80061a4 <_malloc_r>
 800436e:	6038      	str	r0, [r7, #0]
 8004370:	6138      	str	r0, [r7, #16]
 8004372:	b928      	cbnz	r0, 8004380 <_svfprintf_r+0x3c>
 8004374:	230c      	movs	r3, #12
 8004376:	3801      	subs	r0, #1
 8004378:	f8c8 3000 	str.w	r3, [r8]
 800437c:	f000 bf5b 	b.w	8005236 <_svfprintf_r+0xef2>
 8004380:	2340      	movs	r3, #64	; 0x40
 8004382:	617b      	str	r3, [r7, #20]
 8004384:	2200      	movs	r2, #0
 8004386:	2100      	movs	r1, #0
 8004388:	2300      	movs	r3, #0
 800438a:	ac15      	add	r4, sp, #84	; 0x54
 800438c:	9131      	str	r1, [sp, #196]	; 0xc4
 800438e:	942f      	str	r4, [sp, #188]	; 0xbc
 8004390:	9130      	str	r1, [sp, #192]	; 0xc0
 8004392:	920c      	str	r2, [sp, #48]	; 0x30
 8004394:	930f      	str	r3, [sp, #60]	; 0x3c
 8004396:	9609      	str	r6, [sp, #36]	; 0x24
 8004398:	9208      	str	r2, [sp, #32]
 800439a:	9211      	str	r2, [sp, #68]	; 0x44
 800439c:	9212      	str	r2, [sp, #72]	; 0x48
 800439e:	920e      	str	r2, [sp, #56]	; 0x38
 80043a0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80043a2:	e000      	b.n	80043a6 <_svfprintf_r+0x62>
 80043a4:	3601      	adds	r6, #1
 80043a6:	7833      	ldrb	r3, [r6, #0]
 80043a8:	b10b      	cbz	r3, 80043ae <_svfprintf_r+0x6a>
 80043aa:	2b25      	cmp	r3, #37	; 0x25
 80043ac:	d1fa      	bne.n	80043a4 <_svfprintf_r+0x60>
 80043ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80043b0:	ebb6 0a01 	subs.w	sl, r6, r1
 80043b4:	d018      	beq.n	80043e8 <_svfprintf_r+0xa4>
 80043b6:	f8c4 a004 	str.w	sl, [r4, #4]
 80043ba:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80043bc:	6021      	str	r1, [r4, #0]
 80043be:	4453      	add	r3, sl
 80043c0:	9331      	str	r3, [sp, #196]	; 0xc4
 80043c2:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80043c4:	3301      	adds	r3, #1
 80043c6:	9330      	str	r3, [sp, #192]	; 0xc0
 80043c8:	2b07      	cmp	r3, #7
 80043ca:	dc01      	bgt.n	80043d0 <_svfprintf_r+0x8c>
 80043cc:	3408      	adds	r4, #8
 80043ce:	e008      	b.n	80043e2 <_svfprintf_r+0x9e>
 80043d0:	4640      	mov	r0, r8
 80043d2:	4639      	mov	r1, r7
 80043d4:	aa2f      	add	r2, sp, #188	; 0xbc
 80043d6:	f7ff ff3b 	bl	8004250 <__sprint_r>
 80043da:	2800      	cmp	r0, #0
 80043dc:	f040 8723 	bne.w	8005226 <_svfprintf_r+0xee2>
 80043e0:	ac15      	add	r4, sp, #84	; 0x54
 80043e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043e4:	4452      	add	r2, sl
 80043e6:	920e      	str	r2, [sp, #56]	; 0x38
 80043e8:	7833      	ldrb	r3, [r6, #0]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	f000 8714 	beq.w	8005218 <_svfprintf_r+0xed4>
 80043f0:	2300      	movs	r3, #0
 80043f2:	3601      	adds	r6, #1
 80043f4:	9609      	str	r6, [sp, #36]	; 0x24
 80043f6:	461e      	mov	r6, r3
 80043f8:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 80043fc:	f04f 3cff 	mov.w	ip, #4294967295
 8004400:	930a      	str	r3, [sp, #40]	; 0x28
 8004402:	4632      	mov	r2, r6
 8004404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004406:	e001      	b.n	800440c <_svfprintf_r+0xc8>
 8004408:	4629      	mov	r1, r5
 800440a:	460d      	mov	r5, r1
 800440c:	f813 ab01 	ldrb.w	sl, [r3], #1
 8004410:	f1aa 0120 	sub.w	r1, sl, #32
 8004414:	2958      	cmp	r1, #88	; 0x58
 8004416:	f200 8367 	bhi.w	8004ae8 <_svfprintf_r+0x7a4>
 800441a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800441e:	005f      	.short	0x005f
 8004420:	03650365 	.word	0x03650365
 8004424:	03650065 	.word	0x03650065
 8004428:	03650365 	.word	0x03650365
 800442c:	03650365 	.word	0x03650365
 8004430:	00680365 	.word	0x00680365
 8004434:	03650070 	.word	0x03650070
 8004438:	0074005d 	.word	0x0074005d
 800443c:	00910365 	.word	0x00910365
 8004440:	00940094 	.word	0x00940094
 8004444:	00940094 	.word	0x00940094
 8004448:	00940094 	.word	0x00940094
 800444c:	00940094 	.word	0x00940094
 8004450:	03650094 	.word	0x03650094
 8004454:	03650365 	.word	0x03650365
 8004458:	03650365 	.word	0x03650365
 800445c:	03650365 	.word	0x03650365
 8004460:	03650365 	.word	0x03650365
 8004464:	00b50365 	.word	0x00b50365
 8004468:	036500d7 	.word	0x036500d7
 800446c:	036500d7 	.word	0x036500d7
 8004470:	03650365 	.word	0x03650365
 8004474:	00a10365 	.word	0x00a10365
 8004478:	03650365 	.word	0x03650365
 800447c:	0365026f 	.word	0x0365026f
 8004480:	03650365 	.word	0x03650365
 8004484:	03650365 	.word	0x03650365
 8004488:	036502c4 	.word	0x036502c4
 800448c:	00590365 	.word	0x00590365
 8004490:	03650365 	.word	0x03650365
 8004494:	03650365 	.word	0x03650365
 8004498:	03650365 	.word	0x03650365
 800449c:	03650365 	.word	0x03650365
 80044a0:	03650365 	.word	0x03650365
 80044a4:	00ba00aa 	.word	0x00ba00aa
 80044a8:	00d700d7 	.word	0x00d700d7
 80044ac:	00a400d7 	.word	0x00a400d7
 80044b0:	036500ba 	.word	0x036500ba
 80044b4:	00a70365 	.word	0x00a70365
 80044b8:	02590365 	.word	0x02590365
 80044bc:	028b0274 	.word	0x028b0274
 80044c0:	036500a7 	.word	0x036500a7
 80044c4:	0365029c 	.word	0x0365029c
 80044c8:	036502c9 	.word	0x036502c9
 80044cc:	02de0365 	.word	0x02de0365
 80044d0:	9309      	str	r3, [sp, #36]	; 0x24
 80044d2:	920a      	str	r2, [sp, #40]	; 0x28
 80044d4:	49a1      	ldr	r1, [pc, #644]	; (800475c <_svfprintf_r+0x418>)
 80044d6:	e283      	b.n	80049e0 <_svfprintf_r+0x69c>
 80044d8:	4629      	mov	r1, r5
 80044da:	e00d      	b.n	80044f8 <_svfprintf_r+0x1b4>
 80044dc:	f89d 10ef 	ldrb.w	r1, [sp, #239]	; 0xef
 80044e0:	2900      	cmp	r1, #0
 80044e2:	d191      	bne.n	8004408 <_svfprintf_r+0xc4>
 80044e4:	3120      	adds	r1, #32
 80044e6:	e00b      	b.n	8004500 <_svfprintf_r+0x1bc>
 80044e8:	f046 0601 	orr.w	r6, r6, #1
 80044ec:	e78c      	b.n	8004408 <_svfprintf_r+0xc4>
 80044ee:	682a      	ldr	r2, [r5, #0]
 80044f0:	1d29      	adds	r1, r5, #4
 80044f2:	2a00      	cmp	r2, #0
 80044f4:	da89      	bge.n	800440a <_svfprintf_r+0xc6>
 80044f6:	4252      	negs	r2, r2
 80044f8:	f046 0604 	orr.w	r6, r6, #4
 80044fc:	e785      	b.n	800440a <_svfprintf_r+0xc6>
 80044fe:	212b      	movs	r1, #43	; 0x2b
 8004500:	f88d 10ef 	strb.w	r1, [sp, #239]	; 0xef
 8004504:	e780      	b.n	8004408 <_svfprintf_r+0xc4>
 8004506:	f813 ab01 	ldrb.w	sl, [r3], #1
 800450a:	f1ba 0f2a 	cmp.w	sl, #42	; 0x2a
 800450e:	d003      	beq.n	8004518 <_svfprintf_r+0x1d4>
 8004510:	4619      	mov	r1, r3
 8004512:	f04f 0c00 	mov.w	ip, #0
 8004516:	e00a      	b.n	800452e <_svfprintf_r+0x1ea>
 8004518:	f8d5 c000 	ldr.w	ip, [r5]
 800451c:	1d29      	adds	r1, r5, #4
 800451e:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
 8004522:	e772      	b.n	800440a <_svfprintf_r+0xc6>
 8004524:	230a      	movs	r3, #10
 8004526:	f811 ac01 	ldrb.w	sl, [r1, #-1]
 800452a:	fb03 0c0c 	mla	ip, r3, ip, r0
 800452e:	f1aa 0030 	sub.w	r0, sl, #48	; 0x30
 8004532:	460b      	mov	r3, r1
 8004534:	3101      	adds	r1, #1
 8004536:	2809      	cmp	r0, #9
 8004538:	d9f4      	bls.n	8004524 <_svfprintf_r+0x1e0>
 800453a:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
 800453e:	e767      	b.n	8004410 <_svfprintf_r+0xcc>
 8004540:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 8004544:	e760      	b.n	8004408 <_svfprintf_r+0xc4>
 8004546:	2200      	movs	r2, #0
 8004548:	210a      	movs	r1, #10
 800454a:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
 800454e:	fb01 a202 	mla	r2, r1, r2, sl
 8004552:	f813 ab01 	ldrb.w	sl, [r3], #1
 8004556:	f1aa 0130 	sub.w	r1, sl, #48	; 0x30
 800455a:	2909      	cmp	r1, #9
 800455c:	d9f4      	bls.n	8004548 <_svfprintf_r+0x204>
 800455e:	e757      	b.n	8004410 <_svfprintf_r+0xcc>
 8004560:	f046 0608 	orr.w	r6, r6, #8
 8004564:	e750      	b.n	8004408 <_svfprintf_r+0xc4>
 8004566:	f046 0640 	orr.w	r6, r6, #64	; 0x40
 800456a:	e74d      	b.n	8004408 <_svfprintf_r+0xc4>
 800456c:	f046 0610 	orr.w	r6, r6, #16
 8004570:	e74a      	b.n	8004408 <_svfprintf_r+0xc4>
 8004572:	9309      	str	r3, [sp, #36]	; 0x24
 8004574:	f04f 0c00 	mov.w	ip, #0
 8004578:	682b      	ldr	r3, [r5, #0]
 800457a:	3504      	adds	r5, #4
 800457c:	920a      	str	r2, [sp, #40]	; 0x28
 800457e:	f88d c0ef 	strb.w	ip, [sp, #239]	; 0xef
 8004582:	f88d 3094 	strb.w	r3, [sp, #148]	; 0x94
 8004586:	e2bb      	b.n	8004b00 <_svfprintf_r+0x7bc>
 8004588:	9309      	str	r3, [sp, #36]	; 0x24
 800458a:	f046 0610 	orr.w	r6, r6, #16
 800458e:	920a      	str	r2, [sp, #40]	; 0x28
 8004590:	e001      	b.n	8004596 <_svfprintf_r+0x252>
 8004592:	9309      	str	r3, [sp, #36]	; 0x24
 8004594:	920a      	str	r2, [sp, #40]	; 0x28
 8004596:	f016 0f10 	tst.w	r6, #16
 800459a:	d003      	beq.n	80045a4 <_svfprintf_r+0x260>
 800459c:	f8d5 b000 	ldr.w	fp, [r5]
 80045a0:	3504      	adds	r5, #4
 80045a2:	e009      	b.n	80045b8 <_svfprintf_r+0x274>
 80045a4:	f8d5 b000 	ldr.w	fp, [r5]
 80045a8:	f016 0f40 	tst.w	r6, #64	; 0x40
 80045ac:	f105 0304 	add.w	r3, r5, #4
 80045b0:	461d      	mov	r5, r3
 80045b2:	bf18      	it	ne
 80045b4:	fa0f fb8b 	sxthne.w	fp, fp
 80045b8:	f1bb 0f00 	cmp.w	fp, #0
 80045bc:	da04      	bge.n	80045c8 <_svfprintf_r+0x284>
 80045be:	f1cb 0b00 	rsb	fp, fp, #0
 80045c2:	232d      	movs	r3, #45	; 0x2d
 80045c4:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 80045c8:	2201      	movs	r2, #1
 80045ca:	e22c      	b.n	8004a26 <_svfprintf_r+0x6e2>
 80045cc:	9309      	str	r3, [sp, #36]	; 0x24
 80045ce:	1deb      	adds	r3, r5, #7
 80045d0:	f016 0f08 	tst.w	r6, #8
 80045d4:	f023 0307 	bic.w	r3, r3, #7
 80045d8:	920a      	str	r2, [sp, #40]	; 0x28
 80045da:	f103 0508 	add.w	r5, r3, #8
 80045de:	bf0b      	itete	eq
 80045e0:	6818      	ldreq	r0, [r3, #0]
 80045e2:	681a      	ldrne	r2, [r3, #0]
 80045e4:	900c      	streq	r0, [sp, #48]	; 0x30
 80045e6:	920c      	strne	r2, [sp, #48]	; 0x30
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	980c      	ldr	r0, [sp, #48]	; 0x30
 80045ec:	f8cd c018 	str.w	ip, [sp, #24]
 80045f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80045f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80045f4:	f002 fdd4 	bl	80071a0 <__isinfd>
 80045f8:	f8dd c018 	ldr.w	ip, [sp, #24]
 80045fc:	4603      	mov	r3, r0
 80045fe:	b1a8      	cbz	r0, 800462c <_svfprintf_r+0x2e8>
 8004600:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004602:	2200      	movs	r2, #0
 8004604:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004606:	2300      	movs	r3, #0
 8004608:	f7ff fcea 	bl	8003fe0 <__aeabi_dcmplt>
 800460c:	b110      	cbz	r0, 8004614 <_svfprintf_r+0x2d0>
 800460e:	232d      	movs	r3, #45	; 0x2d
 8004610:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8004614:	4b52      	ldr	r3, [pc, #328]	; (8004760 <_svfprintf_r+0x41c>)
 8004616:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 800461a:	4a52      	ldr	r2, [pc, #328]	; (8004764 <_svfprintf_r+0x420>)
 800461c:	f04f 0b03 	mov.w	fp, #3
 8004620:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004624:	bfcc      	ite	gt
 8004626:	4691      	movgt	r9, r2
 8004628:	4699      	movle	r9, r3
 800462a:	e270      	b.n	8004b0e <_svfprintf_r+0x7ca>
 800462c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800462e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004630:	9307      	str	r3, [sp, #28]
 8004632:	f8cd c018 	str.w	ip, [sp, #24]
 8004636:	f002 fdc4 	bl	80071c2 <__isnand>
 800463a:	9b07      	ldr	r3, [sp, #28]
 800463c:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004640:	b158      	cbz	r0, 800465a <_svfprintf_r+0x316>
 8004642:	4a49      	ldr	r2, [pc, #292]	; (8004768 <_svfprintf_r+0x424>)
 8004644:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 8004648:	4948      	ldr	r1, [pc, #288]	; (800476c <_svfprintf_r+0x428>)
 800464a:	f04f 0b03 	mov.w	fp, #3
 800464e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004652:	bfcc      	ite	gt
 8004654:	4689      	movgt	r9, r1
 8004656:	4691      	movle	r9, r2
 8004658:	e1a3      	b.n	80049a2 <_svfprintf_r+0x65e>
 800465a:	f1bc 3fff 	cmp.w	ip, #4294967295
 800465e:	d102      	bne.n	8004666 <_svfprintf_r+0x322>
 8004660:	f10c 0c07 	add.w	ip, ip, #7
 8004664:	e00a      	b.n	800467c <_svfprintf_r+0x338>
 8004666:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800466a:	d002      	beq.n	8004672 <_svfprintf_r+0x32e>
 800466c:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004670:	d104      	bne.n	800467c <_svfprintf_r+0x338>
 8004672:	f1bc 0f00 	cmp.w	ip, #0
 8004676:	bf08      	it	eq
 8004678:	f04f 0c01 	moveq.w	ip, #1
 800467c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800467e:	f446 7680 	orr.w	r6, r6, #256	; 0x100
 8004682:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004684:	e9cd 2332 	strd	r2, r3, [sp, #200]	; 0xc8
 8004688:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800468a:	2b00      	cmp	r3, #0
 800468c:	db04      	blt.n	8004698 <_svfprintf_r+0x354>
 800468e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004690:	2200      	movs	r2, #0
 8004692:	920d      	str	r2, [sp, #52]	; 0x34
 8004694:	910b      	str	r1, [sp, #44]	; 0x2c
 8004696:	e005      	b.n	80046a4 <_svfprintf_r+0x360>
 8004698:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800469a:	202d      	movs	r0, #45	; 0x2d
 800469c:	900d      	str	r0, [sp, #52]	; 0x34
 800469e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80046a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80046a4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80046a8:	d00e      	beq.n	80046c8 <_svfprintf_r+0x384>
 80046aa:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
 80046ae:	d00b      	beq.n	80046c8 <_svfprintf_r+0x384>
 80046b0:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80046b4:	d004      	beq.n	80046c0 <_svfprintf_r+0x37c>
 80046b6:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
 80046ba:	d001      	beq.n	80046c0 <_svfprintf_r+0x37c>
 80046bc:	46e3      	mov	fp, ip
 80046be:	e001      	b.n	80046c4 <_svfprintf_r+0x380>
 80046c0:	f10c 0b01 	add.w	fp, ip, #1
 80046c4:	2302      	movs	r3, #2
 80046c6:	e001      	b.n	80046cc <_svfprintf_r+0x388>
 80046c8:	46e3      	mov	fp, ip
 80046ca:	2303      	movs	r3, #3
 80046cc:	9300      	str	r3, [sp, #0]
 80046ce:	4640      	mov	r0, r8
 80046d0:	ab3a      	add	r3, sp, #232	; 0xe8
 80046d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046d4:	9302      	str	r3, [sp, #8]
 80046d6:	ab39      	add	r3, sp, #228	; 0xe4
 80046d8:	9303      	str	r3, [sp, #12]
 80046da:	ab38      	add	r3, sp, #224	; 0xe0
 80046dc:	9304      	str	r3, [sp, #16]
 80046de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80046e0:	f8cd c018 	str.w	ip, [sp, #24]
 80046e4:	f8cd b004 	str.w	fp, [sp, #4]
 80046e8:	f000 fe3a 	bl	8005360 <_dtoa_r>
 80046ec:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80046f0:	f8dd c018 	ldr.w	ip, [sp, #24]
 80046f4:	4681      	mov	r9, r0
 80046f6:	d002      	beq.n	80046fe <_svfprintf_r+0x3ba>
 80046f8:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80046fc:	d102      	bne.n	8004704 <_svfprintf_r+0x3c0>
 80046fe:	f016 0f01 	tst.w	r6, #1
 8004702:	d03d      	beq.n	8004780 <_svfprintf_r+0x43c>
 8004704:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004708:	eb09 010b 	add.w	r1, r9, fp
 800470c:	9108      	str	r1, [sp, #32]
 800470e:	d002      	beq.n	8004716 <_svfprintf_r+0x3d2>
 8004710:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
 8004714:	d115      	bne.n	8004742 <_svfprintf_r+0x3fe>
 8004716:	f899 3000 	ldrb.w	r3, [r9]
 800471a:	2b30      	cmp	r3, #48	; 0x30
 800471c:	d10d      	bne.n	800473a <_svfprintf_r+0x3f6>
 800471e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004720:	2200      	movs	r2, #0
 8004722:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004724:	2300      	movs	r3, #0
 8004726:	f8cd c018 	str.w	ip, [sp, #24]
 800472a:	f7ff fc4f 	bl	8003fcc <__aeabi_dcmpeq>
 800472e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004732:	b910      	cbnz	r0, 800473a <_svfprintf_r+0x3f6>
 8004734:	f1cb 0301 	rsb	r3, fp, #1
 8004738:	933a      	str	r3, [sp, #232]	; 0xe8
 800473a:	9a08      	ldr	r2, [sp, #32]
 800473c:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800473e:	18d2      	adds	r2, r2, r3
 8004740:	9208      	str	r2, [sp, #32]
 8004742:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004744:	2200      	movs	r2, #0
 8004746:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004748:	2300      	movs	r3, #0
 800474a:	f8cd c018 	str.w	ip, [sp, #24]
 800474e:	f7ff fc3d 	bl	8003fcc <__aeabi_dcmpeq>
 8004752:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004756:	b178      	cbz	r0, 8004778 <_svfprintf_r+0x434>
 8004758:	9b08      	ldr	r3, [sp, #32]
 800475a:	e00c      	b.n	8004776 <_svfprintf_r+0x432>
 800475c:	08007364 	.word	0x08007364
 8004760:	08007375 	.word	0x08007375
 8004764:	08007379 	.word	0x08007379
 8004768:	0800737d 	.word	0x0800737d
 800476c:	08007381 	.word	0x08007381
 8004770:	2230      	movs	r2, #48	; 0x30
 8004772:	f803 2b01 	strb.w	r2, [r3], #1
 8004776:	9338      	str	r3, [sp, #224]	; 0xe0
 8004778:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800477a:	9808      	ldr	r0, [sp, #32]
 800477c:	4283      	cmp	r3, r0
 800477e:	d3f7      	bcc.n	8004770 <_svfprintf_r+0x42c>
 8004780:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 8004782:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8004786:	ebc9 0303 	rsb	r3, r9, r3
 800478a:	9308      	str	r3, [sp, #32]
 800478c:	d002      	beq.n	8004794 <_svfprintf_r+0x450>
 800478e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8004792:	d108      	bne.n	80047a6 <_svfprintf_r+0x462>
 8004794:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004796:	f113 0f03 	cmn.w	r3, #3
 800479a:	db01      	blt.n	80047a0 <_svfprintf_r+0x45c>
 800479c:	4563      	cmp	r3, ip
 800479e:	dd79      	ble.n	8004894 <_svfprintf_r+0x550>
 80047a0:	f1aa 0a02 	sub.w	sl, sl, #2
 80047a4:	e002      	b.n	80047ac <_svfprintf_r+0x468>
 80047a6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80047aa:	dc53      	bgt.n	8004854 <_svfprintf_r+0x510>
 80047ac:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80047ae:	f88d a0d8 	strb.w	sl, [sp, #216]	; 0xd8
 80047b2:	f103 3bff 	add.w	fp, r3, #4294967295
 80047b6:	f8cd b0e8 	str.w	fp, [sp, #232]	; 0xe8
 80047ba:	f1bb 0f00 	cmp.w	fp, #0
 80047be:	da03      	bge.n	80047c8 <_svfprintf_r+0x484>
 80047c0:	f1cb 0b00 	rsb	fp, fp, #0
 80047c4:	232d      	movs	r3, #45	; 0x2d
 80047c6:	e000      	b.n	80047ca <_svfprintf_r+0x486>
 80047c8:	232b      	movs	r3, #43	; 0x2b
 80047ca:	f1bb 0f09 	cmp.w	fp, #9
 80047ce:	f88d 30d9 	strb.w	r3, [sp, #217]	; 0xd9
 80047d2:	dd2a      	ble.n	800482a <_svfprintf_r+0x4e6>
 80047d4:	f10d 02d7 	add.w	r2, sp, #215	; 0xd7
 80047d8:	46ac      	mov	ip, r5
 80047da:	4615      	mov	r5, r2
 80047dc:	4658      	mov	r0, fp
 80047de:	210a      	movs	r1, #10
 80047e0:	9207      	str	r2, [sp, #28]
 80047e2:	f8cd c018 	str.w	ip, [sp, #24]
 80047e6:	f7fe ffc1 	bl	800376c <__aeabi_idivmod>
 80047ea:	4658      	mov	r0, fp
 80047ec:	3130      	adds	r1, #48	; 0x30
 80047ee:	f805 1d01 	strb.w	r1, [r5, #-1]!
 80047f2:	210a      	movs	r1, #10
 80047f4:	f7fe fe70 	bl	80034d8 <__aeabi_idiv>
 80047f8:	9a07      	ldr	r2, [sp, #28]
 80047fa:	f8dd c018 	ldr.w	ip, [sp, #24]
 80047fe:	2809      	cmp	r0, #9
 8004800:	4683      	mov	fp, r0
 8004802:	dceb      	bgt.n	80047dc <_svfprintf_r+0x498>
 8004804:	462b      	mov	r3, r5
 8004806:	f100 0b30 	add.w	fp, r0, #48	; 0x30
 800480a:	1e59      	subs	r1, r3, #1
 800480c:	4665      	mov	r5, ip
 800480e:	f803 bc01 	strb.w	fp, [r3, #-1]
 8004812:	f10d 03da 	add.w	r3, sp, #218	; 0xda
 8004816:	e003      	b.n	8004820 <_svfprintf_r+0x4dc>
 8004818:	f811 0b01 	ldrb.w	r0, [r1], #1
 800481c:	f803 0c01 	strb.w	r0, [r3, #-1]
 8004820:	4618      	mov	r0, r3
 8004822:	3301      	adds	r3, #1
 8004824:	4291      	cmp	r1, r2
 8004826:	d3f7      	bcc.n	8004818 <_svfprintf_r+0x4d4>
 8004828:	e006      	b.n	8004838 <_svfprintf_r+0x4f4>
 800482a:	a837      	add	r0, sp, #220	; 0xdc
 800482c:	2330      	movs	r3, #48	; 0x30
 800482e:	449b      	add	fp, r3
 8004830:	f88d 30da 	strb.w	r3, [sp, #218]	; 0xda
 8004834:	f88d b0db 	strb.w	fp, [sp, #219]	; 0xdb
 8004838:	9908      	ldr	r1, [sp, #32]
 800483a:	ab36      	add	r3, sp, #216	; 0xd8
 800483c:	1ac3      	subs	r3, r0, r3
 800483e:	9312      	str	r3, [sp, #72]	; 0x48
 8004840:	2901      	cmp	r1, #1
 8004842:	eb03 0b01 	add.w	fp, r3, r1
 8004846:	dc02      	bgt.n	800484e <_svfprintf_r+0x50a>
 8004848:	f016 0f01 	tst.w	r6, #1
 800484c:	d038      	beq.n	80048c0 <_svfprintf_r+0x57c>
 800484e:	f10b 0b01 	add.w	fp, fp, #1
 8004852:	e035      	b.n	80048c0 <_svfprintf_r+0x57c>
 8004854:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8004858:	d11c      	bne.n	8004894 <_svfprintf_r+0x550>
 800485a:	f8dd b0e8 	ldr.w	fp, [sp, #232]	; 0xe8
 800485e:	f1bb 0f00 	cmp.w	fp, #0
 8004862:	dd09      	ble.n	8004878 <_svfprintf_r+0x534>
 8004864:	f1bc 0f00 	cmp.w	ip, #0
 8004868:	d102      	bne.n	8004870 <_svfprintf_r+0x52c>
 800486a:	f016 0f01 	tst.w	r6, #1
 800486e:	d027      	beq.n	80048c0 <_svfprintf_r+0x57c>
 8004870:	f10b 0b01 	add.w	fp, fp, #1
 8004874:	44e3      	add	fp, ip
 8004876:	e00a      	b.n	800488e <_svfprintf_r+0x54a>
 8004878:	f1bc 0f00 	cmp.w	ip, #0
 800487c:	d105      	bne.n	800488a <_svfprintf_r+0x546>
 800487e:	f016 0f01 	tst.w	r6, #1
 8004882:	d102      	bne.n	800488a <_svfprintf_r+0x546>
 8004884:	f04f 0b01 	mov.w	fp, #1
 8004888:	e01a      	b.n	80048c0 <_svfprintf_r+0x57c>
 800488a:	f10c 0b02 	add.w	fp, ip, #2
 800488e:	f04f 0a66 	mov.w	sl, #102	; 0x66
 8004892:	e015      	b.n	80048c0 <_svfprintf_r+0x57c>
 8004894:	f8dd b0e8 	ldr.w	fp, [sp, #232]	; 0xe8
 8004898:	9a08      	ldr	r2, [sp, #32]
 800489a:	4593      	cmp	fp, r2
 800489c:	db05      	blt.n	80048aa <_svfprintf_r+0x566>
 800489e:	f016 0f01 	tst.w	r6, #1
 80048a2:	bf18      	it	ne
 80048a4:	f10b 0b01 	addne.w	fp, fp, #1
 80048a8:	e008      	b.n	80048bc <_svfprintf_r+0x578>
 80048aa:	f1bb 0f00 	cmp.w	fp, #0
 80048ae:	9b08      	ldr	r3, [sp, #32]
 80048b0:	bfcc      	ite	gt
 80048b2:	f04f 0b01 	movgt.w	fp, #1
 80048b6:	f1cb 0b02 	rsble	fp, fp, #2
 80048ba:	449b      	add	fp, r3
 80048bc:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80048c0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80048c2:	b908      	cbnz	r0, 80048c8 <_svfprintf_r+0x584>
 80048c4:	4684      	mov	ip, r0
 80048c6:	e124      	b.n	8004b12 <_svfprintf_r+0x7ce>
 80048c8:	232d      	movs	r3, #45	; 0x2d
 80048ca:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 80048ce:	e11e      	b.n	8004b0e <_svfprintf_r+0x7ca>
 80048d0:	f016 0f10 	tst.w	r6, #16
 80048d4:	9309      	str	r3, [sp, #36]	; 0x24
 80048d6:	d004      	beq.n	80048e2 <_svfprintf_r+0x59e>
 80048d8:	682b      	ldr	r3, [r5, #0]
 80048da:	3504      	adds	r5, #4
 80048dc:	990e      	ldr	r1, [sp, #56]	; 0x38
 80048de:	6019      	str	r1, [r3, #0]
 80048e0:	e55e      	b.n	80043a0 <_svfprintf_r+0x5c>
 80048e2:	f016 0f40 	tst.w	r6, #64	; 0x40
 80048e6:	682a      	ldr	r2, [r5, #0]
 80048e8:	f105 0304 	add.w	r3, r5, #4
 80048ec:	bf18      	it	ne
 80048ee:	980e      	ldrne	r0, [sp, #56]	; 0x38
 80048f0:	461d      	mov	r5, r3
 80048f2:	bf0a      	itet	eq
 80048f4:	990e      	ldreq	r1, [sp, #56]	; 0x38
 80048f6:	8010      	strhne	r0, [r2, #0]
 80048f8:	6011      	streq	r1, [r2, #0]
 80048fa:	e551      	b.n	80043a0 <_svfprintf_r+0x5c>
 80048fc:	9309      	str	r3, [sp, #36]	; 0x24
 80048fe:	f046 0610 	orr.w	r6, r6, #16
 8004902:	920a      	str	r2, [sp, #40]	; 0x28
 8004904:	e001      	b.n	800490a <_svfprintf_r+0x5c6>
 8004906:	9309      	str	r3, [sp, #36]	; 0x24
 8004908:	920a      	str	r2, [sp, #40]	; 0x28
 800490a:	f016 0110 	ands.w	r1, r6, #16
 800490e:	d004      	beq.n	800491a <_svfprintf_r+0x5d6>
 8004910:	f8d5 b000 	ldr.w	fp, [r5]
 8004914:	2200      	movs	r2, #0
 8004916:	3504      	adds	r5, #4
 8004918:	e082      	b.n	8004a20 <_svfprintf_r+0x6dc>
 800491a:	f8d5 b000 	ldr.w	fp, [r5]
 800491e:	f016 0240 	ands.w	r2, r6, #64	; 0x40
 8004922:	f105 0304 	add.w	r3, r5, #4
 8004926:	bf1b      	ittet	ne
 8004928:	460a      	movne	r2, r1
 800492a:	461d      	movne	r5, r3
 800492c:	461d      	moveq	r5, r3
 800492e:	fa1f fb8b 	uxthne.w	fp, fp
 8004932:	e075      	b.n	8004a20 <_svfprintf_r+0x6dc>
 8004934:	920a      	str	r2, [sp, #40]	; 0x28
 8004936:	f04f 0a78 	mov.w	sl, #120	; 0x78
 800493a:	4a9d      	ldr	r2, [pc, #628]	; (8004bb0 <_svfprintf_r+0x86c>)
 800493c:	f046 0602 	orr.w	r6, r6, #2
 8004940:	f8d5 b000 	ldr.w	fp, [r5]
 8004944:	3504      	adds	r5, #4
 8004946:	9309      	str	r3, [sp, #36]	; 0x24
 8004948:	2330      	movs	r3, #48	; 0x30
 800494a:	f88d a0ed 	strb.w	sl, [sp, #237]	; 0xed
 800494e:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8004952:	9211      	str	r2, [sp, #68]	; 0x44
 8004954:	e063      	b.n	8004a1e <_svfprintf_r+0x6da>
 8004956:	9309      	str	r3, [sp, #36]	; 0x24
 8004958:	2300      	movs	r3, #0
 800495a:	1d28      	adds	r0, r5, #4
 800495c:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8004960:	459c      	cmp	ip, r3
 8004962:	f8d5 9000 	ldr.w	r9, [r5]
 8004966:	900b      	str	r0, [sp, #44]	; 0x2c
 8004968:	920a      	str	r2, [sp, #40]	; 0x28
 800496a:	4648      	mov	r0, r9
 800496c:	db13      	blt.n	8004996 <_svfprintf_r+0x652>
 800496e:	4619      	mov	r1, r3
 8004970:	4662      	mov	r2, ip
 8004972:	9307      	str	r3, [sp, #28]
 8004974:	f8cd c018 	str.w	ip, [sp, #24]
 8004978:	f001 fe26 	bl	80065c8 <memchr>
 800497c:	9b07      	ldr	r3, [sp, #28]
 800497e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004982:	2800      	cmp	r0, #0
 8004984:	f000 80c1 	beq.w	8004b0a <_svfprintf_r+0x7c6>
 8004988:	ebc9 0b00 	rsb	fp, r9, r0
 800498c:	45e3      	cmp	fp, ip
 800498e:	f300 80bc 	bgt.w	8004b0a <_svfprintf_r+0x7c6>
 8004992:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004994:	e005      	b.n	80049a2 <_svfprintf_r+0x65e>
 8004996:	9307      	str	r3, [sp, #28]
 8004998:	f002 fc3d 	bl	8007216 <strlen>
 800499c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800499e:	9b07      	ldr	r3, [sp, #28]
 80049a0:	4683      	mov	fp, r0
 80049a2:	469c      	mov	ip, r3
 80049a4:	e0b5      	b.n	8004b12 <_svfprintf_r+0x7ce>
 80049a6:	9309      	str	r3, [sp, #36]	; 0x24
 80049a8:	f046 0610 	orr.w	r6, r6, #16
 80049ac:	920a      	str	r2, [sp, #40]	; 0x28
 80049ae:	e001      	b.n	80049b4 <_svfprintf_r+0x670>
 80049b0:	9309      	str	r3, [sp, #36]	; 0x24
 80049b2:	920a      	str	r2, [sp, #40]	; 0x28
 80049b4:	f016 0f10 	tst.w	r6, #16
 80049b8:	d003      	beq.n	80049c2 <_svfprintf_r+0x67e>
 80049ba:	f8d5 b000 	ldr.w	fp, [r5]
 80049be:	3504      	adds	r5, #4
 80049c0:	e009      	b.n	80049d6 <_svfprintf_r+0x692>
 80049c2:	f8d5 b000 	ldr.w	fp, [r5]
 80049c6:	f016 0f40 	tst.w	r6, #64	; 0x40
 80049ca:	f105 0304 	add.w	r3, r5, #4
 80049ce:	461d      	mov	r5, r3
 80049d0:	bf18      	it	ne
 80049d2:	fa1f fb8b 	uxthne.w	fp, fp
 80049d6:	2201      	movs	r2, #1
 80049d8:	e022      	b.n	8004a20 <_svfprintf_r+0x6dc>
 80049da:	4975      	ldr	r1, [pc, #468]	; (8004bb0 <_svfprintf_r+0x86c>)
 80049dc:	9309      	str	r3, [sp, #36]	; 0x24
 80049de:	920a      	str	r2, [sp, #40]	; 0x28
 80049e0:	f016 0f10 	tst.w	r6, #16
 80049e4:	9111      	str	r1, [sp, #68]	; 0x44
 80049e6:	d003      	beq.n	80049f0 <_svfprintf_r+0x6ac>
 80049e8:	f8d5 b000 	ldr.w	fp, [r5]
 80049ec:	3504      	adds	r5, #4
 80049ee:	e009      	b.n	8004a04 <_svfprintf_r+0x6c0>
 80049f0:	f8d5 b000 	ldr.w	fp, [r5]
 80049f4:	f016 0f40 	tst.w	r6, #64	; 0x40
 80049f8:	f105 0304 	add.w	r3, r5, #4
 80049fc:	461d      	mov	r5, r3
 80049fe:	bf18      	it	ne
 8004a00:	fa1f fb8b 	uxthne.w	fp, fp
 8004a04:	f016 0f01 	tst.w	r6, #1
 8004a08:	d009      	beq.n	8004a1e <_svfprintf_r+0x6da>
 8004a0a:	f1bb 0f00 	cmp.w	fp, #0
 8004a0e:	d006      	beq.n	8004a1e <_svfprintf_r+0x6da>
 8004a10:	f046 0602 	orr.w	r6, r6, #2
 8004a14:	2330      	movs	r3, #48	; 0x30
 8004a16:	f88d a0ed 	strb.w	sl, [sp, #237]	; 0xed
 8004a1a:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 8004a1e:	2202      	movs	r2, #2
 8004a20:	2300      	movs	r3, #0
 8004a22:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
 8004a26:	f1bc 0f00 	cmp.w	ip, #0
 8004a2a:	ab2f      	add	r3, sp, #188	; 0xbc
 8004a2c:	bfa8      	it	ge
 8004a2e:	f026 0680 	bicge.w	r6, r6, #128	; 0x80
 8004a32:	f1bb 0f00 	cmp.w	fp, #0
 8004a36:	d102      	bne.n	8004a3e <_svfprintf_r+0x6fa>
 8004a38:	f1bc 0f00 	cmp.w	ip, #0
 8004a3c:	d046      	beq.n	8004acc <_svfprintf_r+0x788>
 8004a3e:	2a01      	cmp	r2, #1
 8004a40:	d002      	beq.n	8004a48 <_svfprintf_r+0x704>
 8004a42:	2a02      	cmp	r2, #2
 8004a44:	d103      	bne.n	8004a4e <_svfprintf_r+0x70a>
 8004a46:	e035      	b.n	8004ab4 <_svfprintf_r+0x770>
 8004a48:	4699      	mov	r9, r3
 8004a4a:	950b      	str	r5, [sp, #44]	; 0x2c
 8004a4c:	e025      	b.n	8004a9a <_svfprintf_r+0x756>
 8004a4e:	4619      	mov	r1, r3
 8004a50:	f00b 0207 	and.w	r2, fp, #7
 8004a54:	3230      	adds	r2, #48	; 0x30
 8004a56:	ea5f 0bdb 	movs.w	fp, fp, lsr #3
 8004a5a:	f801 2d01 	strb.w	r2, [r1, #-1]!
 8004a5e:	d1f7      	bne.n	8004a50 <_svfprintf_r+0x70c>
 8004a60:	f016 0f01 	tst.w	r6, #1
 8004a64:	4689      	mov	r9, r1
 8004a66:	d03c      	beq.n	8004ae2 <_svfprintf_r+0x79e>
 8004a68:	2a30      	cmp	r2, #48	; 0x30
 8004a6a:	d03a      	beq.n	8004ae2 <_svfprintf_r+0x79e>
 8004a6c:	2230      	movs	r2, #48	; 0x30
 8004a6e:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8004a72:	e036      	b.n	8004ae2 <_svfprintf_r+0x79e>
 8004a74:	4658      	mov	r0, fp
 8004a76:	210a      	movs	r1, #10
 8004a78:	9307      	str	r3, [sp, #28]
 8004a7a:	f8cd c018 	str.w	ip, [sp, #24]
 8004a7e:	f7fe fd1d 	bl	80034bc <__aeabi_uidivmod>
 8004a82:	4658      	mov	r0, fp
 8004a84:	3130      	adds	r1, #48	; 0x30
 8004a86:	f809 1c01 	strb.w	r1, [r9, #-1]
 8004a8a:	210a      	movs	r1, #10
 8004a8c:	46a9      	mov	r9, r5
 8004a8e:	f7fe fbe7 	bl	8003260 <__aeabi_uidiv>
 8004a92:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004a96:	9b07      	ldr	r3, [sp, #28]
 8004a98:	4683      	mov	fp, r0
 8004a9a:	f1bb 0f09 	cmp.w	fp, #9
 8004a9e:	f109 35ff 	add.w	r5, r9, #4294967295
 8004aa2:	d8e7      	bhi.n	8004a74 <_svfprintf_r+0x730>
 8004aa4:	462a      	mov	r2, r5
 8004aa6:	f10b 0b30 	add.w	fp, fp, #48	; 0x30
 8004aaa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004aac:	4691      	mov	r9, r2
 8004aae:	f882 b000 	strb.w	fp, [r2]
 8004ab2:	e016      	b.n	8004ae2 <_svfprintf_r+0x79e>
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	9811      	ldr	r0, [sp, #68]	; 0x44
 8004ab8:	f00b 010f 	and.w	r1, fp, #15
 8004abc:	ea5f 1b1b 	movs.w	fp, fp, lsr #4
 8004ac0:	5c41      	ldrb	r1, [r0, r1]
 8004ac2:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8004ac6:	d1f6      	bne.n	8004ab6 <_svfprintf_r+0x772>
 8004ac8:	4691      	mov	r9, r2
 8004aca:	e00a      	b.n	8004ae2 <_svfprintf_r+0x79e>
 8004acc:	b942      	cbnz	r2, 8004ae0 <_svfprintf_r+0x79c>
 8004ace:	f016 0f01 	tst.w	r6, #1
 8004ad2:	d005      	beq.n	8004ae0 <_svfprintf_r+0x79c>
 8004ad4:	3230      	adds	r2, #48	; 0x30
 8004ad6:	f10d 09bb 	add.w	r9, sp, #187	; 0xbb
 8004ada:	f88d 20bb 	strb.w	r2, [sp, #187]	; 0xbb
 8004ade:	e000      	b.n	8004ae2 <_svfprintf_r+0x79e>
 8004ae0:	4699      	mov	r9, r3
 8004ae2:	ebc9 0b03 	rsb	fp, r9, r3
 8004ae6:	e014      	b.n	8004b12 <_svfprintf_r+0x7ce>
 8004ae8:	9309      	str	r3, [sp, #36]	; 0x24
 8004aea:	920a      	str	r2, [sp, #40]	; 0x28
 8004aec:	f1ba 0f00 	cmp.w	sl, #0
 8004af0:	f000 8392 	beq.w	8005218 <_svfprintf_r+0xed4>
 8004af4:	f04f 0c00 	mov.w	ip, #0
 8004af8:	f88d a094 	strb.w	sl, [sp, #148]	; 0x94
 8004afc:	f88d c0ef 	strb.w	ip, [sp, #239]	; 0xef
 8004b00:	f10d 0994 	add.w	r9, sp, #148	; 0x94
 8004b04:	f04f 0b01 	mov.w	fp, #1
 8004b08:	e003      	b.n	8004b12 <_svfprintf_r+0x7ce>
 8004b0a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004b0c:	46e3      	mov	fp, ip
 8004b0e:	f04f 0c00 	mov.w	ip, #0
 8004b12:	f89d 30ef 	ldrb.w	r3, [sp, #239]	; 0xef
 8004b16:	45e3      	cmp	fp, ip
 8004b18:	bfac      	ite	ge
 8004b1a:	4659      	movge	r1, fp
 8004b1c:	4661      	movlt	r1, ip
 8004b1e:	910b      	str	r1, [sp, #44]	; 0x2c
 8004b20:	b10b      	cbz	r3, 8004b26 <_svfprintf_r+0x7e2>
 8004b22:	3101      	adds	r1, #1
 8004b24:	910b      	str	r1, [sp, #44]	; 0x2c
 8004b26:	f016 0202 	ands.w	r2, r6, #2
 8004b2a:	9213      	str	r2, [sp, #76]	; 0x4c
 8004b2c:	d002      	beq.n	8004b34 <_svfprintf_r+0x7f0>
 8004b2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b30:	3302      	adds	r3, #2
 8004b32:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b34:	f016 0084 	ands.w	r0, r6, #132	; 0x84
 8004b38:	900d      	str	r0, [sp, #52]	; 0x34
 8004b3a:	d14a      	bne.n	8004bd2 <_svfprintf_r+0x88e>
 8004b3c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004b3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b40:	1a8b      	subs	r3, r1, r2
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	dc1c      	bgt.n	8004b80 <_svfprintf_r+0x83c>
 8004b46:	e044      	b.n	8004bd2 <_svfprintf_r+0x88e>
 8004b48:	601a      	str	r2, [r3, #0]
 8004b4a:	2210      	movs	r2, #16
 8004b4c:	605a      	str	r2, [r3, #4]
 8004b4e:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 8004b50:	3210      	adds	r2, #16
 8004b52:	9231      	str	r2, [sp, #196]	; 0xc4
 8004b54:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 8004b56:	3201      	adds	r2, #1
 8004b58:	9230      	str	r2, [sp, #192]	; 0xc0
 8004b5a:	2a07      	cmp	r2, #7
 8004b5c:	dc01      	bgt.n	8004b62 <_svfprintf_r+0x81e>
 8004b5e:	3308      	adds	r3, #8
 8004b60:	e00c      	b.n	8004b7c <_svfprintf_r+0x838>
 8004b62:	4640      	mov	r0, r8
 8004b64:	4639      	mov	r1, r7
 8004b66:	aa2f      	add	r2, sp, #188	; 0xbc
 8004b68:	f8cd c018 	str.w	ip, [sp, #24]
 8004b6c:	f7ff fb70 	bl	8004250 <__sprint_r>
 8004b70:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004b74:	2800      	cmp	r0, #0
 8004b76:	f040 8356 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004b7a:	ab15      	add	r3, sp, #84	; 0x54
 8004b7c:	3d10      	subs	r5, #16
 8004b7e:	e003      	b.n	8004b88 <_svfprintf_r+0x844>
 8004b80:	4622      	mov	r2, r4
 8004b82:	462c      	mov	r4, r5
 8004b84:	461d      	mov	r5, r3
 8004b86:	4613      	mov	r3, r2
 8004b88:	2d10      	cmp	r5, #16
 8004b8a:	4a0a      	ldr	r2, [pc, #40]	; (8004bb4 <_svfprintf_r+0x870>)
 8004b8c:	dcdc      	bgt.n	8004b48 <_svfprintf_r+0x804>
 8004b8e:	4619      	mov	r1, r3
 8004b90:	462b      	mov	r3, r5
 8004b92:	4625      	mov	r5, r4
 8004b94:	460c      	mov	r4, r1
 8004b96:	604b      	str	r3, [r1, #4]
 8004b98:	600a      	str	r2, [r1, #0]
 8004b9a:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 8004b9c:	18d3      	adds	r3, r2, r3
 8004b9e:	9331      	str	r3, [sp, #196]	; 0xc4
 8004ba0:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	9330      	str	r3, [sp, #192]	; 0xc0
 8004ba6:	2b07      	cmp	r3, #7
 8004ba8:	dc06      	bgt.n	8004bb8 <_svfprintf_r+0x874>
 8004baa:	3408      	adds	r4, #8
 8004bac:	e011      	b.n	8004bd2 <_svfprintf_r+0x88e>
 8004bae:	bf00      	nop
 8004bb0:	08007385 	.word	0x08007385
 8004bb4:	08007398 	.word	0x08007398
 8004bb8:	4640      	mov	r0, r8
 8004bba:	4639      	mov	r1, r7
 8004bbc:	aa2f      	add	r2, sp, #188	; 0xbc
 8004bbe:	f8cd c018 	str.w	ip, [sp, #24]
 8004bc2:	f7ff fb45 	bl	8004250 <__sprint_r>
 8004bc6:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004bca:	2800      	cmp	r0, #0
 8004bcc:	f040 832b 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004bd0:	ac15      	add	r4, sp, #84	; 0x54
 8004bd2:	f89d 30ef 	ldrb.w	r3, [sp, #239]	; 0xef
 8004bd6:	b1db      	cbz	r3, 8004c10 <_svfprintf_r+0x8cc>
 8004bd8:	f10d 03ef 	add.w	r3, sp, #239	; 0xef
 8004bdc:	6023      	str	r3, [r4, #0]
 8004bde:	2301      	movs	r3, #1
 8004be0:	6063      	str	r3, [r4, #4]
 8004be2:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004be4:	3301      	adds	r3, #1
 8004be6:	9331      	str	r3, [sp, #196]	; 0xc4
 8004be8:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004bea:	3301      	adds	r3, #1
 8004bec:	9330      	str	r3, [sp, #192]	; 0xc0
 8004bee:	2b07      	cmp	r3, #7
 8004bf0:	dc01      	bgt.n	8004bf6 <_svfprintf_r+0x8b2>
 8004bf2:	3408      	adds	r4, #8
 8004bf4:	e00c      	b.n	8004c10 <_svfprintf_r+0x8cc>
 8004bf6:	4640      	mov	r0, r8
 8004bf8:	4639      	mov	r1, r7
 8004bfa:	aa2f      	add	r2, sp, #188	; 0xbc
 8004bfc:	f8cd c018 	str.w	ip, [sp, #24]
 8004c00:	f7ff fb26 	bl	8004250 <__sprint_r>
 8004c04:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004c08:	2800      	cmp	r0, #0
 8004c0a:	f040 830c 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004c0e:	ac15      	add	r4, sp, #84	; 0x54
 8004c10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004c12:	b1d3      	cbz	r3, 8004c4a <_svfprintf_r+0x906>
 8004c14:	ab3b      	add	r3, sp, #236	; 0xec
 8004c16:	6023      	str	r3, [r4, #0]
 8004c18:	2302      	movs	r3, #2
 8004c1a:	6063      	str	r3, [r4, #4]
 8004c1c:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004c1e:	3302      	adds	r3, #2
 8004c20:	9331      	str	r3, [sp, #196]	; 0xc4
 8004c22:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004c24:	3301      	adds	r3, #1
 8004c26:	9330      	str	r3, [sp, #192]	; 0xc0
 8004c28:	2b07      	cmp	r3, #7
 8004c2a:	dc01      	bgt.n	8004c30 <_svfprintf_r+0x8ec>
 8004c2c:	3408      	adds	r4, #8
 8004c2e:	e00c      	b.n	8004c4a <_svfprintf_r+0x906>
 8004c30:	4640      	mov	r0, r8
 8004c32:	4639      	mov	r1, r7
 8004c34:	aa2f      	add	r2, sp, #188	; 0xbc
 8004c36:	f8cd c018 	str.w	ip, [sp, #24]
 8004c3a:	f7ff fb09 	bl	8004250 <__sprint_r>
 8004c3e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004c42:	2800      	cmp	r0, #0
 8004c44:	f040 82ef 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004c48:	ac15      	add	r4, sp, #84	; 0x54
 8004c4a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004c4c:	2880      	cmp	r0, #128	; 0x80
 8004c4e:	d141      	bne.n	8004cd4 <_svfprintf_r+0x990>
 8004c50:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004c52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004c54:	1a89      	subs	r1, r1, r2
 8004c56:	910d      	str	r1, [sp, #52]	; 0x34
 8004c58:	2900      	cmp	r1, #0
 8004c5a:	dc1a      	bgt.n	8004c92 <_svfprintf_r+0x94e>
 8004c5c:	e03a      	b.n	8004cd4 <_svfprintf_r+0x990>
 8004c5e:	6013      	str	r3, [r2, #0]
 8004c60:	2310      	movs	r3, #16
 8004c62:	6053      	str	r3, [r2, #4]
 8004c64:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004c66:	3310      	adds	r3, #16
 8004c68:	9331      	str	r3, [sp, #196]	; 0xc4
 8004c6a:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	9330      	str	r3, [sp, #192]	; 0xc0
 8004c70:	2b07      	cmp	r3, #7
 8004c72:	dc01      	bgt.n	8004c78 <_svfprintf_r+0x934>
 8004c74:	3208      	adds	r2, #8
 8004c76:	e008      	b.n	8004c8a <_svfprintf_r+0x946>
 8004c78:	4640      	mov	r0, r8
 8004c7a:	4639      	mov	r1, r7
 8004c7c:	aa2f      	add	r2, sp, #188	; 0xbc
 8004c7e:	f7ff fae7 	bl	8004250 <__sprint_r>
 8004c82:	2800      	cmp	r0, #0
 8004c84:	f040 82cf 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004c88:	aa15      	add	r2, sp, #84	; 0x54
 8004c8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c8c:	3b10      	subs	r3, #16
 8004c8e:	930d      	str	r3, [sp, #52]	; 0x34
 8004c90:	e001      	b.n	8004c96 <_svfprintf_r+0x952>
 8004c92:	4622      	mov	r2, r4
 8004c94:	4664      	mov	r4, ip
 8004c96:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004c98:	4b8c      	ldr	r3, [pc, #560]	; (8004ecc <_svfprintf_r+0xb88>)
 8004c9a:	2810      	cmp	r0, #16
 8004c9c:	dcdf      	bgt.n	8004c5e <_svfprintf_r+0x91a>
 8004c9e:	6050      	str	r0, [r2, #4]
 8004ca0:	46a4      	mov	ip, r4
 8004ca2:	6013      	str	r3, [r2, #0]
 8004ca4:	4614      	mov	r4, r2
 8004ca6:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004ca8:	181b      	adds	r3, r3, r0
 8004caa:	9331      	str	r3, [sp, #196]	; 0xc4
 8004cac:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004cae:	3301      	adds	r3, #1
 8004cb0:	9330      	str	r3, [sp, #192]	; 0xc0
 8004cb2:	2b07      	cmp	r3, #7
 8004cb4:	dc01      	bgt.n	8004cba <_svfprintf_r+0x976>
 8004cb6:	3408      	adds	r4, #8
 8004cb8:	e00c      	b.n	8004cd4 <_svfprintf_r+0x990>
 8004cba:	4640      	mov	r0, r8
 8004cbc:	4639      	mov	r1, r7
 8004cbe:	aa2f      	add	r2, sp, #188	; 0xbc
 8004cc0:	f8cd c018 	str.w	ip, [sp, #24]
 8004cc4:	f7ff fac4 	bl	8004250 <__sprint_r>
 8004cc8:	f8dd c018 	ldr.w	ip, [sp, #24]
 8004ccc:	2800      	cmp	r0, #0
 8004cce:	f040 82aa 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004cd2:	ac15      	add	r4, sp, #84	; 0x54
 8004cd4:	ebcb 0c0c 	rsb	ip, fp, ip
 8004cd8:	f1bc 0f00 	cmp.w	ip, #0
 8004cdc:	dc18      	bgt.n	8004d10 <_svfprintf_r+0x9cc>
 8004cde:	e036      	b.n	8004d4e <_svfprintf_r+0xa0a>
 8004ce0:	6013      	str	r3, [r2, #0]
 8004ce2:	2310      	movs	r3, #16
 8004ce4:	6053      	str	r3, [r2, #4]
 8004ce6:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004ce8:	3310      	adds	r3, #16
 8004cea:	9331      	str	r3, [sp, #196]	; 0xc4
 8004cec:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004cee:	3301      	adds	r3, #1
 8004cf0:	9330      	str	r3, [sp, #192]	; 0xc0
 8004cf2:	2b07      	cmp	r3, #7
 8004cf4:	dc01      	bgt.n	8004cfa <_svfprintf_r+0x9b6>
 8004cf6:	3208      	adds	r2, #8
 8004cf8:	e008      	b.n	8004d0c <_svfprintf_r+0x9c8>
 8004cfa:	4640      	mov	r0, r8
 8004cfc:	4639      	mov	r1, r7
 8004cfe:	aa2f      	add	r2, sp, #188	; 0xbc
 8004d00:	f7ff faa6 	bl	8004250 <__sprint_r>
 8004d04:	2800      	cmp	r0, #0
 8004d06:	f040 828e 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004d0a:	aa15      	add	r2, sp, #84	; 0x54
 8004d0c:	3d10      	subs	r5, #16
 8004d0e:	e002      	b.n	8004d16 <_svfprintf_r+0x9d2>
 8004d10:	4622      	mov	r2, r4
 8004d12:	462c      	mov	r4, r5
 8004d14:	4665      	mov	r5, ip
 8004d16:	2d10      	cmp	r5, #16
 8004d18:	4b6c      	ldr	r3, [pc, #432]	; (8004ecc <_svfprintf_r+0xb88>)
 8004d1a:	dce1      	bgt.n	8004ce0 <_svfprintf_r+0x99c>
 8004d1c:	46ac      	mov	ip, r5
 8004d1e:	f8c2 c004 	str.w	ip, [r2, #4]
 8004d22:	6013      	str	r3, [r2, #0]
 8004d24:	4625      	mov	r5, r4
 8004d26:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004d28:	4614      	mov	r4, r2
 8004d2a:	4463      	add	r3, ip
 8004d2c:	9331      	str	r3, [sp, #196]	; 0xc4
 8004d2e:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004d30:	3301      	adds	r3, #1
 8004d32:	9330      	str	r3, [sp, #192]	; 0xc0
 8004d34:	2b07      	cmp	r3, #7
 8004d36:	dc01      	bgt.n	8004d3c <_svfprintf_r+0x9f8>
 8004d38:	3408      	adds	r4, #8
 8004d3a:	e008      	b.n	8004d4e <_svfprintf_r+0xa0a>
 8004d3c:	4640      	mov	r0, r8
 8004d3e:	4639      	mov	r1, r7
 8004d40:	aa2f      	add	r2, sp, #188	; 0xbc
 8004d42:	f7ff fa85 	bl	8004250 <__sprint_r>
 8004d46:	2800      	cmp	r0, #0
 8004d48:	f040 826d 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004d4c:	ac15      	add	r4, sp, #84	; 0x54
 8004d4e:	f416 7f80 	tst.w	r6, #256	; 0x100
 8004d52:	d106      	bne.n	8004d62 <_svfprintf_r+0xa1e>
 8004d54:	f8c4 b004 	str.w	fp, [r4, #4]
 8004d58:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004d5a:	f8c4 9000 	str.w	r9, [r4]
 8004d5e:	445b      	add	r3, fp
 8004d60:	e202      	b.n	8005168 <_svfprintf_r+0xe24>
 8004d62:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8004d66:	f340 8176 	ble.w	8005056 <_svfprintf_r+0xd12>
 8004d6a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004d70:	2300      	movs	r3, #0
 8004d72:	f7ff f92b 	bl	8003fcc <__aeabi_dcmpeq>
 8004d76:	2800      	cmp	r0, #0
 8004d78:	d05b      	beq.n	8004e32 <_svfprintf_r+0xaee>
 8004d7a:	4b55      	ldr	r3, [pc, #340]	; (8004ed0 <_svfprintf_r+0xb8c>)
 8004d7c:	6023      	str	r3, [r4, #0]
 8004d7e:	2301      	movs	r3, #1
 8004d80:	6063      	str	r3, [r4, #4]
 8004d82:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004d84:	3301      	adds	r3, #1
 8004d86:	9331      	str	r3, [sp, #196]	; 0xc4
 8004d88:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	9330      	str	r3, [sp, #192]	; 0xc0
 8004d8e:	2b07      	cmp	r3, #7
 8004d90:	dc02      	bgt.n	8004d98 <_svfprintf_r+0xa54>
 8004d92:	f104 0108 	add.w	r1, r4, #8
 8004d96:	e008      	b.n	8004daa <_svfprintf_r+0xa66>
 8004d98:	4640      	mov	r0, r8
 8004d9a:	4639      	mov	r1, r7
 8004d9c:	aa2f      	add	r2, sp, #188	; 0xbc
 8004d9e:	f7ff fa57 	bl	8004250 <__sprint_r>
 8004da2:	2800      	cmp	r0, #0
 8004da4:	f040 823f 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004da8:	a915      	add	r1, sp, #84	; 0x54
 8004daa:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004dac:	9a08      	ldr	r2, [sp, #32]
 8004dae:	4293      	cmp	r3, r2
 8004db0:	db03      	blt.n	8004dba <_svfprintf_r+0xa76>
 8004db2:	f016 0f01 	tst.w	r6, #1
 8004db6:	f000 81e8 	beq.w	800518a <_svfprintf_r+0xe46>
 8004dba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004dbc:	600b      	str	r3, [r1, #0]
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	604b      	str	r3, [r1, #4]
 8004dc2:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	9331      	str	r3, [sp, #196]	; 0xc4
 8004dc8:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004dca:	3301      	adds	r3, #1
 8004dcc:	9330      	str	r3, [sp, #192]	; 0xc0
 8004dce:	2b07      	cmp	r3, #7
 8004dd0:	dc01      	bgt.n	8004dd6 <_svfprintf_r+0xa92>
 8004dd2:	3108      	adds	r1, #8
 8004dd4:	e008      	b.n	8004de8 <_svfprintf_r+0xaa4>
 8004dd6:	4640      	mov	r0, r8
 8004dd8:	4639      	mov	r1, r7
 8004dda:	aa2f      	add	r2, sp, #188	; 0xbc
 8004ddc:	f7ff fa38 	bl	8004250 <__sprint_r>
 8004de0:	2800      	cmp	r0, #0
 8004de2:	f040 8220 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004de6:	a915      	add	r1, sp, #84	; 0x54
 8004de8:	9808      	ldr	r0, [sp, #32]
 8004dea:	1e44      	subs	r4, r0, #1
 8004dec:	2c00      	cmp	r4, #0
 8004dee:	dc17      	bgt.n	8004e20 <_svfprintf_r+0xadc>
 8004df0:	e1cb      	b.n	800518a <_svfprintf_r+0xe46>
 8004df2:	600b      	str	r3, [r1, #0]
 8004df4:	2310      	movs	r3, #16
 8004df6:	604b      	str	r3, [r1, #4]
 8004df8:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004dfa:	3310      	adds	r3, #16
 8004dfc:	9331      	str	r3, [sp, #196]	; 0xc4
 8004dfe:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004e00:	3301      	adds	r3, #1
 8004e02:	9330      	str	r3, [sp, #192]	; 0xc0
 8004e04:	2b07      	cmp	r3, #7
 8004e06:	dc01      	bgt.n	8004e0c <_svfprintf_r+0xac8>
 8004e08:	3108      	adds	r1, #8
 8004e0a:	e008      	b.n	8004e1e <_svfprintf_r+0xada>
 8004e0c:	4640      	mov	r0, r8
 8004e0e:	4639      	mov	r1, r7
 8004e10:	aa2f      	add	r2, sp, #188	; 0xbc
 8004e12:	f7ff fa1d 	bl	8004250 <__sprint_r>
 8004e16:	2800      	cmp	r0, #0
 8004e18:	f040 8205 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004e1c:	a915      	add	r1, sp, #84	; 0x54
 8004e1e:	3c10      	subs	r4, #16
 8004e20:	2c10      	cmp	r4, #16
 8004e22:	4b2a      	ldr	r3, [pc, #168]	; (8004ecc <_svfprintf_r+0xb88>)
 8004e24:	dce5      	bgt.n	8004df2 <_svfprintf_r+0xaae>
 8004e26:	604c      	str	r4, [r1, #4]
 8004e28:	600b      	str	r3, [r1, #0]
 8004e2a:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004e2c:	191c      	adds	r4, r3, r4
 8004e2e:	9431      	str	r4, [sp, #196]	; 0xc4
 8004e30:	e109      	b.n	8005046 <_svfprintf_r+0xd02>
 8004e32:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	dc75      	bgt.n	8004f24 <_svfprintf_r+0xbe0>
 8004e38:	4b25      	ldr	r3, [pc, #148]	; (8004ed0 <_svfprintf_r+0xb8c>)
 8004e3a:	6023      	str	r3, [r4, #0]
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	6063      	str	r3, [r4, #4]
 8004e40:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004e42:	3301      	adds	r3, #1
 8004e44:	9331      	str	r3, [sp, #196]	; 0xc4
 8004e46:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004e48:	3301      	adds	r3, #1
 8004e4a:	9330      	str	r3, [sp, #192]	; 0xc0
 8004e4c:	2b07      	cmp	r3, #7
 8004e4e:	dc02      	bgt.n	8004e56 <_svfprintf_r+0xb12>
 8004e50:	f104 0108 	add.w	r1, r4, #8
 8004e54:	e008      	b.n	8004e68 <_svfprintf_r+0xb24>
 8004e56:	4640      	mov	r0, r8
 8004e58:	4639      	mov	r1, r7
 8004e5a:	aa2f      	add	r2, sp, #188	; 0xbc
 8004e5c:	f7ff f9f8 	bl	8004250 <__sprint_r>
 8004e60:	2800      	cmp	r0, #0
 8004e62:	f040 81e0 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004e66:	a915      	add	r1, sp, #84	; 0x54
 8004e68:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8004e6a:	b92b      	cbnz	r3, 8004e78 <_svfprintf_r+0xb34>
 8004e6c:	9a08      	ldr	r2, [sp, #32]
 8004e6e:	b91a      	cbnz	r2, 8004e78 <_svfprintf_r+0xb34>
 8004e70:	f016 0f01 	tst.w	r6, #1
 8004e74:	f000 8189 	beq.w	800518a <_svfprintf_r+0xe46>
 8004e78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e7a:	600b      	str	r3, [r1, #0]
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	604b      	str	r3, [r1, #4]
 8004e80:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004e82:	3301      	adds	r3, #1
 8004e84:	9331      	str	r3, [sp, #196]	; 0xc4
 8004e86:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004e88:	3301      	adds	r3, #1
 8004e8a:	9330      	str	r3, [sp, #192]	; 0xc0
 8004e8c:	2b07      	cmp	r3, #7
 8004e8e:	dc01      	bgt.n	8004e94 <_svfprintf_r+0xb50>
 8004e90:	3108      	adds	r1, #8
 8004e92:	e008      	b.n	8004ea6 <_svfprintf_r+0xb62>
 8004e94:	4640      	mov	r0, r8
 8004e96:	4639      	mov	r1, r7
 8004e98:	aa2f      	add	r2, sp, #188	; 0xbc
 8004e9a:	f7ff f9d9 	bl	8004250 <__sprint_r>
 8004e9e:	2800      	cmp	r0, #0
 8004ea0:	f040 81c1 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004ea4:	a915      	add	r1, sp, #84	; 0x54
 8004ea6:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004ea8:	4264      	negs	r4, r4
 8004eaa:	2c00      	cmp	r4, #0
 8004eac:	dc1c      	bgt.n	8004ee8 <_svfprintf_r+0xba4>
 8004eae:	e033      	b.n	8004f18 <_svfprintf_r+0xbd4>
 8004eb0:	600b      	str	r3, [r1, #0]
 8004eb2:	2310      	movs	r3, #16
 8004eb4:	604b      	str	r3, [r1, #4]
 8004eb6:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004eb8:	3310      	adds	r3, #16
 8004eba:	9331      	str	r3, [sp, #196]	; 0xc4
 8004ebc:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	9330      	str	r3, [sp, #192]	; 0xc0
 8004ec2:	2b07      	cmp	r3, #7
 8004ec4:	dc06      	bgt.n	8004ed4 <_svfprintf_r+0xb90>
 8004ec6:	3108      	adds	r1, #8
 8004ec8:	e00d      	b.n	8004ee6 <_svfprintf_r+0xba2>
 8004eca:	bf00      	nop
 8004ecc:	08007354 	.word	0x08007354
 8004ed0:	08007396 	.word	0x08007396
 8004ed4:	4640      	mov	r0, r8
 8004ed6:	4639      	mov	r1, r7
 8004ed8:	aa2f      	add	r2, sp, #188	; 0xbc
 8004eda:	f7ff f9b9 	bl	8004250 <__sprint_r>
 8004ede:	2800      	cmp	r0, #0
 8004ee0:	f040 81a1 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004ee4:	a915      	add	r1, sp, #84	; 0x54
 8004ee6:	3c10      	subs	r4, #16
 8004ee8:	2c10      	cmp	r4, #16
 8004eea:	4b97      	ldr	r3, [pc, #604]	; (8005148 <_svfprintf_r+0xe04>)
 8004eec:	dce0      	bgt.n	8004eb0 <_svfprintf_r+0xb6c>
 8004eee:	604c      	str	r4, [r1, #4]
 8004ef0:	600b      	str	r3, [r1, #0]
 8004ef2:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004ef4:	191c      	adds	r4, r3, r4
 8004ef6:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004ef8:	9431      	str	r4, [sp, #196]	; 0xc4
 8004efa:	3301      	adds	r3, #1
 8004efc:	9330      	str	r3, [sp, #192]	; 0xc0
 8004efe:	2b07      	cmp	r3, #7
 8004f00:	dc01      	bgt.n	8004f06 <_svfprintf_r+0xbc2>
 8004f02:	3108      	adds	r1, #8
 8004f04:	e008      	b.n	8004f18 <_svfprintf_r+0xbd4>
 8004f06:	4640      	mov	r0, r8
 8004f08:	4639      	mov	r1, r7
 8004f0a:	aa2f      	add	r2, sp, #188	; 0xbc
 8004f0c:	f7ff f9a0 	bl	8004250 <__sprint_r>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	f040 8188 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004f16:	a915      	add	r1, sp, #84	; 0x54
 8004f18:	9808      	ldr	r0, [sp, #32]
 8004f1a:	f8c1 9000 	str.w	r9, [r1]
 8004f1e:	6048      	str	r0, [r1, #4]
 8004f20:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004f22:	e08e      	b.n	8005042 <_svfprintf_r+0xcfe>
 8004f24:	9908      	ldr	r1, [sp, #32]
 8004f26:	f8c4 9000 	str.w	r9, [r4]
 8004f2a:	428b      	cmp	r3, r1
 8004f2c:	db54      	blt.n	8004fd8 <_svfprintf_r+0xc94>
 8004f2e:	6061      	str	r1, [r4, #4]
 8004f30:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004f32:	185b      	adds	r3, r3, r1
 8004f34:	9331      	str	r3, [sp, #196]	; 0xc4
 8004f36:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004f38:	3301      	adds	r3, #1
 8004f3a:	9330      	str	r3, [sp, #192]	; 0xc0
 8004f3c:	2b07      	cmp	r3, #7
 8004f3e:	dc02      	bgt.n	8004f46 <_svfprintf_r+0xc02>
 8004f40:	f104 0108 	add.w	r1, r4, #8
 8004f44:	e008      	b.n	8004f58 <_svfprintf_r+0xc14>
 8004f46:	4640      	mov	r0, r8
 8004f48:	4639      	mov	r1, r7
 8004f4a:	aa2f      	add	r2, sp, #188	; 0xbc
 8004f4c:	f7ff f980 	bl	8004250 <__sprint_r>
 8004f50:	2800      	cmp	r0, #0
 8004f52:	f040 8168 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004f56:	a915      	add	r1, sp, #84	; 0x54
 8004f58:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8004f5a:	9a08      	ldr	r2, [sp, #32]
 8004f5c:	1aa4      	subs	r4, r4, r2
 8004f5e:	2c00      	cmp	r4, #0
 8004f60:	dc17      	bgt.n	8004f92 <_svfprintf_r+0xc4e>
 8004f62:	e02e      	b.n	8004fc2 <_svfprintf_r+0xc7e>
 8004f64:	600b      	str	r3, [r1, #0]
 8004f66:	2310      	movs	r3, #16
 8004f68:	604b      	str	r3, [r1, #4]
 8004f6a:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004f6c:	3310      	adds	r3, #16
 8004f6e:	9331      	str	r3, [sp, #196]	; 0xc4
 8004f70:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004f72:	3301      	adds	r3, #1
 8004f74:	9330      	str	r3, [sp, #192]	; 0xc0
 8004f76:	2b07      	cmp	r3, #7
 8004f78:	dc01      	bgt.n	8004f7e <_svfprintf_r+0xc3a>
 8004f7a:	3108      	adds	r1, #8
 8004f7c:	e008      	b.n	8004f90 <_svfprintf_r+0xc4c>
 8004f7e:	4640      	mov	r0, r8
 8004f80:	4639      	mov	r1, r7
 8004f82:	aa2f      	add	r2, sp, #188	; 0xbc
 8004f84:	f7ff f964 	bl	8004250 <__sprint_r>
 8004f88:	2800      	cmp	r0, #0
 8004f8a:	f040 814c 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004f8e:	a915      	add	r1, sp, #84	; 0x54
 8004f90:	3c10      	subs	r4, #16
 8004f92:	2c10      	cmp	r4, #16
 8004f94:	4b6c      	ldr	r3, [pc, #432]	; (8005148 <_svfprintf_r+0xe04>)
 8004f96:	dce5      	bgt.n	8004f64 <_svfprintf_r+0xc20>
 8004f98:	604c      	str	r4, [r1, #4]
 8004f9a:	600b      	str	r3, [r1, #0]
 8004f9c:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004f9e:	191c      	adds	r4, r3, r4
 8004fa0:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004fa2:	9431      	str	r4, [sp, #196]	; 0xc4
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	9330      	str	r3, [sp, #192]	; 0xc0
 8004fa8:	2b07      	cmp	r3, #7
 8004faa:	dc01      	bgt.n	8004fb0 <_svfprintf_r+0xc6c>
 8004fac:	3108      	adds	r1, #8
 8004fae:	e008      	b.n	8004fc2 <_svfprintf_r+0xc7e>
 8004fb0:	4640      	mov	r0, r8
 8004fb2:	4639      	mov	r1, r7
 8004fb4:	aa2f      	add	r2, sp, #188	; 0xbc
 8004fb6:	f7ff f94b 	bl	8004250 <__sprint_r>
 8004fba:	2800      	cmp	r0, #0
 8004fbc:	f040 8133 	bne.w	8005226 <_svfprintf_r+0xee2>
 8004fc0:	a915      	add	r1, sp, #84	; 0x54
 8004fc2:	f016 0f01 	tst.w	r6, #1
 8004fc6:	f000 80e0 	beq.w	800518a <_svfprintf_r+0xe46>
 8004fca:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004fcc:	600b      	str	r3, [r1, #0]
 8004fce:	2301      	movs	r3, #1
 8004fd0:	604b      	str	r3, [r1, #4]
 8004fd2:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	e035      	b.n	8005044 <_svfprintf_r+0xd00>
 8004fd8:	6063      	str	r3, [r4, #4]
 8004fda:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 8004fdc:	18d3      	adds	r3, r2, r3
 8004fde:	9331      	str	r3, [sp, #196]	; 0xc4
 8004fe0:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	9330      	str	r3, [sp, #192]	; 0xc0
 8004fe6:	2b07      	cmp	r3, #7
 8004fe8:	dc02      	bgt.n	8004ff0 <_svfprintf_r+0xcac>
 8004fea:	f104 0108 	add.w	r1, r4, #8
 8004fee:	e008      	b.n	8005002 <_svfprintf_r+0xcbe>
 8004ff0:	4640      	mov	r0, r8
 8004ff2:	4639      	mov	r1, r7
 8004ff4:	aa2f      	add	r2, sp, #188	; 0xbc
 8004ff6:	f7ff f92b 	bl	8004250 <__sprint_r>
 8004ffa:	2800      	cmp	r0, #0
 8004ffc:	f040 8113 	bne.w	8005226 <_svfprintf_r+0xee2>
 8005000:	a915      	add	r1, sp, #84	; 0x54
 8005002:	2301      	movs	r3, #1
 8005004:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8005006:	604b      	str	r3, [r1, #4]
 8005008:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800500a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800500c:	3301      	adds	r3, #1
 800500e:	9331      	str	r3, [sp, #196]	; 0xc4
 8005010:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005012:	6008      	str	r0, [r1, #0]
 8005014:	3301      	adds	r3, #1
 8005016:	9330      	str	r3, [sp, #192]	; 0xc0
 8005018:	2b07      	cmp	r3, #7
 800501a:	dc01      	bgt.n	8005020 <_svfprintf_r+0xcdc>
 800501c:	3108      	adds	r1, #8
 800501e:	e008      	b.n	8005032 <_svfprintf_r+0xcee>
 8005020:	4640      	mov	r0, r8
 8005022:	4639      	mov	r1, r7
 8005024:	aa2f      	add	r2, sp, #188	; 0xbc
 8005026:	f7ff f913 	bl	8004250 <__sprint_r>
 800502a:	2800      	cmp	r0, #0
 800502c:	f040 80fb 	bne.w	8005226 <_svfprintf_r+0xee2>
 8005030:	a915      	add	r1, sp, #84	; 0x54
 8005032:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8005034:	444c      	add	r4, r9
 8005036:	9808      	ldr	r0, [sp, #32]
 8005038:	600c      	str	r4, [r1, #0]
 800503a:	1ac2      	subs	r2, r0, r3
 800503c:	604a      	str	r2, [r1, #4]
 800503e:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	181b      	adds	r3, r3, r0
 8005044:	9331      	str	r3, [sp, #196]	; 0xc4
 8005046:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005048:	3301      	adds	r3, #1
 800504a:	9330      	str	r3, [sp, #192]	; 0xc0
 800504c:	2b07      	cmp	r3, #7
 800504e:	f300 8094 	bgt.w	800517a <_svfprintf_r+0xe36>
 8005052:	3108      	adds	r1, #8
 8005054:	e099      	b.n	800518a <_svfprintf_r+0xe46>
 8005056:	9908      	ldr	r1, [sp, #32]
 8005058:	2901      	cmp	r1, #1
 800505a:	dc02      	bgt.n	8005062 <_svfprintf_r+0xd1e>
 800505c:	f016 0f01 	tst.w	r6, #1
 8005060:	d063      	beq.n	800512a <_svfprintf_r+0xde6>
 8005062:	2301      	movs	r3, #1
 8005064:	6063      	str	r3, [r4, #4]
 8005066:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005068:	f8c4 9000 	str.w	r9, [r4]
 800506c:	3301      	adds	r3, #1
 800506e:	9331      	str	r3, [sp, #196]	; 0xc4
 8005070:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8005072:	3301      	adds	r3, #1
 8005074:	9330      	str	r3, [sp, #192]	; 0xc0
 8005076:	2b07      	cmp	r3, #7
 8005078:	dc01      	bgt.n	800507e <_svfprintf_r+0xd3a>
 800507a:	3408      	adds	r4, #8
 800507c:	e008      	b.n	8005090 <_svfprintf_r+0xd4c>
 800507e:	4640      	mov	r0, r8
 8005080:	4639      	mov	r1, r7
 8005082:	aa2f      	add	r2, sp, #188	; 0xbc
 8005084:	f7ff f8e4 	bl	8004250 <__sprint_r>
 8005088:	2800      	cmp	r0, #0
 800508a:	f040 80cc 	bne.w	8005226 <_svfprintf_r+0xee2>
 800508e:	ac15      	add	r4, sp, #84	; 0x54
 8005090:	2301      	movs	r3, #1
 8005092:	6063      	str	r3, [r4, #4]
 8005094:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005096:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005098:	3301      	adds	r3, #1
 800509a:	9331      	str	r3, [sp, #196]	; 0xc4
 800509c:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800509e:	6022      	str	r2, [r4, #0]
 80050a0:	3301      	adds	r3, #1
 80050a2:	9330      	str	r3, [sp, #192]	; 0xc0
 80050a4:	2b07      	cmp	r3, #7
 80050a6:	dc01      	bgt.n	80050ac <_svfprintf_r+0xd68>
 80050a8:	3408      	adds	r4, #8
 80050aa:	e008      	b.n	80050be <_svfprintf_r+0xd7a>
 80050ac:	4640      	mov	r0, r8
 80050ae:	4639      	mov	r1, r7
 80050b0:	aa2f      	add	r2, sp, #188	; 0xbc
 80050b2:	f7ff f8cd 	bl	8004250 <__sprint_r>
 80050b6:	2800      	cmp	r0, #0
 80050b8:	f040 80b5 	bne.w	8005226 <_svfprintf_r+0xee2>
 80050bc:	ac15      	add	r4, sp, #84	; 0x54
 80050be:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80050c0:	2300      	movs	r3, #0
 80050c2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80050c4:	2200      	movs	r2, #0
 80050c6:	f7fe ff81 	bl	8003fcc <__aeabi_dcmpeq>
 80050ca:	9908      	ldr	r1, [sp, #32]
 80050cc:	1e4b      	subs	r3, r1, #1
 80050ce:	b930      	cbnz	r0, 80050de <_svfprintf_r+0xd9a>
 80050d0:	6063      	str	r3, [r4, #4]
 80050d2:	f109 0201 	add.w	r2, r9, #1
 80050d6:	6022      	str	r2, [r4, #0]
 80050d8:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 80050da:	18d3      	adds	r3, r2, r3
 80050dc:	e02b      	b.n	8005136 <_svfprintf_r+0xdf2>
 80050de:	f1b3 0a00 	subs.w	sl, r3, #0
 80050e2:	dc18      	bgt.n	8005116 <_svfprintf_r+0xdd2>
 80050e4:	e03a      	b.n	800515c <_svfprintf_r+0xe18>
 80050e6:	6023      	str	r3, [r4, #0]
 80050e8:	2310      	movs	r3, #16
 80050ea:	6063      	str	r3, [r4, #4]
 80050ec:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80050ee:	3310      	adds	r3, #16
 80050f0:	9331      	str	r3, [sp, #196]	; 0xc4
 80050f2:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80050f4:	3301      	adds	r3, #1
 80050f6:	9330      	str	r3, [sp, #192]	; 0xc0
 80050f8:	2b07      	cmp	r3, #7
 80050fa:	dc01      	bgt.n	8005100 <_svfprintf_r+0xdbc>
 80050fc:	3408      	adds	r4, #8
 80050fe:	e008      	b.n	8005112 <_svfprintf_r+0xdce>
 8005100:	4640      	mov	r0, r8
 8005102:	4639      	mov	r1, r7
 8005104:	aa2f      	add	r2, sp, #188	; 0xbc
 8005106:	f7ff f8a3 	bl	8004250 <__sprint_r>
 800510a:	2800      	cmp	r0, #0
 800510c:	f040 808b 	bne.w	8005226 <_svfprintf_r+0xee2>
 8005110:	ac15      	add	r4, sp, #84	; 0x54
 8005112:	f1aa 0a10 	sub.w	sl, sl, #16
 8005116:	f1ba 0f10 	cmp.w	sl, #16
 800511a:	4b0b      	ldr	r3, [pc, #44]	; (8005148 <_svfprintf_r+0xe04>)
 800511c:	dce3      	bgt.n	80050e6 <_svfprintf_r+0xda2>
 800511e:	f8c4 a004 	str.w	sl, [r4, #4]
 8005122:	6023      	str	r3, [r4, #0]
 8005124:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005126:	4453      	add	r3, sl
 8005128:	e005      	b.n	8005136 <_svfprintf_r+0xdf2>
 800512a:	2301      	movs	r3, #1
 800512c:	6063      	str	r3, [r4, #4]
 800512e:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005130:	f8c4 9000 	str.w	r9, [r4]
 8005134:	3301      	adds	r3, #1
 8005136:	9331      	str	r3, [sp, #196]	; 0xc4
 8005138:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800513a:	3301      	adds	r3, #1
 800513c:	9330      	str	r3, [sp, #192]	; 0xc0
 800513e:	2b07      	cmp	r3, #7
 8005140:	dc04      	bgt.n	800514c <_svfprintf_r+0xe08>
 8005142:	3408      	adds	r4, #8
 8005144:	e00a      	b.n	800515c <_svfprintf_r+0xe18>
 8005146:	bf00      	nop
 8005148:	08007354 	.word	0x08007354
 800514c:	4640      	mov	r0, r8
 800514e:	4639      	mov	r1, r7
 8005150:	aa2f      	add	r2, sp, #188	; 0xbc
 8005152:	f7ff f87d 	bl	8004250 <__sprint_r>
 8005156:	2800      	cmp	r0, #0
 8005158:	d165      	bne.n	8005226 <_svfprintf_r+0xee2>
 800515a:	ac15      	add	r4, sp, #84	; 0x54
 800515c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800515e:	ab36      	add	r3, sp, #216	; 0xd8
 8005160:	6023      	str	r3, [r4, #0]
 8005162:	6062      	str	r2, [r4, #4]
 8005164:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8005166:	189b      	adds	r3, r3, r2
 8005168:	9331      	str	r3, [sp, #196]	; 0xc4
 800516a:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800516c:	3301      	adds	r3, #1
 800516e:	9330      	str	r3, [sp, #192]	; 0xc0
 8005170:	2b07      	cmp	r3, #7
 8005172:	dc02      	bgt.n	800517a <_svfprintf_r+0xe36>
 8005174:	f104 0108 	add.w	r1, r4, #8
 8005178:	e007      	b.n	800518a <_svfprintf_r+0xe46>
 800517a:	4640      	mov	r0, r8
 800517c:	4639      	mov	r1, r7
 800517e:	aa2f      	add	r2, sp, #188	; 0xbc
 8005180:	f7ff f866 	bl	8004250 <__sprint_r>
 8005184:	2800      	cmp	r0, #0
 8005186:	d14e      	bne.n	8005226 <_svfprintf_r+0xee2>
 8005188:	a915      	add	r1, sp, #84	; 0x54
 800518a:	f016 0f04 	tst.w	r6, #4
 800518e:	d02e      	beq.n	80051ee <_svfprintf_r+0xeaa>
 8005190:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005192:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005194:	1a1e      	subs	r6, r3, r0
 8005196:	2e00      	cmp	r6, #0
 8005198:	dc16      	bgt.n	80051c8 <_svfprintf_r+0xe84>
 800519a:	e028      	b.n	80051ee <_svfprintf_r+0xeaa>
 800519c:	2310      	movs	r3, #16
 800519e:	604b      	str	r3, [r1, #4]
 80051a0:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80051a2:	600a      	str	r2, [r1, #0]
 80051a4:	3310      	adds	r3, #16
 80051a6:	9331      	str	r3, [sp, #196]	; 0xc4
 80051a8:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80051aa:	3301      	adds	r3, #1
 80051ac:	9330      	str	r3, [sp, #192]	; 0xc0
 80051ae:	2b07      	cmp	r3, #7
 80051b0:	dc01      	bgt.n	80051b6 <_svfprintf_r+0xe72>
 80051b2:	3108      	adds	r1, #8
 80051b4:	e007      	b.n	80051c6 <_svfprintf_r+0xe82>
 80051b6:	4640      	mov	r0, r8
 80051b8:	4639      	mov	r1, r7
 80051ba:	aa2f      	add	r2, sp, #188	; 0xbc
 80051bc:	f7ff f848 	bl	8004250 <__sprint_r>
 80051c0:	2800      	cmp	r0, #0
 80051c2:	d130      	bne.n	8005226 <_svfprintf_r+0xee2>
 80051c4:	a915      	add	r1, sp, #84	; 0x54
 80051c6:	3e10      	subs	r6, #16
 80051c8:	2e10      	cmp	r6, #16
 80051ca:	4a1d      	ldr	r2, [pc, #116]	; (8005240 <_svfprintf_r+0xefc>)
 80051cc:	dce6      	bgt.n	800519c <_svfprintf_r+0xe58>
 80051ce:	604e      	str	r6, [r1, #4]
 80051d0:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80051d2:	600a      	str	r2, [r1, #0]
 80051d4:	199e      	adds	r6, r3, r6
 80051d6:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 80051d8:	9631      	str	r6, [sp, #196]	; 0xc4
 80051da:	3301      	adds	r3, #1
 80051dc:	9330      	str	r3, [sp, #192]	; 0xc0
 80051de:	2b07      	cmp	r3, #7
 80051e0:	dd05      	ble.n	80051ee <_svfprintf_r+0xeaa>
 80051e2:	4640      	mov	r0, r8
 80051e4:	4639      	mov	r1, r7
 80051e6:	aa2f      	add	r2, sp, #188	; 0xbc
 80051e8:	f7ff f832 	bl	8004250 <__sprint_r>
 80051ec:	b9d8      	cbnz	r0, 8005226 <_svfprintf_r+0xee2>
 80051ee:	990e      	ldr	r1, [sp, #56]	; 0x38
 80051f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051f4:	4293      	cmp	r3, r2
 80051f6:	bfac      	ite	ge
 80051f8:	18c9      	addge	r1, r1, r3
 80051fa:	1889      	addlt	r1, r1, r2
 80051fc:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 80051fe:	910e      	str	r1, [sp, #56]	; 0x38
 8005200:	b12b      	cbz	r3, 800520e <_svfprintf_r+0xeca>
 8005202:	4640      	mov	r0, r8
 8005204:	4639      	mov	r1, r7
 8005206:	aa2f      	add	r2, sp, #188	; 0xbc
 8005208:	f7ff f822 	bl	8004250 <__sprint_r>
 800520c:	b958      	cbnz	r0, 8005226 <_svfprintf_r+0xee2>
 800520e:	2300      	movs	r3, #0
 8005210:	ac15      	add	r4, sp, #84	; 0x54
 8005212:	9330      	str	r3, [sp, #192]	; 0xc0
 8005214:	f7ff b8c4 	b.w	80043a0 <_svfprintf_r+0x5c>
 8005218:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800521a:	b123      	cbz	r3, 8005226 <_svfprintf_r+0xee2>
 800521c:	4640      	mov	r0, r8
 800521e:	4639      	mov	r1, r7
 8005220:	aa2f      	add	r2, sp, #188	; 0xbc
 8005222:	f7ff f815 	bl	8004250 <__sprint_r>
 8005226:	89bb      	ldrh	r3, [r7, #12]
 8005228:	980e      	ldr	r0, [sp, #56]	; 0x38
 800522a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800522e:	2b00      	cmp	r3, #0
 8005230:	bf18      	it	ne
 8005232:	f04f 30ff 	movne.w	r0, #4294967295
 8005236:	900e      	str	r0, [sp, #56]	; 0x38
 8005238:	980e      	ldr	r0, [sp, #56]	; 0x38
 800523a:	b03d      	add	sp, #244	; 0xf4
 800523c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005240:	08007398 	.word	0x08007398

08005244 <quorem>:
 8005244:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005248:	690b      	ldr	r3, [r1, #16]
 800524a:	6902      	ldr	r2, [r0, #16]
 800524c:	4604      	mov	r4, r0
 800524e:	468a      	mov	sl, r1
 8005250:	429a      	cmp	r2, r3
 8005252:	da01      	bge.n	8005258 <quorem+0x14>
 8005254:	2000      	movs	r0, #0
 8005256:	e07e      	b.n	8005356 <quorem+0x112>
 8005258:	1e5d      	subs	r5, r3, #1
 800525a:	3303      	adds	r3, #3
 800525c:	f101 0814 	add.w	r8, r1, #20
 8005260:	f100 0614 	add.w	r6, r0, #20
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	18ca      	adds	r2, r1, r3
 8005268:	18c3      	adds	r3, r0, r3
 800526a:	f102 0b04 	add.w	fp, r2, #4
 800526e:	f103 0904 	add.w	r9, r3, #4
 8005272:	6851      	ldr	r1, [r2, #4]
 8005274:	6858      	ldr	r0, [r3, #4]
 8005276:	3101      	adds	r1, #1
 8005278:	f7fd fff2 	bl	8003260 <__aeabi_uidiv>
 800527c:	4607      	mov	r7, r0
 800527e:	2800      	cmp	r0, #0
 8005280:	d036      	beq.n	80052f0 <quorem+0xac>
 8005282:	2300      	movs	r3, #0
 8005284:	9401      	str	r4, [sp, #4]
 8005286:	4619      	mov	r1, r3
 8005288:	461a      	mov	r2, r3
 800528a:	f858 0003 	ldr.w	r0, [r8, r3]
 800528e:	f836 e003 	ldrh.w	lr, [r6, r3]
 8005292:	fa1f fc80 	uxth.w	ip, r0
 8005296:	4472      	add	r2, lr
 8005298:	0c00      	lsrs	r0, r0, #16
 800529a:	4378      	muls	r0, r7
 800529c:	fb0c 1c07 	mla	ip, ip, r7, r1
 80052a0:	eb00 401c 	add.w	r0, r0, ip, lsr #16
 80052a4:	fa1f fc8c 	uxth.w	ip, ip
 80052a8:	ebcc 0c02 	rsb	ip, ip, r2
 80052ac:	58f2      	ldr	r2, [r6, r3]
 80052ae:	0c01      	lsrs	r1, r0, #16
 80052b0:	b280      	uxth	r0, r0
 80052b2:	ebc0 4012 	rsb	r0, r0, r2, lsr #16
 80052b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80052ba:	fa1f fc8c 	uxth.w	ip, ip
 80052be:	1402      	asrs	r2, r0, #16
 80052c0:	ea4c 4000 	orr.w	r0, ip, r0, lsl #16
 80052c4:	50f0      	str	r0, [r6, r3]
 80052c6:	3304      	adds	r3, #4
 80052c8:	eb03 0008 	add.w	r0, r3, r8
 80052cc:	4558      	cmp	r0, fp
 80052ce:	d9dc      	bls.n	800528a <quorem+0x46>
 80052d0:	9c01      	ldr	r4, [sp, #4]
 80052d2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80052d6:	695b      	ldr	r3, [r3, #20]
 80052d8:	b113      	cbz	r3, 80052e0 <quorem+0x9c>
 80052da:	e009      	b.n	80052f0 <quorem+0xac>
 80052dc:	3d01      	subs	r5, #1
 80052de:	e000      	b.n	80052e2 <quorem+0x9e>
 80052e0:	464b      	mov	r3, r9
 80052e2:	3b04      	subs	r3, #4
 80052e4:	42b3      	cmp	r3, r6
 80052e6:	d902      	bls.n	80052ee <quorem+0xaa>
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	2a00      	cmp	r2, #0
 80052ec:	d0f6      	beq.n	80052dc <quorem+0x98>
 80052ee:	6125      	str	r5, [r4, #16]
 80052f0:	4620      	mov	r0, r4
 80052f2:	4651      	mov	r1, sl
 80052f4:	f001 f9f1 	bl	80066da <__mcmp>
 80052f8:	2800      	cmp	r0, #0
 80052fa:	db2b      	blt.n	8005354 <quorem+0x110>
 80052fc:	2300      	movs	r3, #0
 80052fe:	3701      	adds	r7, #1
 8005300:	461a      	mov	r2, r3
 8005302:	f858 c003 	ldr.w	ip, [r8, r3]
 8005306:	58f1      	ldr	r1, [r6, r3]
 8005308:	fa1f f08c 	uxth.w	r0, ip
 800530c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005310:	fa1f fa81 	uxth.w	sl, r1
 8005314:	ebcc 4111 	rsb	r1, ip, r1, lsr #16
 8005318:	ebc0 000a 	rsb	r0, r0, sl
 800531c:	1880      	adds	r0, r0, r2
 800531e:	eb01 4120 	add.w	r1, r1, r0, asr #16
 8005322:	b280      	uxth	r0, r0
 8005324:	140a      	asrs	r2, r1, #16
 8005326:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800532a:	50f1      	str	r1, [r6, r3]
 800532c:	3304      	adds	r3, #4
 800532e:	eb03 0108 	add.w	r1, r3, r8
 8005332:	4559      	cmp	r1, fp
 8005334:	d9e5      	bls.n	8005302 <quorem+0xbe>
 8005336:	1d2a      	adds	r2, r5, #4
 8005338:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800533c:	1d13      	adds	r3, r2, #4
 800533e:	6852      	ldr	r2, [r2, #4]
 8005340:	b10a      	cbz	r2, 8005346 <quorem+0x102>
 8005342:	e007      	b.n	8005354 <quorem+0x110>
 8005344:	3d01      	subs	r5, #1
 8005346:	3b04      	subs	r3, #4
 8005348:	42b3      	cmp	r3, r6
 800534a:	d902      	bls.n	8005352 <quorem+0x10e>
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	2a00      	cmp	r2, #0
 8005350:	d0f8      	beq.n	8005344 <quorem+0x100>
 8005352:	6125      	str	r5, [r4, #16]
 8005354:	4638      	mov	r0, r7
 8005356:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800535a:	0000      	lsls	r0, r0, #0
 800535c:	0000      	lsls	r0, r0, #0
	...

08005360 <_dtoa_r>:
 8005360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005364:	4604      	mov	r4, r0
 8005366:	b09b      	sub	sp, #108	; 0x6c
 8005368:	4610      	mov	r0, r2
 800536a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800536c:	4619      	mov	r1, r3
 800536e:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8005370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005374:	b93e      	cbnz	r6, 8005386 <_dtoa_r+0x26>
 8005376:	2010      	movs	r0, #16
 8005378:	f000 ff0c 	bl	8006194 <malloc>
 800537c:	6260      	str	r0, [r4, #36]	; 0x24
 800537e:	6046      	str	r6, [r0, #4]
 8005380:	6086      	str	r6, [r0, #8]
 8005382:	6006      	str	r6, [r0, #0]
 8005384:	60c6      	str	r6, [r0, #12]
 8005386:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005388:	6819      	ldr	r1, [r3, #0]
 800538a:	b161      	cbz	r1, 80053a6 <_dtoa_r+0x46>
 800538c:	685a      	ldr	r2, [r3, #4]
 800538e:	4620      	mov	r0, r4
 8005390:	604a      	str	r2, [r1, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	fa12 f303 	lsls.w	r3, r2, r3
 800539a:	608b      	str	r3, [r1, #8]
 800539c:	f001 fab1 	bl	8006902 <_Bfree>
 80053a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80053a2:	2200      	movs	r2, #0
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	9b05      	ldr	r3, [sp, #20]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	da05      	bge.n	80053b8 <_dtoa_r+0x58>
 80053ac:	2201      	movs	r2, #1
 80053ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80053b2:	602a      	str	r2, [r5, #0]
 80053b4:	9305      	str	r3, [sp, #20]
 80053b6:	e001      	b.n	80053bc <_dtoa_r+0x5c>
 80053b8:	2300      	movs	r3, #0
 80053ba:	602b      	str	r3, [r5, #0]
 80053bc:	9e05      	ldr	r6, [sp, #20]
 80053be:	4b98      	ldr	r3, [pc, #608]	; (8005620 <_dtoa_r+0x2c0>)
 80053c0:	4a97      	ldr	r2, [pc, #604]	; (8005620 <_dtoa_r+0x2c0>)
 80053c2:	ea06 0303 	and.w	r3, r6, r3
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d11a      	bne.n	8005400 <_dtoa_r+0xa0>
 80053ca:	9926      	ldr	r1, [sp, #152]	; 0x98
 80053cc:	f242 730f 	movw	r3, #9999	; 0x270f
 80053d0:	9a04      	ldr	r2, [sp, #16]
 80053d2:	600b      	str	r3, [r1, #0]
 80053d4:	b932      	cbnz	r2, 80053e4 <_dtoa_r+0x84>
 80053d6:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
 80053da:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
 80053de:	b90e      	cbnz	r6, 80053e4 <_dtoa_r+0x84>
 80053e0:	4890      	ldr	r0, [pc, #576]	; (8005624 <_dtoa_r+0x2c4>)
 80053e2:	e000      	b.n	80053e6 <_dtoa_r+0x86>
 80053e4:	4890      	ldr	r0, [pc, #576]	; (8005628 <_dtoa_r+0x2c8>)
 80053e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f000 8577 	beq.w	8005edc <_dtoa_r+0xb7c>
 80053ee:	78c2      	ldrb	r2, [r0, #3]
 80053f0:	1cc3      	adds	r3, r0, #3
 80053f2:	b10a      	cbz	r2, 80053f8 <_dtoa_r+0x98>
 80053f4:	f100 0308 	add.w	r3, r0, #8
 80053f8:	9928      	ldr	r1, [sp, #160]	; 0xa0
 80053fa:	600b      	str	r3, [r1, #0]
 80053fc:	f000 bd6e 	b.w	8005edc <_dtoa_r+0xb7c>
 8005400:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005404:	4610      	mov	r0, r2
 8005406:	4619      	mov	r1, r3
 8005408:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800540c:	2200      	movs	r2, #0
 800540e:	2300      	movs	r3, #0
 8005410:	f7fe fddc 	bl	8003fcc <__aeabi_dcmpeq>
 8005414:	b168      	cbz	r0, 8005432 <_dtoa_r+0xd2>
 8005416:	9826      	ldr	r0, [sp, #152]	; 0x98
 8005418:	2301      	movs	r3, #1
 800541a:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800541c:	6003      	str	r3, [r0, #0]
 800541e:	b911      	cbnz	r1, 8005426 <_dtoa_r+0xc6>
 8005420:	4882      	ldr	r0, [pc, #520]	; (800562c <_dtoa_r+0x2cc>)
 8005422:	f000 bd5b 	b.w	8005edc <_dtoa_r+0xb7c>
 8005426:	4882      	ldr	r0, [pc, #520]	; (8005630 <_dtoa_r+0x2d0>)
 8005428:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800542a:	6010      	str	r0, [r2, #0]
 800542c:	3801      	subs	r0, #1
 800542e:	f000 bd55 	b.w	8005edc <_dtoa_r+0xb7c>
 8005432:	ab18      	add	r3, sp, #96	; 0x60
 8005434:	4620      	mov	r0, r4
 8005436:	9300      	str	r3, [sp, #0]
 8005438:	ab19      	add	r3, sp, #100	; 0x64
 800543a:	9301      	str	r3, [sp, #4]
 800543c:	0d35      	lsrs	r5, r6, #20
 800543e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005442:	f001 faa8 	bl	8006996 <__d2b>
 8005446:	056d      	lsls	r5, r5, #21
 8005448:	0d6d      	lsrs	r5, r5, #21
 800544a:	4680      	mov	r8, r0
 800544c:	b17d      	cbz	r5, 800546e <_dtoa_r+0x10e>
 800544e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005452:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
 8005456:	3d07      	subs	r5, #7
 8005458:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
 800545c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005460:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
 8005464:	2300      	movs	r3, #0
 8005466:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
 800546a:	9317      	str	r3, [sp, #92]	; 0x5c
 800546c:	e01f      	b.n	80054ae <_dtoa_r+0x14e>
 800546e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005470:	9819      	ldr	r0, [sp, #100]	; 0x64
 8005472:	18c0      	adds	r0, r0, r3
 8005474:	f500 6086 	add.w	r0, r0, #1072	; 0x430
 8005478:	1c85      	adds	r5, r0, #2
 800547a:	2d20      	cmp	r5, #32
 800547c:	dd09      	ble.n	8005492 <_dtoa_r+0x132>
 800547e:	f8dd c010 	ldr.w	ip, [sp, #16]
 8005482:	381e      	subs	r0, #30
 8005484:	f1c5 0340 	rsb	r3, r5, #64	; 0x40
 8005488:	409e      	lsls	r6, r3
 800548a:	fa2c f000 	lsr.w	r0, ip, r0
 800548e:	4330      	orrs	r0, r6
 8005490:	e004      	b.n	800549c <_dtoa_r+0x13c>
 8005492:	9904      	ldr	r1, [sp, #16]
 8005494:	f1c5 0020 	rsb	r0, r5, #32
 8005498:	fa11 f000 	lsls.w	r0, r1, r0
 800549c:	f7fe fab8 	bl	8003a10 <__aeabi_ui2d>
 80054a0:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
 80054a4:	3d03      	subs	r5, #3
 80054a6:	2201      	movs	r2, #1
 80054a8:	9217      	str	r2, [sp, #92]	; 0x5c
 80054aa:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80054ae:	2200      	movs	r2, #0
 80054b0:	4b60      	ldr	r3, [pc, #384]	; (8005634 <_dtoa_r+0x2d4>)
 80054b2:	f7fe f96f 	bl	8003794 <__aeabi_dsub>
 80054b6:	a354      	add	r3, pc, #336	; (adr r3, 8005608 <_dtoa_r+0x2a8>)
 80054b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054bc:	f7fe fb1e 	bl	8003afc <__aeabi_dmul>
 80054c0:	a353      	add	r3, pc, #332	; (adr r3, 8005610 <_dtoa_r+0x2b0>)
 80054c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c6:	f7fe f967 	bl	8003798 <__adddf3>
 80054ca:	4606      	mov	r6, r0
 80054cc:	4628      	mov	r0, r5
 80054ce:	460f      	mov	r7, r1
 80054d0:	f7fe faae 	bl	8003a30 <__aeabi_i2d>
 80054d4:	a350      	add	r3, pc, #320	; (adr r3, 8005618 <_dtoa_r+0x2b8>)
 80054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054da:	f7fe fb0f 	bl	8003afc <__aeabi_dmul>
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	4630      	mov	r0, r6
 80054e4:	4639      	mov	r1, r7
 80054e6:	f7fe f957 	bl	8003798 <__adddf3>
 80054ea:	4682      	mov	sl, r0
 80054ec:	468b      	mov	fp, r1
 80054ee:	f7fe fd9f 	bl	8004030 <__aeabi_d2iz>
 80054f2:	4659      	mov	r1, fp
 80054f4:	2200      	movs	r2, #0
 80054f6:	2300      	movs	r3, #0
 80054f8:	4606      	mov	r6, r0
 80054fa:	4650      	mov	r0, sl
 80054fc:	f7fe fd70 	bl	8003fe0 <__aeabi_dcmplt>
 8005500:	b150      	cbz	r0, 8005518 <_dtoa_r+0x1b8>
 8005502:	4630      	mov	r0, r6
 8005504:	f7fe fa94 	bl	8003a30 <__aeabi_i2d>
 8005508:	4602      	mov	r2, r0
 800550a:	460b      	mov	r3, r1
 800550c:	4650      	mov	r0, sl
 800550e:	4659      	mov	r1, fp
 8005510:	f7fe fd5c 	bl	8003fcc <__aeabi_dcmpeq>
 8005514:	b900      	cbnz	r0, 8005518 <_dtoa_r+0x1b8>
 8005516:	3e01      	subs	r6, #1
 8005518:	2e16      	cmp	r6, #22
 800551a:	d902      	bls.n	8005522 <_dtoa_r+0x1c2>
 800551c:	2301      	movs	r3, #1
 800551e:	9316      	str	r3, [sp, #88]	; 0x58
 8005520:	e00e      	b.n	8005540 <_dtoa_r+0x1e0>
 8005522:	4b45      	ldr	r3, [pc, #276]	; (8005638 <_dtoa_r+0x2d8>)
 8005524:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005528:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800552c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005530:	f7fe fd56 	bl	8003fe0 <__aeabi_dcmplt>
 8005534:	b908      	cbnz	r0, 800553a <_dtoa_r+0x1da>
 8005536:	9016      	str	r0, [sp, #88]	; 0x58
 8005538:	e002      	b.n	8005540 <_dtoa_r+0x1e0>
 800553a:	3e01      	subs	r6, #1
 800553c:	2100      	movs	r1, #0
 800553e:	9116      	str	r1, [sp, #88]	; 0x58
 8005540:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005542:	f103 3bff 	add.w	fp, r3, #4294967295
 8005546:	ebbb 0b05 	subs.w	fp, fp, r5
 800554a:	d404      	bmi.n	8005556 <_dtoa_r+0x1f6>
 800554c:	f8cd b018 	str.w	fp, [sp, #24]
 8005550:	f04f 0b00 	mov.w	fp, #0
 8005554:	e003      	b.n	800555e <_dtoa_r+0x1fe>
 8005556:	f1cb 0b00 	rsb	fp, fp, #0
 800555a:	2200      	movs	r2, #0
 800555c:	9206      	str	r2, [sp, #24]
 800555e:	2e00      	cmp	r6, #0
 8005560:	db06      	blt.n	8005570 <_dtoa_r+0x210>
 8005562:	9b06      	ldr	r3, [sp, #24]
 8005564:	f04f 0a00 	mov.w	sl, #0
 8005568:	9613      	str	r6, [sp, #76]	; 0x4c
 800556a:	199b      	adds	r3, r3, r6
 800556c:	9306      	str	r3, [sp, #24]
 800556e:	e005      	b.n	800557c <_dtoa_r+0x21c>
 8005570:	ebc6 0b0b 	rsb	fp, r6, fp
 8005574:	f1c6 0a00 	rsb	sl, r6, #0
 8005578:	2000      	movs	r0, #0
 800557a:	9013      	str	r0, [sp, #76]	; 0x4c
 800557c:	9924      	ldr	r1, [sp, #144]	; 0x90
 800557e:	2909      	cmp	r1, #9
 8005580:	d815      	bhi.n	80055ae <_dtoa_r+0x24e>
 8005582:	2905      	cmp	r1, #5
 8005584:	dc01      	bgt.n	800558a <_dtoa_r+0x22a>
 8005586:	2701      	movs	r7, #1
 8005588:	e003      	b.n	8005592 <_dtoa_r+0x232>
 800558a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800558c:	2700      	movs	r7, #0
 800558e:	3a04      	subs	r2, #4
 8005590:	9224      	str	r2, [sp, #144]	; 0x90
 8005592:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005594:	1e83      	subs	r3, r0, #2
 8005596:	2b03      	cmp	r3, #3
 8005598:	d80c      	bhi.n	80055b4 <_dtoa_r+0x254>
 800559a:	e8df f003 	tbb	[pc, r3]
 800559e:	2415      	.short	0x2415
 80055a0:	0205      	.short	0x0205
 80055a2:	2201      	movs	r2, #1
 80055a4:	920d      	str	r2, [sp, #52]	; 0x34
 80055a6:	e020      	b.n	80055ea <_dtoa_r+0x28a>
 80055a8:	2301      	movs	r3, #1
 80055aa:	930d      	str	r3, [sp, #52]	; 0x34
 80055ac:	e00e      	b.n	80055cc <_dtoa_r+0x26c>
 80055ae:	2701      	movs	r7, #1
 80055b0:	2000      	movs	r0, #0
 80055b2:	9024      	str	r0, [sp, #144]	; 0x90
 80055b4:	f04f 32ff 	mov.w	r2, #4294967295
 80055b8:	2101      	movs	r1, #1
 80055ba:	2000      	movs	r0, #0
 80055bc:	910d      	str	r1, [sp, #52]	; 0x34
 80055be:	920e      	str	r2, [sp, #56]	; 0x38
 80055c0:	4691      	mov	r9, r2
 80055c2:	2312      	movs	r3, #18
 80055c4:	9025      	str	r0, [sp, #148]	; 0x94
 80055c6:	e018      	b.n	80055fa <_dtoa_r+0x29a>
 80055c8:	2100      	movs	r1, #0
 80055ca:	910d      	str	r1, [sp, #52]	; 0x34
 80055cc:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80055ce:	2a00      	cmp	r2, #0
 80055d0:	dc04      	bgt.n	80055dc <_dtoa_r+0x27c>
 80055d2:	2301      	movs	r3, #1
 80055d4:	930e      	str	r3, [sp, #56]	; 0x38
 80055d6:	4699      	mov	r9, r3
 80055d8:	9325      	str	r3, [sp, #148]	; 0x94
 80055da:	e00e      	b.n	80055fa <_dtoa_r+0x29a>
 80055dc:	9825      	ldr	r0, [sp, #148]	; 0x94
 80055de:	4681      	mov	r9, r0
 80055e0:	4603      	mov	r3, r0
 80055e2:	900e      	str	r0, [sp, #56]	; 0x38
 80055e4:	e009      	b.n	80055fa <_dtoa_r+0x29a>
 80055e6:	2100      	movs	r1, #0
 80055e8:	910d      	str	r1, [sp, #52]	; 0x34
 80055ea:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80055ec:	18b2      	adds	r2, r6, r2
 80055ee:	920e      	str	r2, [sp, #56]	; 0x38
 80055f0:	1c53      	adds	r3, r2, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	4699      	mov	r9, r3
 80055f6:	bfd8      	it	le
 80055f8:	2301      	movle	r3, #1
 80055fa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80055fc:	2200      	movs	r2, #0
 80055fe:	604a      	str	r2, [r1, #4]
 8005600:	3204      	adds	r2, #4
 8005602:	e01f      	b.n	8005644 <_dtoa_r+0x2e4>
 8005604:	f3af 8000 	nop.w
 8005608:	636f4361 	.word	0x636f4361
 800560c:	3fd287a7 	.word	0x3fd287a7
 8005610:	8b60c8b3 	.word	0x8b60c8b3
 8005614:	3fc68a28 	.word	0x3fc68a28
 8005618:	509f79fb 	.word	0x509f79fb
 800561c:	3fd34413 	.word	0x3fd34413
 8005620:	7ff00000 	.word	0x7ff00000
 8005624:	080073a8 	.word	0x080073a8
 8005628:	080073b1 	.word	0x080073b1
 800562c:	08007396 	.word	0x08007396
 8005630:	08007397 	.word	0x08007397
 8005634:	3ff80000 	.word	0x3ff80000
 8005638:	08007410 	.word	0x08007410
 800563c:	6869      	ldr	r1, [r5, #4]
 800563e:	0052      	lsls	r2, r2, #1
 8005640:	3101      	adds	r1, #1
 8005642:	6069      	str	r1, [r5, #4]
 8005644:	f102 0114 	add.w	r1, r2, #20
 8005648:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800564a:	4299      	cmp	r1, r3
 800564c:	d9f6      	bls.n	800563c <_dtoa_r+0x2dc>
 800564e:	4620      	mov	r0, r4
 8005650:	6869      	ldr	r1, [r5, #4]
 8005652:	f001 f96d 	bl	8006930 <_Balloc>
 8005656:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005658:	f1b9 0f0e 	cmp.w	r9, #14
 800565c:	6028      	str	r0, [r5, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	930c      	str	r3, [sp, #48]	; 0x30
 8005662:	f200 8180 	bhi.w	8005966 <_dtoa_r+0x606>
 8005666:	2f00      	cmp	r7, #0
 8005668:	f000 817d 	beq.w	8005966 <_dtoa_r+0x606>
 800566c:	2e00      	cmp	r6, #0
 800566e:	dd3d      	ble.n	80056ec <_dtoa_r+0x38c>
 8005670:	f006 020f 	and.w	r2, r6, #15
 8005674:	4b8b      	ldr	r3, [pc, #556]	; (80058a4 <_dtoa_r+0x544>)
 8005676:	1137      	asrs	r7, r6, #4
 8005678:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800567c:	f017 0f10 	tst.w	r7, #16
 8005680:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005684:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005688:	d101      	bne.n	800568e <_dtoa_r+0x32e>
 800568a:	2502      	movs	r5, #2
 800568c:	e00d      	b.n	80056aa <_dtoa_r+0x34a>
 800568e:	4b86      	ldr	r3, [pc, #536]	; (80058a8 <_dtoa_r+0x548>)
 8005690:	f007 070f 	and.w	r7, r7, #15
 8005694:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005698:	2503      	movs	r5, #3
 800569a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800569e:	f7fe fb57 	bl	8003d50 <__aeabi_ddiv>
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80056aa:	f8df c1fc 	ldr.w	ip, [pc, #508]	; 80058a8 <_dtoa_r+0x548>
 80056ae:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80056b2:	46b0      	mov	r8, r6
 80056b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80056b8:	4666      	mov	r6, ip
 80056ba:	e009      	b.n	80056d0 <_dtoa_r+0x370>
 80056bc:	f017 0f01 	tst.w	r7, #1
 80056c0:	d004      	beq.n	80056cc <_dtoa_r+0x36c>
 80056c2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80056c6:	3501      	adds	r5, #1
 80056c8:	f7fe fa18 	bl	8003afc <__aeabi_dmul>
 80056cc:	107f      	asrs	r7, r7, #1
 80056ce:	3608      	adds	r6, #8
 80056d0:	2f00      	cmp	r7, #0
 80056d2:	d1f3      	bne.n	80056bc <_dtoa_r+0x35c>
 80056d4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80056d8:	4646      	mov	r6, r8
 80056da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80056e2:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 80056e6:	f7fe fb33 	bl	8003d50 <__aeabi_ddiv>
 80056ea:	e026      	b.n	800573a <_dtoa_r+0x3da>
 80056ec:	4277      	negs	r7, r6
 80056ee:	b90f      	cbnz	r7, 80056f4 <_dtoa_r+0x394>
 80056f0:	2502      	movs	r5, #2
 80056f2:	e026      	b.n	8005742 <_dtoa_r+0x3e2>
 80056f4:	f007 020f 	and.w	r2, r7, #15
 80056f8:	4b6a      	ldr	r3, [pc, #424]	; (80058a4 <_dtoa_r+0x544>)
 80056fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056fe:	113f      	asrs	r7, r7, #4
 8005700:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005704:	2502      	movs	r5, #2
 8005706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570a:	f7fe f9f7 	bl	8003afc <__aeabi_dmul>
 800570e:	f8df c198 	ldr.w	ip, [pc, #408]	; 80058a8 <_dtoa_r+0x548>
 8005712:	f8cd 8010 	str.w	r8, [sp, #16]
 8005716:	46b0      	mov	r8, r6
 8005718:	4666      	mov	r6, ip
 800571a:	e009      	b.n	8005730 <_dtoa_r+0x3d0>
 800571c:	f017 0f01 	tst.w	r7, #1
 8005720:	d004      	beq.n	800572c <_dtoa_r+0x3cc>
 8005722:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005726:	3501      	adds	r5, #1
 8005728:	f7fe f9e8 	bl	8003afc <__aeabi_dmul>
 800572c:	107f      	asrs	r7, r7, #1
 800572e:	3608      	adds	r6, #8
 8005730:	2f00      	cmp	r7, #0
 8005732:	d1f3      	bne.n	800571c <_dtoa_r+0x3bc>
 8005734:	4646      	mov	r6, r8
 8005736:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800573a:	4602      	mov	r2, r0
 800573c:	460b      	mov	r3, r1
 800573e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005742:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005744:	b1f3      	cbz	r3, 8005784 <_dtoa_r+0x424>
 8005746:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800574a:	2200      	movs	r2, #0
 800574c:	4b57      	ldr	r3, [pc, #348]	; (80058ac <_dtoa_r+0x54c>)
 800574e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8005752:	f7fe fc45 	bl	8003fe0 <__aeabi_dcmplt>
 8005756:	b1a8      	cbz	r0, 8005784 <_dtoa_r+0x424>
 8005758:	f1b9 0f00 	cmp.w	r9, #0
 800575c:	d012      	beq.n	8005784 <_dtoa_r+0x424>
 800575e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005760:	2900      	cmp	r1, #0
 8005762:	f340 80fc 	ble.w	800595e <_dtoa_r+0x5fe>
 8005766:	1e72      	subs	r2, r6, #1
 8005768:	4b51      	ldr	r3, [pc, #324]	; (80058b0 <_dtoa_r+0x550>)
 800576a:	9208      	str	r2, [sp, #32]
 800576c:	2200      	movs	r2, #0
 800576e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005772:	3501      	adds	r5, #1
 8005774:	f7fe f9c2 	bl	8003afc <__aeabi_dmul>
 8005778:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005782:	e001      	b.n	8005788 <_dtoa_r+0x428>
 8005784:	464f      	mov	r7, r9
 8005786:	9608      	str	r6, [sp, #32]
 8005788:	4628      	mov	r0, r5
 800578a:	f7fe f951 	bl	8003a30 <__aeabi_i2d>
 800578e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005792:	f7fe f9b3 	bl	8003afc <__aeabi_dmul>
 8005796:	2200      	movs	r2, #0
 8005798:	4b46      	ldr	r3, [pc, #280]	; (80058b4 <_dtoa_r+0x554>)
 800579a:	f7fd fffd 	bl	8003798 <__adddf3>
 800579e:	460b      	mov	r3, r1
 80057a0:	4602      	mov	r2, r0
 80057a2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80057a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057a8:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 80057ac:	950b      	str	r5, [sp, #44]	; 0x2c
 80057ae:	b9ef      	cbnz	r7, 80057ec <_dtoa_r+0x48c>
 80057b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057b4:	2200      	movs	r2, #0
 80057b6:	4b40      	ldr	r3, [pc, #256]	; (80058b8 <_dtoa_r+0x558>)
 80057b8:	f7fd ffec 	bl	8003794 <__aeabi_dsub>
 80057bc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 80057c0:	462b      	mov	r3, r5
 80057c2:	4662      	mov	r2, ip
 80057c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80057c8:	f7fe fc28 	bl	800401c <__aeabi_dcmpgt>
 80057cc:	2800      	cmp	r0, #0
 80057ce:	f040 8254 	bne.w	8005c7a <_dtoa_r+0x91a>
 80057d2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 80057d6:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80057da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057de:	4662      	mov	r2, ip
 80057e0:	f7fe fbfe 	bl	8003fe0 <__aeabi_dcmplt>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	f040 823e 	bne.w	8005c66 <_dtoa_r+0x906>
 80057ea:	e0b8      	b.n	800595e <_dtoa_r+0x5fe>
 80057ec:	980d      	ldr	r0, [sp, #52]	; 0x34
 80057ee:	1e7a      	subs	r2, r7, #1
 80057f0:	4b2c      	ldr	r3, [pc, #176]	; (80058a4 <_dtoa_r+0x544>)
 80057f2:	2800      	cmp	r0, #0
 80057f4:	d064      	beq.n	80058c0 <_dtoa_r+0x560>
 80057f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057fa:	2000      	movs	r0, #0
 80057fc:	492f      	ldr	r1, [pc, #188]	; (80058bc <_dtoa_r+0x55c>)
 80057fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005802:	f7fe faa5 	bl	8003d50 <__aeabi_ddiv>
 8005806:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800580a:	f7fd ffc3 	bl	8003794 <__aeabi_dsub>
 800580e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005810:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8005814:	2100      	movs	r1, #0
 8005816:	910a      	str	r1, [sp, #40]	; 0x28
 8005818:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800581c:	3501      	adds	r5, #1
 800581e:	f7fe fc07 	bl	8004030 <__aeabi_d2iz>
 8005822:	9003      	str	r0, [sp, #12]
 8005824:	f7fe f904 	bl	8003a30 <__aeabi_i2d>
 8005828:	4602      	mov	r2, r0
 800582a:	460b      	mov	r3, r1
 800582c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005830:	f7fd ffb0 	bl	8003794 <__aeabi_dsub>
 8005834:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005836:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005838:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800583c:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8005840:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005844:	f803 c002 	strb.w	ip, [r3, r2]
 8005848:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800584c:	f7fe fbc8 	bl	8003fe0 <__aeabi_dcmplt>
 8005850:	2800      	cmp	r0, #0
 8005852:	f040 8334 	bne.w	8005ebe <_dtoa_r+0xb5e>
 8005856:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800585a:	2000      	movs	r0, #0
 800585c:	4913      	ldr	r1, [pc, #76]	; (80058ac <_dtoa_r+0x54c>)
 800585e:	f7fd ff99 	bl	8003794 <__aeabi_dsub>
 8005862:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005866:	f7fe fbbb 	bl	8003fe0 <__aeabi_dcmplt>
 800586a:	2800      	cmp	r0, #0
 800586c:	f040 80e0 	bne.w	8005a30 <_dtoa_r+0x6d0>
 8005870:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 8005874:	f10c 0c01 	add.w	ip, ip, #1
 8005878:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 800587c:	45bc      	cmp	ip, r7
 800587e:	da6e      	bge.n	800595e <_dtoa_r+0x5fe>
 8005880:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8005884:	2200      	movs	r2, #0
 8005886:	4b0a      	ldr	r3, [pc, #40]	; (80058b0 <_dtoa_r+0x550>)
 8005888:	f7fe f938 	bl	8003afc <__aeabi_dmul>
 800588c:	2200      	movs	r2, #0
 800588e:	4b08      	ldr	r3, [pc, #32]	; (80058b0 <_dtoa_r+0x550>)
 8005890:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8005894:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005898:	f7fe f930 	bl	8003afc <__aeabi_dmul>
 800589c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058a0:	e7ba      	b.n	8005818 <_dtoa_r+0x4b8>
 80058a2:	bf00      	nop
 80058a4:	08007410 	.word	0x08007410
 80058a8:	080074d8 	.word	0x080074d8
 80058ac:	3ff00000 	.word	0x3ff00000
 80058b0:	40240000 	.word	0x40240000
 80058b4:	401c0000 	.word	0x401c0000
 80058b8:	40140000 	.word	0x40140000
 80058bc:	3fe00000 	.word	0x3fe00000
 80058c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80058c8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80058cc:	f7fe f916 	bl	8003afc <__aeabi_dmul>
 80058d0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80058d2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80058d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058da:	f7fe fba9 	bl	8004030 <__aeabi_d2iz>
 80058de:	9003      	str	r0, [sp, #12]
 80058e0:	f7fe f8a6 	bl	8003a30 <__aeabi_i2d>
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80058ec:	f7fd ff52 	bl	8003794 <__aeabi_dsub>
 80058f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80058f2:	f8dd c00c 	ldr.w	ip, [sp, #12]
 80058f6:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80058fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80058fe:	f802 c005 	strb.w	ip, [r2, r5]
 8005902:	3501      	adds	r5, #1
 8005904:	42bd      	cmp	r5, r7
 8005906:	d123      	bne.n	8005950 <_dtoa_r+0x5f0>
 8005908:	4b89      	ldr	r3, [pc, #548]	; (8005b30 <_dtoa_r+0x7d0>)
 800590a:	1955      	adds	r5, r2, r5
 800590c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005910:	2200      	movs	r2, #0
 8005912:	f7fd ff41 	bl	8003798 <__adddf3>
 8005916:	4602      	mov	r2, r0
 8005918:	460b      	mov	r3, r1
 800591a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800591e:	f7fe fb7d 	bl	800401c <__aeabi_dcmpgt>
 8005922:	2800      	cmp	r0, #0
 8005924:	f040 8084 	bne.w	8005a30 <_dtoa_r+0x6d0>
 8005928:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800592c:	2000      	movs	r0, #0
 800592e:	4980      	ldr	r1, [pc, #512]	; (8005b30 <_dtoa_r+0x7d0>)
 8005930:	f7fd ff30 	bl	8003794 <__aeabi_dsub>
 8005934:	4602      	mov	r2, r0
 8005936:	460b      	mov	r3, r1
 8005938:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800593c:	f7fe fb50 	bl	8003fe0 <__aeabi_dcmplt>
 8005940:	b168      	cbz	r0, 800595e <_dtoa_r+0x5fe>
 8005942:	462b      	mov	r3, r5
 8005944:	461d      	mov	r5, r3
 8005946:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800594a:	2a30      	cmp	r2, #48	; 0x30
 800594c:	d0fa      	beq.n	8005944 <_dtoa_r+0x5e4>
 800594e:	e2b6      	b.n	8005ebe <_dtoa_r+0xb5e>
 8005950:	2200      	movs	r2, #0
 8005952:	4b78      	ldr	r3, [pc, #480]	; (8005b34 <_dtoa_r+0x7d4>)
 8005954:	f7fe f8d2 	bl	8003afc <__aeabi_dmul>
 8005958:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800595c:	e7bb      	b.n	80058d6 <_dtoa_r+0x576>
 800595e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005962:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005966:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005968:	2a00      	cmp	r2, #0
 800596a:	db7a      	blt.n	8005a62 <_dtoa_r+0x702>
 800596c:	2e0e      	cmp	r6, #14
 800596e:	dc78      	bgt.n	8005a62 <_dtoa_r+0x702>
 8005970:	4b71      	ldr	r3, [pc, #452]	; (8005b38 <_dtoa_r+0x7d8>)
 8005972:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005976:	e9d3 0100 	ldrd	r0, r1, [r3]
 800597a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800597e:	9925      	ldr	r1, [sp, #148]	; 0x94
 8005980:	2900      	cmp	r1, #0
 8005982:	da13      	bge.n	80059ac <_dtoa_r+0x64c>
 8005984:	f1b9 0f00 	cmp.w	r9, #0
 8005988:	dc10      	bgt.n	80059ac <_dtoa_r+0x64c>
 800598a:	f040 816c 	bne.w	8005c66 <_dtoa_r+0x906>
 800598e:	2200      	movs	r2, #0
 8005990:	4b6a      	ldr	r3, [pc, #424]	; (8005b3c <_dtoa_r+0x7dc>)
 8005992:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005996:	f7fe f8b1 	bl	8003afc <__aeabi_dmul>
 800599a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800599e:	f7fe fb33 	bl	8004008 <__aeabi_dcmpge>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	f040 815f 	bne.w	8005c66 <_dtoa_r+0x906>
 80059a8:	46ca      	mov	sl, r9
 80059aa:	e168      	b.n	8005c7e <_dtoa_r+0x91e>
 80059ac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80059ae:	2701      	movs	r7, #1
 80059b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80059b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059b8:	f7fe f9ca 	bl	8003d50 <__aeabi_ddiv>
 80059bc:	f7fe fb38 	bl	8004030 <__aeabi_d2iz>
 80059c0:	4682      	mov	sl, r0
 80059c2:	f7fe f835 	bl	8003a30 <__aeabi_i2d>
 80059c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80059ca:	f7fe f897 	bl	8003afc <__aeabi_dmul>
 80059ce:	460b      	mov	r3, r1
 80059d0:	4602      	mov	r2, r0
 80059d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059d6:	f7fd fedd 	bl	8003794 <__aeabi_dsub>
 80059da:	454f      	cmp	r7, r9
 80059dc:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 80059e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059e4:	f805 3b01 	strb.w	r3, [r5], #1
 80059e8:	d12c      	bne.n	8005a44 <_dtoa_r+0x6e4>
 80059ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059ee:	f7fd fed3 	bl	8003798 <__adddf3>
 80059f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80059f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059fa:	f7fe fb0f 	bl	800401c <__aeabi_dcmpgt>
 80059fe:	b9c0      	cbnz	r0, 8005a32 <_dtoa_r+0x6d2>
 8005a00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a08:	f7fe fae0 	bl	8003fcc <__aeabi_dcmpeq>
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	f000 8255 	beq.w	8005ebc <_dtoa_r+0xb5c>
 8005a12:	f01a 0f01 	tst.w	sl, #1
 8005a16:	d10c      	bne.n	8005a32 <_dtoa_r+0x6d2>
 8005a18:	e250      	b.n	8005ebc <_dtoa_r+0xb5c>
 8005a1a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005a1c:	4283      	cmp	r3, r0
 8005a1e:	d001      	beq.n	8005a24 <_dtoa_r+0x6c4>
 8005a20:	461d      	mov	r5, r3
 8005a22:	e006      	b.n	8005a32 <_dtoa_r+0x6d2>
 8005a24:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005a26:	2330      	movs	r3, #48	; 0x30
 8005a28:	3601      	adds	r6, #1
 8005a2a:	700b      	strb	r3, [r1, #0]
 8005a2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a2e:	e005      	b.n	8005a3c <_dtoa_r+0x6dc>
 8005a30:	9e08      	ldr	r6, [sp, #32]
 8005a32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005a36:	1e6b      	subs	r3, r5, #1
 8005a38:	2a39      	cmp	r2, #57	; 0x39
 8005a3a:	d0ee      	beq.n	8005a1a <_dtoa_r+0x6ba>
 8005a3c:	781a      	ldrb	r2, [r3, #0]
 8005a3e:	3201      	adds	r2, #1
 8005a40:	701a      	strb	r2, [r3, #0]
 8005a42:	e23b      	b.n	8005ebc <_dtoa_r+0xb5c>
 8005a44:	2200      	movs	r2, #0
 8005a46:	4b3b      	ldr	r3, [pc, #236]	; (8005b34 <_dtoa_r+0x7d4>)
 8005a48:	f7fe f858 	bl	8003afc <__aeabi_dmul>
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	2300      	movs	r3, #0
 8005a50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a54:	f7fe faba 	bl	8003fcc <__aeabi_dcmpeq>
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	f040 822f 	bne.w	8005ebc <_dtoa_r+0xb5c>
 8005a5e:	3701      	adds	r7, #1
 8005a60:	e7a6      	b.n	80059b0 <_dtoa_r+0x650>
 8005a62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a64:	b91b      	cbnz	r3, 8005a6e <_dtoa_r+0x70e>
 8005a66:	4653      	mov	r3, sl
 8005a68:	465d      	mov	r5, fp
 8005a6a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005a6c:	e031      	b.n	8005ad2 <_dtoa_r+0x772>
 8005a6e:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005a70:	2801      	cmp	r0, #1
 8005a72:	dc0b      	bgt.n	8005a8c <_dtoa_r+0x72c>
 8005a74:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8005a76:	b119      	cbz	r1, 8005a80 <_dtoa_r+0x720>
 8005a78:	f502 6286 	add.w	r2, r2, #1072	; 0x430
 8005a7c:	3203      	adds	r2, #3
 8005a7e:	e002      	b.n	8005a86 <_dtoa_r+0x726>
 8005a80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005a82:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005a86:	4653      	mov	r3, sl
 8005a88:	465d      	mov	r5, fp
 8005a8a:	e015      	b.n	8005ab8 <_dtoa_r+0x758>
 8005a8c:	f109 33ff 	add.w	r3, r9, #4294967295
 8005a90:	459a      	cmp	sl, r3
 8005a92:	db02      	blt.n	8005a9a <_dtoa_r+0x73a>
 8005a94:	ebc3 030a 	rsb	r3, r3, sl
 8005a98:	e006      	b.n	8005aa8 <_dtoa_r+0x748>
 8005a9a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005a9c:	ebca 0303 	rsb	r3, sl, r3
 8005aa0:	449a      	add	sl, r3
 8005aa2:	18d2      	adds	r2, r2, r3
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	9213      	str	r2, [sp, #76]	; 0x4c
 8005aa8:	f1b9 0f00 	cmp.w	r9, #0
 8005aac:	bfa7      	ittee	ge
 8005aae:	465d      	movge	r5, fp
 8005ab0:	464a      	movge	r2, r9
 8005ab2:	ebc9 050b 	rsblt	r5, r9, fp
 8005ab6:	2200      	movlt	r2, #0
 8005ab8:	f8dd c018 	ldr.w	ip, [sp, #24]
 8005abc:	4620      	mov	r0, r4
 8005abe:	2101      	movs	r1, #1
 8005ac0:	9302      	str	r3, [sp, #8]
 8005ac2:	4494      	add	ip, r2
 8005ac4:	4493      	add	fp, r2
 8005ac6:	f8cd c018 	str.w	ip, [sp, #24]
 8005aca:	f001 f910 	bl	8006cee <__i2b>
 8005ace:	9b02      	ldr	r3, [sp, #8]
 8005ad0:	4607      	mov	r7, r0
 8005ad2:	b15d      	cbz	r5, 8005aec <_dtoa_r+0x78c>
 8005ad4:	9806      	ldr	r0, [sp, #24]
 8005ad6:	2800      	cmp	r0, #0
 8005ad8:	dd08      	ble.n	8005aec <_dtoa_r+0x78c>
 8005ada:	4602      	mov	r2, r0
 8005adc:	42aa      	cmp	r2, r5
 8005ade:	bfa8      	it	ge
 8005ae0:	462a      	movge	r2, r5
 8005ae2:	ebc2 0b0b 	rsb	fp, r2, fp
 8005ae6:	1aad      	subs	r5, r5, r2
 8005ae8:	1a80      	subs	r0, r0, r2
 8005aea:	9006      	str	r0, [sp, #24]
 8005aec:	f1ba 0f00 	cmp.w	sl, #0
 8005af0:	dd2c      	ble.n	8005b4c <_dtoa_r+0x7ec>
 8005af2:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005af4:	b321      	cbz	r1, 8005b40 <_dtoa_r+0x7e0>
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	dd14      	ble.n	8005b24 <_dtoa_r+0x7c4>
 8005afa:	461a      	mov	r2, r3
 8005afc:	4639      	mov	r1, r7
 8005afe:	4620      	mov	r0, r4
 8005b00:	9302      	str	r3, [sp, #8]
 8005b02:	f001 f93f 	bl	8006d84 <__pow5mult>
 8005b06:	4642      	mov	r2, r8
 8005b08:	4607      	mov	r7, r0
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	4639      	mov	r1, r7
 8005b0e:	f001 f85d 	bl	8006bcc <__multiply>
 8005b12:	4641      	mov	r1, r8
 8005b14:	4602      	mov	r2, r0
 8005b16:	4620      	mov	r0, r4
 8005b18:	9203      	str	r2, [sp, #12]
 8005b1a:	f000 fef2 	bl	8006902 <_Bfree>
 8005b1e:	9a03      	ldr	r2, [sp, #12]
 8005b20:	9b02      	ldr	r3, [sp, #8]
 8005b22:	4690      	mov	r8, r2
 8005b24:	ebba 0203 	subs.w	r2, sl, r3
 8005b28:	d010      	beq.n	8005b4c <_dtoa_r+0x7ec>
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	4641      	mov	r1, r8
 8005b2e:	e00a      	b.n	8005b46 <_dtoa_r+0x7e6>
 8005b30:	3fe00000 	.word	0x3fe00000
 8005b34:	40240000 	.word	0x40240000
 8005b38:	08007410 	.word	0x08007410
 8005b3c:	40140000 	.word	0x40140000
 8005b40:	4620      	mov	r0, r4
 8005b42:	4641      	mov	r1, r8
 8005b44:	4652      	mov	r2, sl
 8005b46:	f001 f91d 	bl	8006d84 <__pow5mult>
 8005b4a:	4680      	mov	r8, r0
 8005b4c:	2101      	movs	r1, #1
 8005b4e:	4620      	mov	r0, r4
 8005b50:	f001 f8cd 	bl	8006cee <__i2b>
 8005b54:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005b56:	2a00      	cmp	r2, #0
 8005b58:	4682      	mov	sl, r0
 8005b5a:	dd04      	ble.n	8005b66 <_dtoa_r+0x806>
 8005b5c:	4651      	mov	r1, sl
 8005b5e:	4620      	mov	r0, r4
 8005b60:	f001 f910 	bl	8006d84 <__pow5mult>
 8005b64:	4682      	mov	sl, r0
 8005b66:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	dc13      	bgt.n	8005b94 <_dtoa_r+0x834>
 8005b6c:	9804      	ldr	r0, [sp, #16]
 8005b6e:	b988      	cbnz	r0, 8005b94 <_dtoa_r+0x834>
 8005b70:	9a05      	ldr	r2, [sp, #20]
 8005b72:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
 8005b76:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b7a:	b95b      	cbnz	r3, 8005b94 <_dtoa_r+0x834>
 8005b7c:	4b8a      	ldr	r3, [pc, #552]	; (8005da8 <_dtoa_r+0xa48>)
 8005b7e:	ea02 0303 	and.w	r3, r2, r3
 8005b82:	b13b      	cbz	r3, 8005b94 <_dtoa_r+0x834>
 8005b84:	9906      	ldr	r1, [sp, #24]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f10b 0b01 	add.w	fp, fp, #1
 8005b8c:	9208      	str	r2, [sp, #32]
 8005b8e:	3101      	adds	r1, #1
 8005b90:	9106      	str	r1, [sp, #24]
 8005b92:	e001      	b.n	8005b98 <_dtoa_r+0x838>
 8005b94:	2300      	movs	r3, #0
 8005b96:	9308      	str	r3, [sp, #32]
 8005b98:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005b9a:	b908      	cbnz	r0, 8005ba0 <_dtoa_r+0x840>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e008      	b.n	8005bb2 <_dtoa_r+0x852>
 8005ba0:	f8da 3010 	ldr.w	r3, [sl, #16]
 8005ba4:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 8005ba8:	6918      	ldr	r0, [r3, #16]
 8005baa:	f000 fd44 	bl	8006636 <__hi0bits>
 8005bae:	f1c0 0320 	rsb	r3, r0, #32
 8005bb2:	9906      	ldr	r1, [sp, #24]
 8005bb4:	185b      	adds	r3, r3, r1
 8005bb6:	f013 031f 	ands.w	r3, r3, #31
 8005bba:	d00a      	beq.n	8005bd2 <_dtoa_r+0x872>
 8005bbc:	f1c3 0320 	rsb	r3, r3, #32
 8005bc0:	2b04      	cmp	r3, #4
 8005bc2:	dd05      	ble.n	8005bd0 <_dtoa_r+0x870>
 8005bc4:	3b04      	subs	r3, #4
 8005bc6:	18c9      	adds	r1, r1, r3
 8005bc8:	449b      	add	fp, r3
 8005bca:	18ed      	adds	r5, r5, r3
 8005bcc:	9106      	str	r1, [sp, #24]
 8005bce:	e006      	b.n	8005bde <_dtoa_r+0x87e>
 8005bd0:	d005      	beq.n	8005bde <_dtoa_r+0x87e>
 8005bd2:	331c      	adds	r3, #28
 8005bd4:	9a06      	ldr	r2, [sp, #24]
 8005bd6:	449b      	add	fp, r3
 8005bd8:	18ed      	adds	r5, r5, r3
 8005bda:	18d2      	adds	r2, r2, r3
 8005bdc:	9206      	str	r2, [sp, #24]
 8005bde:	f1bb 0f00 	cmp.w	fp, #0
 8005be2:	dd05      	ble.n	8005bf0 <_dtoa_r+0x890>
 8005be4:	4641      	mov	r1, r8
 8005be6:	4620      	mov	r0, r4
 8005be8:	465a      	mov	r2, fp
 8005bea:	f000 ff9d 	bl	8006b28 <__lshift>
 8005bee:	4680      	mov	r8, r0
 8005bf0:	9b06      	ldr	r3, [sp, #24]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	dd05      	ble.n	8005c02 <_dtoa_r+0x8a2>
 8005bf6:	4651      	mov	r1, sl
 8005bf8:	4620      	mov	r0, r4
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	f000 ff94 	bl	8006b28 <__lshift>
 8005c00:	4682      	mov	sl, r0
 8005c02:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005c04:	b1c0      	cbz	r0, 8005c38 <_dtoa_r+0x8d8>
 8005c06:	4640      	mov	r0, r8
 8005c08:	4651      	mov	r1, sl
 8005c0a:	f000 fd66 	bl	80066da <__mcmp>
 8005c0e:	2800      	cmp	r0, #0
 8005c10:	da12      	bge.n	8005c38 <_dtoa_r+0x8d8>
 8005c12:	4641      	mov	r1, r8
 8005c14:	4620      	mov	r0, r4
 8005c16:	220a      	movs	r2, #10
 8005c18:	2300      	movs	r3, #0
 8005c1a:	f001 f871 	bl	8006d00 <__multadd>
 8005c1e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005c20:	3e01      	subs	r6, #1
 8005c22:	4680      	mov	r8, r0
 8005c24:	b131      	cbz	r1, 8005c34 <_dtoa_r+0x8d4>
 8005c26:	4639      	mov	r1, r7
 8005c28:	4620      	mov	r0, r4
 8005c2a:	220a      	movs	r2, #10
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	f001 f867 	bl	8006d00 <__multadd>
 8005c32:	4607      	mov	r7, r0
 8005c34:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005c38:	f1b9 0f00 	cmp.w	r9, #0
 8005c3c:	dc29      	bgt.n	8005c92 <_dtoa_r+0x932>
 8005c3e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005c40:	2a02      	cmp	r2, #2
 8005c42:	dd26      	ble.n	8005c92 <_dtoa_r+0x932>
 8005c44:	f1b9 0f00 	cmp.w	r9, #0
 8005c48:	d110      	bne.n	8005c6c <_dtoa_r+0x90c>
 8005c4a:	4651      	mov	r1, sl
 8005c4c:	2205      	movs	r2, #5
 8005c4e:	464b      	mov	r3, r9
 8005c50:	4620      	mov	r0, r4
 8005c52:	f001 f855 	bl	8006d00 <__multadd>
 8005c56:	4682      	mov	sl, r0
 8005c58:	4640      	mov	r0, r8
 8005c5a:	4651      	mov	r1, sl
 8005c5c:	f000 fd3d 	bl	80066da <__mcmp>
 8005c60:	2800      	cmp	r0, #0
 8005c62:	dc0d      	bgt.n	8005c80 <_dtoa_r+0x920>
 8005c64:	e002      	b.n	8005c6c <_dtoa_r+0x90c>
 8005c66:	f04f 0a00 	mov.w	sl, #0
 8005c6a:	4657      	mov	r7, sl
 8005c6c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8005c6e:	2000      	movs	r0, #0
 8005c70:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c72:	43db      	mvns	r3, r3
 8005c74:	9004      	str	r0, [sp, #16]
 8005c76:	9308      	str	r3, [sp, #32]
 8005c78:	e10f      	b.n	8005e9a <_dtoa_r+0xb3a>
 8005c7a:	9e08      	ldr	r6, [sp, #32]
 8005c7c:	46ba      	mov	sl, r7
 8005c7e:	4657      	mov	r7, sl
 8005c80:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c82:	2331      	movs	r3, #49	; 0x31
 8005c84:	3601      	adds	r6, #1
 8005c86:	2100      	movs	r1, #0
 8005c88:	f805 3b01 	strb.w	r3, [r5], #1
 8005c8c:	9608      	str	r6, [sp, #32]
 8005c8e:	9104      	str	r1, [sp, #16]
 8005c90:	e103      	b.n	8005e9a <_dtoa_r+0xb3a>
 8005c92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c94:	2a00      	cmp	r2, #0
 8005c96:	f000 80b5 	beq.w	8005e04 <_dtoa_r+0xaa4>
 8005c9a:	2d00      	cmp	r5, #0
 8005c9c:	dd05      	ble.n	8005caa <_dtoa_r+0x94a>
 8005c9e:	4639      	mov	r1, r7
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	462a      	mov	r2, r5
 8005ca4:	f000 ff40 	bl	8006b28 <__lshift>
 8005ca8:	4607      	mov	r7, r0
 8005caa:	9b08      	ldr	r3, [sp, #32]
 8005cac:	b90b      	cbnz	r3, 8005cb2 <_dtoa_r+0x952>
 8005cae:	4638      	mov	r0, r7
 8005cb0:	e011      	b.n	8005cd6 <_dtoa_r+0x976>
 8005cb2:	6879      	ldr	r1, [r7, #4]
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	f000 fe3b 	bl	8006930 <_Balloc>
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	f107 010c 	add.w	r1, r7, #12
 8005cc0:	3202      	adds	r2, #2
 8005cc2:	0092      	lsls	r2, r2, #2
 8005cc4:	4605      	mov	r5, r0
 8005cc6:	300c      	adds	r0, #12
 8005cc8:	f000 fc89 	bl	80065de <memcpy>
 8005ccc:	4620      	mov	r0, r4
 8005cce:	4629      	mov	r1, r5
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	f000 ff29 	bl	8006b28 <__lshift>
 8005cd6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005cd8:	2201      	movs	r2, #1
 8005cda:	9904      	ldr	r1, [sp, #16]
 8005cdc:	9704      	str	r7, [sp, #16]
 8005cde:	4607      	mov	r7, r0
 8005ce0:	f001 0101 	and.w	r1, r1, #1
 8005ce4:	9208      	str	r2, [sp, #32]
 8005ce6:	910e      	str	r1, [sp, #56]	; 0x38
 8005ce8:	9606      	str	r6, [sp, #24]
 8005cea:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8005cee:	4651      	mov	r1, sl
 8005cf0:	4640      	mov	r0, r8
 8005cf2:	f7ff faa7 	bl	8005244 <quorem>
 8005cf6:	9904      	ldr	r1, [sp, #16]
 8005cf8:	f100 0630 	add.w	r6, r0, #48	; 0x30
 8005cfc:	4640      	mov	r0, r8
 8005cfe:	f000 fcec 	bl	80066da <__mcmp>
 8005d02:	4651      	mov	r1, sl
 8005d04:	463a      	mov	r2, r7
 8005d06:	900d      	str	r0, [sp, #52]	; 0x34
 8005d08:	4620      	mov	r0, r4
 8005d0a:	f000 fea5 	bl	8006a58 <__mdiff>
 8005d0e:	68c3      	ldr	r3, [r0, #12]
 8005d10:	4681      	mov	r9, r0
 8005d12:	b113      	cbz	r3, 8005d1a <_dtoa_r+0x9ba>
 8005d14:	f04f 0b01 	mov.w	fp, #1
 8005d18:	e004      	b.n	8005d24 <_dtoa_r+0x9c4>
 8005d1a:	4640      	mov	r0, r8
 8005d1c:	4649      	mov	r1, r9
 8005d1e:	f000 fcdc 	bl	80066da <__mcmp>
 8005d22:	4683      	mov	fp, r0
 8005d24:	4620      	mov	r0, r4
 8005d26:	4649      	mov	r1, r9
 8005d28:	f000 fdeb 	bl	8006902 <_Bfree>
 8005d2c:	f1bb 0f00 	cmp.w	fp, #0
 8005d30:	d10b      	bne.n	8005d4a <_dtoa_r+0x9ea>
 8005d32:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005d34:	b94b      	cbnz	r3, 8005d4a <_dtoa_r+0x9ea>
 8005d36:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005d38:	b938      	cbnz	r0, 8005d4a <_dtoa_r+0x9ea>
 8005d3a:	4633      	mov	r3, r6
 8005d3c:	9e06      	ldr	r6, [sp, #24]
 8005d3e:	2b39      	cmp	r3, #57	; 0x39
 8005d40:	d029      	beq.n	8005d96 <_dtoa_r+0xa36>
 8005d42:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005d44:	2900      	cmp	r1, #0
 8005d46:	dc2a      	bgt.n	8005d9e <_dtoa_r+0xa3e>
 8005d48:	e02a      	b.n	8005da0 <_dtoa_r+0xa40>
 8005d4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005d4c:	2a00      	cmp	r2, #0
 8005d4e:	db04      	blt.n	8005d5a <_dtoa_r+0x9fa>
 8005d50:	d11a      	bne.n	8005d88 <_dtoa_r+0xa28>
 8005d52:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005d54:	b9c3      	cbnz	r3, 8005d88 <_dtoa_r+0xa28>
 8005d56:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005d58:	b9b0      	cbnz	r0, 8005d88 <_dtoa_r+0xa28>
 8005d5a:	f1bb 0f00 	cmp.w	fp, #0
 8005d5e:	4633      	mov	r3, r6
 8005d60:	9e06      	ldr	r6, [sp, #24]
 8005d62:	dd1d      	ble.n	8005da0 <_dtoa_r+0xa40>
 8005d64:	4641      	mov	r1, r8
 8005d66:	2201      	movs	r2, #1
 8005d68:	4620      	mov	r0, r4
 8005d6a:	9302      	str	r3, [sp, #8]
 8005d6c:	f000 fedc 	bl	8006b28 <__lshift>
 8005d70:	4651      	mov	r1, sl
 8005d72:	4680      	mov	r8, r0
 8005d74:	f000 fcb1 	bl	80066da <__mcmp>
 8005d78:	9b02      	ldr	r3, [sp, #8]
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	dc09      	bgt.n	8005d92 <_dtoa_r+0xa32>
 8005d7e:	d10f      	bne.n	8005da0 <_dtoa_r+0xa40>
 8005d80:	f013 0f01 	tst.w	r3, #1
 8005d84:	d00c      	beq.n	8005da0 <_dtoa_r+0xa40>
 8005d86:	e004      	b.n	8005d92 <_dtoa_r+0xa32>
 8005d88:	f1bb 0f00 	cmp.w	fp, #0
 8005d8c:	dd0e      	ble.n	8005dac <_dtoa_r+0xa4c>
 8005d8e:	4633      	mov	r3, r6
 8005d90:	9e06      	ldr	r6, [sp, #24]
 8005d92:	2b39      	cmp	r3, #57	; 0x39
 8005d94:	d103      	bne.n	8005d9e <_dtoa_r+0xa3e>
 8005d96:	2339      	movs	r3, #57	; 0x39
 8005d98:	f805 3b01 	strb.w	r3, [r5], #1
 8005d9c:	e06e      	b.n	8005e7c <_dtoa_r+0xb1c>
 8005d9e:	3301      	adds	r3, #1
 8005da0:	f805 3b01 	strb.w	r3, [r5], #1
 8005da4:	e078      	b.n	8005e98 <_dtoa_r+0xb38>
 8005da6:	bf00      	nop
 8005da8:	7ff00000 	.word	0x7ff00000
 8005dac:	f805 6b01 	strb.w	r6, [r5], #1
 8005db0:	9a08      	ldr	r2, [sp, #32]
 8005db2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005db4:	428a      	cmp	r2, r1
 8005db6:	d041      	beq.n	8005e3c <_dtoa_r+0xadc>
 8005db8:	2300      	movs	r3, #0
 8005dba:	4641      	mov	r1, r8
 8005dbc:	220a      	movs	r2, #10
 8005dbe:	4620      	mov	r0, r4
 8005dc0:	f000 ff9e 	bl	8006d00 <__multadd>
 8005dc4:	9b04      	ldr	r3, [sp, #16]
 8005dc6:	42bb      	cmp	r3, r7
 8005dc8:	4680      	mov	r8, r0
 8005dca:	4620      	mov	r0, r4
 8005dcc:	d106      	bne.n	8005ddc <_dtoa_r+0xa7c>
 8005dce:	4619      	mov	r1, r3
 8005dd0:	220a      	movs	r2, #10
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	f000 ff94 	bl	8006d00 <__multadd>
 8005dd8:	9004      	str	r0, [sp, #16]
 8005dda:	e00b      	b.n	8005df4 <_dtoa_r+0xa94>
 8005ddc:	9904      	ldr	r1, [sp, #16]
 8005dde:	220a      	movs	r2, #10
 8005de0:	2300      	movs	r3, #0
 8005de2:	f000 ff8d 	bl	8006d00 <__multadd>
 8005de6:	4639      	mov	r1, r7
 8005de8:	220a      	movs	r2, #10
 8005dea:	2300      	movs	r3, #0
 8005dec:	9004      	str	r0, [sp, #16]
 8005dee:	4620      	mov	r0, r4
 8005df0:	f000 ff86 	bl	8006d00 <__multadd>
 8005df4:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005df8:	4607      	mov	r7, r0
 8005dfa:	f10c 0c01 	add.w	ip, ip, #1
 8005dfe:	f8cd c020 	str.w	ip, [sp, #32]
 8005e02:	e774      	b.n	8005cee <_dtoa_r+0x98e>
 8005e04:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005e06:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 8005e0a:	4640      	mov	r0, r8
 8005e0c:	4651      	mov	r1, sl
 8005e0e:	f7ff fa19 	bl	8005244 <quorem>
 8005e12:	3501      	adds	r5, #1
 8005e14:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005e18:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005e1a:	f800 300b 	strb.w	r3, [r0, fp]
 8005e1e:	f10b 0b01 	add.w	fp, fp, #1
 8005e22:	45cb      	cmp	fp, r9
 8005e24:	da07      	bge.n	8005e36 <_dtoa_r+0xad6>
 8005e26:	4641      	mov	r1, r8
 8005e28:	4620      	mov	r0, r4
 8005e2a:	220a      	movs	r2, #10
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	f000 ff67 	bl	8006d00 <__multadd>
 8005e32:	4680      	mov	r8, r0
 8005e34:	e7e9      	b.n	8005e0a <_dtoa_r+0xaaa>
 8005e36:	2100      	movs	r1, #0
 8005e38:	9104      	str	r1, [sp, #16]
 8005e3a:	e001      	b.n	8005e40 <_dtoa_r+0xae0>
 8005e3c:	4633      	mov	r3, r6
 8005e3e:	9e06      	ldr	r6, [sp, #24]
 8005e40:	4641      	mov	r1, r8
 8005e42:	2201      	movs	r2, #1
 8005e44:	4620      	mov	r0, r4
 8005e46:	9302      	str	r3, [sp, #8]
 8005e48:	f000 fe6e 	bl	8006b28 <__lshift>
 8005e4c:	4651      	mov	r1, sl
 8005e4e:	4680      	mov	r8, r0
 8005e50:	f000 fc43 	bl	80066da <__mcmp>
 8005e54:	9b02      	ldr	r3, [sp, #8]
 8005e56:	2800      	cmp	r0, #0
 8005e58:	dc10      	bgt.n	8005e7c <_dtoa_r+0xb1c>
 8005e5a:	d102      	bne.n	8005e62 <_dtoa_r+0xb02>
 8005e5c:	f013 0f01 	tst.w	r3, #1
 8005e60:	d10c      	bne.n	8005e7c <_dtoa_r+0xb1c>
 8005e62:	462b      	mov	r3, r5
 8005e64:	e012      	b.n	8005e8c <_dtoa_r+0xb2c>
 8005e66:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d001      	beq.n	8005e70 <_dtoa_r+0xb10>
 8005e6c:	461d      	mov	r5, r3
 8005e6e:	e005      	b.n	8005e7c <_dtoa_r+0xb1c>
 8005e70:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005e72:	3601      	adds	r6, #1
 8005e74:	2331      	movs	r3, #49	; 0x31
 8005e76:	9608      	str	r6, [sp, #32]
 8005e78:	7003      	strb	r3, [r0, #0]
 8005e7a:	e00e      	b.n	8005e9a <_dtoa_r+0xb3a>
 8005e7c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005e80:	1e6b      	subs	r3, r5, #1
 8005e82:	2a39      	cmp	r2, #57	; 0x39
 8005e84:	d0ef      	beq.n	8005e66 <_dtoa_r+0xb06>
 8005e86:	3201      	adds	r2, #1
 8005e88:	701a      	strb	r2, [r3, #0]
 8005e8a:	e005      	b.n	8005e98 <_dtoa_r+0xb38>
 8005e8c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8005e90:	461d      	mov	r5, r3
 8005e92:	3b01      	subs	r3, #1
 8005e94:	2a30      	cmp	r2, #48	; 0x30
 8005e96:	d0f9      	beq.n	8005e8c <_dtoa_r+0xb2c>
 8005e98:	9608      	str	r6, [sp, #32]
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	4651      	mov	r1, sl
 8005e9e:	f000 fd30 	bl	8006902 <_Bfree>
 8005ea2:	b167      	cbz	r7, 8005ebe <_dtoa_r+0xb5e>
 8005ea4:	9904      	ldr	r1, [sp, #16]
 8005ea6:	b121      	cbz	r1, 8005eb2 <_dtoa_r+0xb52>
 8005ea8:	42b9      	cmp	r1, r7
 8005eaa:	d002      	beq.n	8005eb2 <_dtoa_r+0xb52>
 8005eac:	4620      	mov	r0, r4
 8005eae:	f000 fd28 	bl	8006902 <_Bfree>
 8005eb2:	4620      	mov	r0, r4
 8005eb4:	4639      	mov	r1, r7
 8005eb6:	f000 fd24 	bl	8006902 <_Bfree>
 8005eba:	e000      	b.n	8005ebe <_dtoa_r+0xb5e>
 8005ebc:	9608      	str	r6, [sp, #32]
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	4641      	mov	r1, r8
 8005ec2:	f000 fd1e 	bl	8006902 <_Bfree>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	702b      	strb	r3, [r5, #0]
 8005eca:	9826      	ldr	r0, [sp, #152]	; 0x98
 8005ecc:	9a08      	ldr	r2, [sp, #32]
 8005ece:	9928      	ldr	r1, [sp, #160]	; 0xa0
 8005ed0:	1c53      	adds	r3, r2, #1
 8005ed2:	6003      	str	r3, [r0, #0]
 8005ed4:	b109      	cbz	r1, 8005eda <_dtoa_r+0xb7a>
 8005ed6:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8005ed8:	6015      	str	r5, [r2, #0]
 8005eda:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005edc:	b01b      	add	sp, #108	; 0x6c
 8005ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ee2:	bf00      	nop
 8005ee4:	f3af 8000 	nop.w

08005ee8 <_malloc_trim_r>:
 8005ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eea:	4e22      	ldr	r6, [pc, #136]	; (8005f74 <_malloc_trim_r+0x8c>)
 8005eec:	460d      	mov	r5, r1
 8005eee:	4604      	mov	r4, r0
 8005ef0:	f000 fb9f 	bl	8006632 <__malloc_lock>
 8005ef4:	68b3      	ldr	r3, [r6, #8]
 8005ef6:	685f      	ldr	r7, [r3, #4]
 8005ef8:	f027 0703 	bic.w	r7, r7, #3
 8005efc:	f507 637e 	add.w	r3, r7, #4064	; 0xfe0
 8005f00:	330f      	adds	r3, #15
 8005f02:	1b5d      	subs	r5, r3, r5
 8005f04:	0b2d      	lsrs	r5, r5, #12
 8005f06:	3d01      	subs	r5, #1
 8005f08:	032d      	lsls	r5, r5, #12
 8005f0a:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8005f0e:	db1e      	blt.n	8005f4e <_malloc_trim_r+0x66>
 8005f10:	2100      	movs	r1, #0
 8005f12:	4620      	mov	r0, r4
 8005f14:	f001 f962 	bl	80071dc <_sbrk_r>
 8005f18:	68b3      	ldr	r3, [r6, #8]
 8005f1a:	18fb      	adds	r3, r7, r3
 8005f1c:	4298      	cmp	r0, r3
 8005f1e:	d116      	bne.n	8005f4e <_malloc_trim_r+0x66>
 8005f20:	4269      	negs	r1, r5
 8005f22:	4620      	mov	r0, r4
 8005f24:	f001 f95a 	bl	80071dc <_sbrk_r>
 8005f28:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005f2c:	d114      	bne.n	8005f58 <_malloc_trim_r+0x70>
 8005f2e:	2100      	movs	r1, #0
 8005f30:	4620      	mov	r0, r4
 8005f32:	f001 f953 	bl	80071dc <_sbrk_r>
 8005f36:	68b3      	ldr	r3, [r6, #8]
 8005f38:	1ac2      	subs	r2, r0, r3
 8005f3a:	2a0f      	cmp	r2, #15
 8005f3c:	dd07      	ble.n	8005f4e <_malloc_trim_r+0x66>
 8005f3e:	490e      	ldr	r1, [pc, #56]	; (8005f78 <_malloc_trim_r+0x90>)
 8005f40:	f042 0201 	orr.w	r2, r2, #1
 8005f44:	6809      	ldr	r1, [r1, #0]
 8005f46:	1a40      	subs	r0, r0, r1
 8005f48:	490c      	ldr	r1, [pc, #48]	; (8005f7c <_malloc_trim_r+0x94>)
 8005f4a:	6008      	str	r0, [r1, #0]
 8005f4c:	605a      	str	r2, [r3, #4]
 8005f4e:	4620      	mov	r0, r4
 8005f50:	f000 fb70 	bl	8006634 <__malloc_unlock>
 8005f54:	2000      	movs	r0, #0
 8005f56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f58:	68b3      	ldr	r3, [r6, #8]
 8005f5a:	1b7f      	subs	r7, r7, r5
 8005f5c:	f047 0701 	orr.w	r7, r7, #1
 8005f60:	4620      	mov	r0, r4
 8005f62:	605f      	str	r7, [r3, #4]
 8005f64:	4b05      	ldr	r3, [pc, #20]	; (8005f7c <_malloc_trim_r+0x94>)
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	1b55      	subs	r5, r2, r5
 8005f6a:	601d      	str	r5, [r3, #0]
 8005f6c:	f000 fb62 	bl	8006634 <__malloc_unlock>
 8005f70:	2001      	movs	r0, #1
 8005f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f74:	200001f4 	.word	0x200001f4
 8005f78:	20000600 	.word	0x20000600
 8005f7c:	20000624 	.word	0x20000624

08005f80 <_free_r>:
 8005f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f84:	4604      	mov	r4, r0
 8005f86:	460d      	mov	r5, r1
 8005f88:	2900      	cmp	r1, #0
 8005f8a:	f000 80bd 	beq.w	8006108 <_free_r+0x188>
 8005f8e:	f000 fb50 	bl	8006632 <__malloc_lock>
 8005f92:	f1a5 0308 	sub.w	r3, r5, #8
 8005f96:	485d      	ldr	r0, [pc, #372]	; (800610c <_free_r+0x18c>)
 8005f98:	685f      	ldr	r7, [r3, #4]
 8005f9a:	f027 0201 	bic.w	r2, r7, #1
 8005f9e:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8005fa2:	1899      	adds	r1, r3, r2
 8005fa4:	f007 0701 	and.w	r7, r7, #1
 8005fa8:	4561      	cmp	r1, ip
 8005faa:	684e      	ldr	r6, [r1, #4]
 8005fac:	f026 0603 	bic.w	r6, r6, #3
 8005fb0:	d118      	bne.n	8005fe4 <_free_r+0x64>
 8005fb2:	18b2      	adds	r2, r6, r2
 8005fb4:	b93f      	cbnz	r7, 8005fc6 <_free_r+0x46>
 8005fb6:	f855 1c08 	ldr.w	r1, [r5, #-8]
 8005fba:	1a5b      	subs	r3, r3, r1
 8005fbc:	1852      	adds	r2, r2, r1
 8005fbe:	689d      	ldr	r5, [r3, #8]
 8005fc0:	68d9      	ldr	r1, [r3, #12]
 8005fc2:	60e9      	str	r1, [r5, #12]
 8005fc4:	608d      	str	r5, [r1, #8]
 8005fc6:	f042 0101 	orr.w	r1, r2, #1
 8005fca:	6083      	str	r3, [r0, #8]
 8005fcc:	6059      	str	r1, [r3, #4]
 8005fce:	4b50      	ldr	r3, [pc, #320]	; (8006110 <_free_r+0x190>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	f0c0 8093 	bcc.w	80060fe <_free_r+0x17e>
 8005fd8:	4b4e      	ldr	r3, [pc, #312]	; (8006114 <_free_r+0x194>)
 8005fda:	4620      	mov	r0, r4
 8005fdc:	6819      	ldr	r1, [r3, #0]
 8005fde:	f7ff ff83 	bl	8005ee8 <_malloc_trim_r>
 8005fe2:	e08c      	b.n	80060fe <_free_r+0x17e>
 8005fe4:	604e      	str	r6, [r1, #4]
 8005fe6:	b10f      	cbz	r7, 8005fec <_free_r+0x6c>
 8005fe8:	2500      	movs	r5, #0
 8005fea:	e011      	b.n	8006010 <_free_r+0x90>
 8005fec:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8005ff0:	f100 0c08 	add.w	ip, r0, #8
 8005ff4:	1b5b      	subs	r3, r3, r5
 8005ff6:	1952      	adds	r2, r2, r5
 8005ff8:	689d      	ldr	r5, [r3, #8]
 8005ffa:	4565      	cmp	r5, ip
 8005ffc:	d101      	bne.n	8006002 <_free_r+0x82>
 8005ffe:	2501      	movs	r5, #1
 8006000:	e006      	b.n	8006010 <_free_r+0x90>
 8006002:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8006006:	f8c5 c00c 	str.w	ip, [r5, #12]
 800600a:	f8cc 5008 	str.w	r5, [ip, #8]
 800600e:	463d      	mov	r5, r7
 8006010:	198f      	adds	r7, r1, r6
 8006012:	687f      	ldr	r7, [r7, #4]
 8006014:	f017 0f01 	tst.w	r7, #1
 8006018:	d10f      	bne.n	800603a <_free_r+0xba>
 800601a:	1992      	adds	r2, r2, r6
 800601c:	b94d      	cbnz	r5, 8006032 <_free_r+0xb2>
 800601e:	688e      	ldr	r6, [r1, #8]
 8006020:	4f3d      	ldr	r7, [pc, #244]	; (8006118 <_free_r+0x198>)
 8006022:	42be      	cmp	r6, r7
 8006024:	d105      	bne.n	8006032 <_free_r+0xb2>
 8006026:	60f3      	str	r3, [r6, #12]
 8006028:	3501      	adds	r5, #1
 800602a:	60b3      	str	r3, [r6, #8]
 800602c:	60de      	str	r6, [r3, #12]
 800602e:	609e      	str	r6, [r3, #8]
 8006030:	e003      	b.n	800603a <_free_r+0xba>
 8006032:	68ce      	ldr	r6, [r1, #12]
 8006034:	6889      	ldr	r1, [r1, #8]
 8006036:	60ce      	str	r6, [r1, #12]
 8006038:	60b1      	str	r1, [r6, #8]
 800603a:	f042 0101 	orr.w	r1, r2, #1
 800603e:	509a      	str	r2, [r3, r2]
 8006040:	6059      	str	r1, [r3, #4]
 8006042:	2d00      	cmp	r5, #0
 8006044:	d15b      	bne.n	80060fe <_free_r+0x17e>
 8006046:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800604a:	d211      	bcs.n	8006070 <_free_r+0xf0>
 800604c:	08d2      	lsrs	r2, r2, #3
 800604e:	f04f 0c01 	mov.w	ip, #1
 8006052:	6845      	ldr	r5, [r0, #4]
 8006054:	1091      	asrs	r1, r2, #2
 8006056:	fa0c f101 	lsl.w	r1, ip, r1
 800605a:	ea45 0101 	orr.w	r1, r5, r1
 800605e:	6041      	str	r1, [r0, #4]
 8006060:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 8006064:	60d8      	str	r0, [r3, #12]
 8006066:	6882      	ldr	r2, [r0, #8]
 8006068:	609a      	str	r2, [r3, #8]
 800606a:	60d3      	str	r3, [r2, #12]
 800606c:	6083      	str	r3, [r0, #8]
 800606e:	e046      	b.n	80060fe <_free_r+0x17e>
 8006070:	ea4f 2c52 	mov.w	ip, r2, lsr #9
 8006074:	f1bc 0f04 	cmp.w	ip, #4
 8006078:	d804      	bhi.n	8006084 <_free_r+0x104>
 800607a:	ea4f 1c92 	mov.w	ip, r2, lsr #6
 800607e:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8006082:	e01f      	b.n	80060c4 <_free_r+0x144>
 8006084:	f1bc 0f14 	cmp.w	ip, #20
 8006088:	d802      	bhi.n	8006090 <_free_r+0x110>
 800608a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
 800608e:	e019      	b.n	80060c4 <_free_r+0x144>
 8006090:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006094:	d804      	bhi.n	80060a0 <_free_r+0x120>
 8006096:	ea4f 3c12 	mov.w	ip, r2, lsr #12
 800609a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 800609e:	e011      	b.n	80060c4 <_free_r+0x144>
 80060a0:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 80060a4:	d804      	bhi.n	80060b0 <_free_r+0x130>
 80060a6:	ea4f 3cd2 	mov.w	ip, r2, lsr #15
 80060aa:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 80060ae:	e009      	b.n	80060c4 <_free_r+0x144>
 80060b0:	f240 5154 	movw	r1, #1364	; 0x554
 80060b4:	458c      	cmp	ip, r1
 80060b6:	bf96      	itet	ls
 80060b8:	ea4f 4c92 	movls.w	ip, r2, lsr #18
 80060bc:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 80060c0:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 80060c4:	eb00 05cc 	add.w	r5, r0, ip, lsl #3
 80060c8:	68a9      	ldr	r1, [r5, #8]
 80060ca:	42a9      	cmp	r1, r5
 80060cc:	d10d      	bne.n	80060ea <_free_r+0x16a>
 80060ce:	2201      	movs	r2, #1
 80060d0:	ea4f 0cac 	mov.w	ip, ip, asr #2
 80060d4:	fa02 fc0c 	lsl.w	ip, r2, ip
 80060d8:	6842      	ldr	r2, [r0, #4]
 80060da:	ea42 020c 	orr.w	r2, r2, ip
 80060de:	6042      	str	r2, [r0, #4]
 80060e0:	460a      	mov	r2, r1
 80060e2:	e008      	b.n	80060f6 <_free_r+0x176>
 80060e4:	6889      	ldr	r1, [r1, #8]
 80060e6:	42a9      	cmp	r1, r5
 80060e8:	d004      	beq.n	80060f4 <_free_r+0x174>
 80060ea:	6848      	ldr	r0, [r1, #4]
 80060ec:	f020 0003 	bic.w	r0, r0, #3
 80060f0:	4282      	cmp	r2, r0
 80060f2:	d3f7      	bcc.n	80060e4 <_free_r+0x164>
 80060f4:	68ca      	ldr	r2, [r1, #12]
 80060f6:	60da      	str	r2, [r3, #12]
 80060f8:	6099      	str	r1, [r3, #8]
 80060fa:	60cb      	str	r3, [r1, #12]
 80060fc:	6093      	str	r3, [r2, #8]
 80060fe:	4620      	mov	r0, r4
 8006100:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006104:	f000 ba96 	b.w	8006634 <__malloc_unlock>
 8006108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800610c:	200001f4 	.word	0x200001f4
 8006110:	200005fc 	.word	0x200005fc
 8006114:	20000620 	.word	0x20000620
 8006118:	200001fc 	.word	0x200001fc

0800611c <__locale_charset>:
 800611c:	4b01      	ldr	r3, [pc, #4]	; (8006124 <__locale_charset+0x8>)
 800611e:	6818      	ldr	r0, [r3, #0]
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop
 8006124:	080073bc 	.word	0x080073bc

08006128 <_localeconv_r>:
 8006128:	4800      	ldr	r0, [pc, #0]	; (800612c <_localeconv_r+0x4>)
 800612a:	4770      	bx	lr
 800612c:	080073c0 	.word	0x080073c0

08006130 <localeconv>:
 8006130:	4800      	ldr	r0, [pc, #0]	; (8006134 <localeconv+0x4>)
 8006132:	4770      	bx	lr
 8006134:	080073c0 	.word	0x080073c0

08006138 <_setlocale_r>:
 8006138:	b570      	push	{r4, r5, r6, lr}
 800613a:	4605      	mov	r5, r0
 800613c:	460e      	mov	r6, r1
 800613e:	4614      	mov	r4, r2
 8006140:	b90a      	cbnz	r2, 8006146 <_setlocale_r+0xe>
 8006142:	4809      	ldr	r0, [pc, #36]	; (8006168 <_setlocale_r+0x30>)
 8006144:	bd70      	pop	{r4, r5, r6, pc}
 8006146:	4610      	mov	r0, r2
 8006148:	4907      	ldr	r1, [pc, #28]	; (8006168 <_setlocale_r+0x30>)
 800614a:	f001 f859 	bl	8007200 <strcmp>
 800614e:	b130      	cbz	r0, 800615e <_setlocale_r+0x26>
 8006150:	4620      	mov	r0, r4
 8006152:	4906      	ldr	r1, [pc, #24]	; (800616c <_setlocale_r+0x34>)
 8006154:	f001 f854 	bl	8007200 <strcmp>
 8006158:	b108      	cbz	r0, 800615e <_setlocale_r+0x26>
 800615a:	2000      	movs	r0, #0
 800615c:	bd70      	pop	{r4, r5, r6, pc}
 800615e:	61ee      	str	r6, [r5, #28]
 8006160:	622c      	str	r4, [r5, #32]
 8006162:	4801      	ldr	r0, [pc, #4]	; (8006168 <_setlocale_r+0x30>)
 8006164:	bd70      	pop	{r4, r5, r6, pc}
 8006166:	bf00      	nop
 8006168:	080073b5 	.word	0x080073b5
 800616c:	080073f1 	.word	0x080073f1

08006170 <setlocale>:
 8006170:	460a      	mov	r2, r1
 8006172:	4903      	ldr	r1, [pc, #12]	; (8006180 <setlocale+0x10>)
 8006174:	4603      	mov	r3, r0
 8006176:	6808      	ldr	r0, [r1, #0]
 8006178:	4619      	mov	r1, r3
 800617a:	f7ff bfdd 	b.w	8006138 <_setlocale_r>
 800617e:	bf00      	nop
 8006180:	200001e0 	.word	0x200001e0

08006184 <free>:
 8006184:	4b02      	ldr	r3, [pc, #8]	; (8006190 <free+0xc>)
 8006186:	4601      	mov	r1, r0
 8006188:	6818      	ldr	r0, [r3, #0]
 800618a:	f7ff bef9 	b.w	8005f80 <_free_r>
 800618e:	bf00      	nop
 8006190:	200001e0 	.word	0x200001e0

08006194 <malloc>:
 8006194:	4b02      	ldr	r3, [pc, #8]	; (80061a0 <malloc+0xc>)
 8006196:	4601      	mov	r1, r0
 8006198:	6818      	ldr	r0, [r3, #0]
 800619a:	f000 b803 	b.w	80061a4 <_malloc_r>
 800619e:	bf00      	nop
 80061a0:	200001e0 	.word	0x200001e0

080061a4 <_malloc_r>:
 80061a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061a8:	f101 040b 	add.w	r4, r1, #11
 80061ac:	2c16      	cmp	r4, #22
 80061ae:	4606      	mov	r6, r0
 80061b0:	d801      	bhi.n	80061b6 <_malloc_r+0x12>
 80061b2:	2410      	movs	r4, #16
 80061b4:	e002      	b.n	80061bc <_malloc_r+0x18>
 80061b6:	f034 0407 	bics.w	r4, r4, #7
 80061ba:	d401      	bmi.n	80061c0 <_malloc_r+0x1c>
 80061bc:	428c      	cmp	r4, r1
 80061be:	d202      	bcs.n	80061c6 <_malloc_r+0x22>
 80061c0:	230c      	movs	r3, #12
 80061c2:	6033      	str	r3, [r6, #0]
 80061c4:	e1e3      	b.n	800658e <_malloc_r+0x3ea>
 80061c6:	4630      	mov	r0, r6
 80061c8:	f000 fa33 	bl	8006632 <__malloc_lock>
 80061cc:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80061d0:	d215      	bcs.n	80061fe <_malloc_r+0x5a>
 80061d2:	08e1      	lsrs	r1, r4, #3
 80061d4:	4b9b      	ldr	r3, [pc, #620]	; (8006444 <_malloc_r+0x2a0>)
 80061d6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80061da:	68dd      	ldr	r5, [r3, #12]
 80061dc:	429d      	cmp	r5, r3
 80061de:	d104      	bne.n	80061ea <_malloc_r+0x46>
 80061e0:	f105 0308 	add.w	r3, r5, #8
 80061e4:	68dd      	ldr	r5, [r3, #12]
 80061e6:	429d      	cmp	r5, r3
 80061e8:	d007      	beq.n	80061fa <_malloc_r+0x56>
 80061ea:	68ea      	ldr	r2, [r5, #12]
 80061ec:	68a9      	ldr	r1, [r5, #8]
 80061ee:	686b      	ldr	r3, [r5, #4]
 80061f0:	60ca      	str	r2, [r1, #12]
 80061f2:	f023 0303 	bic.w	r3, r3, #3
 80061f6:	6091      	str	r1, [r2, #8]
 80061f8:	e05b      	b.n	80062b2 <_malloc_r+0x10e>
 80061fa:	3102      	adds	r1, #2
 80061fc:	e03c      	b.n	8006278 <_malloc_r+0xd4>
 80061fe:	0a61      	lsrs	r1, r4, #9
 8006200:	d101      	bne.n	8006206 <_malloc_r+0x62>
 8006202:	08e1      	lsrs	r1, r4, #3
 8006204:	e01b      	b.n	800623e <_malloc_r+0x9a>
 8006206:	2904      	cmp	r1, #4
 8006208:	d802      	bhi.n	8006210 <_malloc_r+0x6c>
 800620a:	09a1      	lsrs	r1, r4, #6
 800620c:	3138      	adds	r1, #56	; 0x38
 800620e:	e016      	b.n	800623e <_malloc_r+0x9a>
 8006210:	2914      	cmp	r1, #20
 8006212:	d801      	bhi.n	8006218 <_malloc_r+0x74>
 8006214:	315b      	adds	r1, #91	; 0x5b
 8006216:	e012      	b.n	800623e <_malloc_r+0x9a>
 8006218:	2954      	cmp	r1, #84	; 0x54
 800621a:	d802      	bhi.n	8006222 <_malloc_r+0x7e>
 800621c:	0b21      	lsrs	r1, r4, #12
 800621e:	316e      	adds	r1, #110	; 0x6e
 8006220:	e00d      	b.n	800623e <_malloc_r+0x9a>
 8006222:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 8006226:	d802      	bhi.n	800622e <_malloc_r+0x8a>
 8006228:	0be1      	lsrs	r1, r4, #15
 800622a:	3177      	adds	r1, #119	; 0x77
 800622c:	e007      	b.n	800623e <_malloc_r+0x9a>
 800622e:	f240 5354 	movw	r3, #1364	; 0x554
 8006232:	4299      	cmp	r1, r3
 8006234:	d901      	bls.n	800623a <_malloc_r+0x96>
 8006236:	217e      	movs	r1, #126	; 0x7e
 8006238:	e001      	b.n	800623e <_malloc_r+0x9a>
 800623a:	0ca1      	lsrs	r1, r4, #18
 800623c:	317c      	adds	r1, #124	; 0x7c
 800623e:	4881      	ldr	r0, [pc, #516]	; (8006444 <_malloc_r+0x2a0>)
 8006240:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8006244:	68c5      	ldr	r5, [r0, #12]
 8006246:	e014      	b.n	8006272 <_malloc_r+0xce>
 8006248:	686a      	ldr	r2, [r5, #4]
 800624a:	f022 0203 	bic.w	r2, r2, #3
 800624e:	1b13      	subs	r3, r2, r4
 8006250:	2b0f      	cmp	r3, #15
 8006252:	dd01      	ble.n	8006258 <_malloc_r+0xb4>
 8006254:	3901      	subs	r1, #1
 8006256:	e00e      	b.n	8006276 <_malloc_r+0xd2>
 8006258:	2b00      	cmp	r3, #0
 800625a:	68eb      	ldr	r3, [r5, #12]
 800625c:	db08      	blt.n	8006270 <_malloc_r+0xcc>
 800625e:	68a9      	ldr	r1, [r5, #8]
 8006260:	60cb      	str	r3, [r1, #12]
 8006262:	6099      	str	r1, [r3, #8]
 8006264:	18ab      	adds	r3, r5, r2
 8006266:	685a      	ldr	r2, [r3, #4]
 8006268:	f042 0201 	orr.w	r2, r2, #1
 800626c:	605a      	str	r2, [r3, #4]
 800626e:	e199      	b.n	80065a4 <_malloc_r+0x400>
 8006270:	461d      	mov	r5, r3
 8006272:	4285      	cmp	r5, r0
 8006274:	d1e8      	bne.n	8006248 <_malloc_r+0xa4>
 8006276:	3101      	adds	r1, #1
 8006278:	4f72      	ldr	r7, [pc, #456]	; (8006444 <_malloc_r+0x2a0>)
 800627a:	f107 0208 	add.w	r2, r7, #8
 800627e:	6895      	ldr	r5, [r2, #8]
 8006280:	4295      	cmp	r5, r2
 8006282:	d077      	beq.n	8006374 <_malloc_r+0x1d0>
 8006284:	686b      	ldr	r3, [r5, #4]
 8006286:	f023 0303 	bic.w	r3, r3, #3
 800628a:	1b18      	subs	r0, r3, r4
 800628c:	280f      	cmp	r0, #15
 800628e:	dd0c      	ble.n	80062aa <_malloc_r+0x106>
 8006290:	192b      	adds	r3, r5, r4
 8006292:	f044 0401 	orr.w	r4, r4, #1
 8006296:	60d3      	str	r3, [r2, #12]
 8006298:	6093      	str	r3, [r2, #8]
 800629a:	606c      	str	r4, [r5, #4]
 800629c:	60da      	str	r2, [r3, #12]
 800629e:	609a      	str	r2, [r3, #8]
 80062a0:	f040 0201 	orr.w	r2, r0, #1
 80062a4:	5018      	str	r0, [r3, r0]
 80062a6:	605a      	str	r2, [r3, #4]
 80062a8:	e17c      	b.n	80065a4 <_malloc_r+0x400>
 80062aa:	2800      	cmp	r0, #0
 80062ac:	60d2      	str	r2, [r2, #12]
 80062ae:	6092      	str	r2, [r2, #8]
 80062b0:	db01      	blt.n	80062b6 <_malloc_r+0x112>
 80062b2:	18eb      	adds	r3, r5, r3
 80062b4:	e7d7      	b.n	8006266 <_malloc_r+0xc2>
 80062b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062ba:	d212      	bcs.n	80062e2 <_malloc_r+0x13e>
 80062bc:	08db      	lsrs	r3, r3, #3
 80062be:	f04f 0c01 	mov.w	ip, #1
 80062c2:	1098      	asrs	r0, r3, #2
 80062c4:	fa0c f000 	lsl.w	r0, ip, r0
 80062c8:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80062cc:	ea4c 0000 	orr.w	r0, ip, r0
 80062d0:	6078      	str	r0, [r7, #4]
 80062d2:	eb07 07c3 	add.w	r7, r7, r3, lsl #3
 80062d6:	60ef      	str	r7, [r5, #12]
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	60ab      	str	r3, [r5, #8]
 80062dc:	60dd      	str	r5, [r3, #12]
 80062de:	60bd      	str	r5, [r7, #8]
 80062e0:	e048      	b.n	8006374 <_malloc_r+0x1d0>
 80062e2:	ea4f 2c53 	mov.w	ip, r3, lsr #9
 80062e6:	f1bc 0f04 	cmp.w	ip, #4
 80062ea:	d804      	bhi.n	80062f6 <_malloc_r+0x152>
 80062ec:	ea4f 1c93 	mov.w	ip, r3, lsr #6
 80062f0:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 80062f4:	e01f      	b.n	8006336 <_malloc_r+0x192>
 80062f6:	f1bc 0f14 	cmp.w	ip, #20
 80062fa:	d802      	bhi.n	8006302 <_malloc_r+0x15e>
 80062fc:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
 8006300:	e019      	b.n	8006336 <_malloc_r+0x192>
 8006302:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006306:	d804      	bhi.n	8006312 <_malloc_r+0x16e>
 8006308:	ea4f 3c13 	mov.w	ip, r3, lsr #12
 800630c:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 8006310:	e011      	b.n	8006336 <_malloc_r+0x192>
 8006312:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 8006316:	d804      	bhi.n	8006322 <_malloc_r+0x17e>
 8006318:	ea4f 3cd3 	mov.w	ip, r3, lsr #15
 800631c:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 8006320:	e009      	b.n	8006336 <_malloc_r+0x192>
 8006322:	f240 5054 	movw	r0, #1364	; 0x554
 8006326:	4584      	cmp	ip, r0
 8006328:	bf96      	itet	ls
 800632a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
 800632e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8006332:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 8006336:	4f43      	ldr	r7, [pc, #268]	; (8006444 <_malloc_r+0x2a0>)
 8006338:	eb07 0ecc 	add.w	lr, r7, ip, lsl #3
 800633c:	f8de 0008 	ldr.w	r0, [lr, #8]
 8006340:	4570      	cmp	r0, lr
 8006342:	d10d      	bne.n	8006360 <_malloc_r+0x1bc>
 8006344:	2301      	movs	r3, #1
 8006346:	ea4f 0cac 	mov.w	ip, ip, asr #2
 800634a:	fa03 fc0c 	lsl.w	ip, r3, ip
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	ea43 030c 	orr.w	r3, r3, ip
 8006354:	607b      	str	r3, [r7, #4]
 8006356:	4603      	mov	r3, r0
 8006358:	e008      	b.n	800636c <_malloc_r+0x1c8>
 800635a:	6880      	ldr	r0, [r0, #8]
 800635c:	4570      	cmp	r0, lr
 800635e:	d004      	beq.n	800636a <_malloc_r+0x1c6>
 8006360:	6847      	ldr	r7, [r0, #4]
 8006362:	f027 0c03 	bic.w	ip, r7, #3
 8006366:	4563      	cmp	r3, ip
 8006368:	d3f7      	bcc.n	800635a <_malloc_r+0x1b6>
 800636a:	68c3      	ldr	r3, [r0, #12]
 800636c:	60eb      	str	r3, [r5, #12]
 800636e:	60a8      	str	r0, [r5, #8]
 8006370:	60c5      	str	r5, [r0, #12]
 8006372:	609d      	str	r5, [r3, #8]
 8006374:	4f33      	ldr	r7, [pc, #204]	; (8006444 <_malloc_r+0x2a0>)
 8006376:	2001      	movs	r0, #1
 8006378:	108b      	asrs	r3, r1, #2
 800637a:	fa10 f303 	lsls.w	r3, r0, r3
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	4283      	cmp	r3, r0
 8006382:	d861      	bhi.n	8006448 <_malloc_r+0x2a4>
 8006384:	4203      	tst	r3, r0
 8006386:	d105      	bne.n	8006394 <_malloc_r+0x1f0>
 8006388:	f021 0103 	bic.w	r1, r1, #3
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	3104      	adds	r1, #4
 8006390:	4203      	tst	r3, r0
 8006392:	d0fb      	beq.n	800638c <_malloc_r+0x1e8>
 8006394:	eb07 0ac1 	add.w	sl, r7, r1, lsl #3
 8006398:	468c      	mov	ip, r1
 800639a:	46d6      	mov	lr, sl
 800639c:	f8de 500c 	ldr.w	r5, [lr, #12]
 80063a0:	e02a      	b.n	80063f8 <_malloc_r+0x254>
 80063a2:	6868      	ldr	r0, [r5, #4]
 80063a4:	f020 0803 	bic.w	r8, r0, #3
 80063a8:	ebc4 0008 	rsb	r0, r4, r8
 80063ac:	280f      	cmp	r0, #15
 80063ae:	dd11      	ble.n	80063d4 <_malloc_r+0x230>
 80063b0:	192b      	adds	r3, r5, r4
 80063b2:	68e9      	ldr	r1, [r5, #12]
 80063b4:	f044 0401 	orr.w	r4, r4, #1
 80063b8:	606c      	str	r4, [r5, #4]
 80063ba:	f855 4f08 	ldr.w	r4, [r5, #8]!
 80063be:	5018      	str	r0, [r3, r0]
 80063c0:	60e1      	str	r1, [r4, #12]
 80063c2:	608c      	str	r4, [r1, #8]
 80063c4:	60d3      	str	r3, [r2, #12]
 80063c6:	6093      	str	r3, [r2, #8]
 80063c8:	60da      	str	r2, [r3, #12]
 80063ca:	609a      	str	r2, [r3, #8]
 80063cc:	f040 0201 	orr.w	r2, r0, #1
 80063d0:	605a      	str	r2, [r3, #4]
 80063d2:	e00c      	b.n	80063ee <_malloc_r+0x24a>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	68e8      	ldr	r0, [r5, #12]
 80063d8:	db0d      	blt.n	80063f6 <_malloc_r+0x252>
 80063da:	eb05 0308 	add.w	r3, r5, r8
 80063de:	685a      	ldr	r2, [r3, #4]
 80063e0:	f042 0201 	orr.w	r2, r2, #1
 80063e4:	605a      	str	r2, [r3, #4]
 80063e6:	f855 3f08 	ldr.w	r3, [r5, #8]!
 80063ea:	60d8      	str	r0, [r3, #12]
 80063ec:	6083      	str	r3, [r0, #8]
 80063ee:	4630      	mov	r0, r6
 80063f0:	f000 f920 	bl	8006634 <__malloc_unlock>
 80063f4:	e0da      	b.n	80065ac <_malloc_r+0x408>
 80063f6:	4605      	mov	r5, r0
 80063f8:	4575      	cmp	r5, lr
 80063fa:	d1d2      	bne.n	80063a2 <_malloc_r+0x1fe>
 80063fc:	f10c 0c01 	add.w	ip, ip, #1
 8006400:	f01c 0f03 	tst.w	ip, #3
 8006404:	d002      	beq.n	800640c <_malloc_r+0x268>
 8006406:	f10e 0e08 	add.w	lr, lr, #8
 800640a:	e7c7      	b.n	800639c <_malloc_r+0x1f8>
 800640c:	4650      	mov	r0, sl
 800640e:	f011 0f03 	tst.w	r1, #3
 8006412:	d104      	bne.n	800641e <_malloc_r+0x27a>
 8006414:	6879      	ldr	r1, [r7, #4]
 8006416:	ea21 0103 	bic.w	r1, r1, r3
 800641a:	6079      	str	r1, [r7, #4]
 800641c:	e006      	b.n	800642c <_malloc_r+0x288>
 800641e:	4605      	mov	r5, r0
 8006420:	f855 0908 	ldr.w	r0, [r5], #-8
 8006424:	42a8      	cmp	r0, r5
 8006426:	d101      	bne.n	800642c <_malloc_r+0x288>
 8006428:	3901      	subs	r1, #1
 800642a:	e7f0      	b.n	800640e <_malloc_r+0x26a>
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	005b      	lsls	r3, r3, #1
 8006430:	4283      	cmp	r3, r0
 8006432:	d809      	bhi.n	8006448 <_malloc_r+0x2a4>
 8006434:	b143      	cbz	r3, 8006448 <_malloc_r+0x2a4>
 8006436:	4661      	mov	r1, ip
 8006438:	e001      	b.n	800643e <_malloc_r+0x29a>
 800643a:	3104      	adds	r1, #4
 800643c:	005b      	lsls	r3, r3, #1
 800643e:	4203      	tst	r3, r0
 8006440:	d1a8      	bne.n	8006394 <_malloc_r+0x1f0>
 8006442:	e7fa      	b.n	800643a <_malloc_r+0x296>
 8006444:	200001f4 	.word	0x200001f4
 8006448:	f8d7 8008 	ldr.w	r8, [r7, #8]
 800644c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006450:	f023 0903 	bic.w	r9, r3, #3
 8006454:	45a1      	cmp	r9, r4
 8006456:	d304      	bcc.n	8006462 <_malloc_r+0x2be>
 8006458:	ebc4 0309 	rsb	r3, r4, r9
 800645c:	2b0f      	cmp	r3, #15
 800645e:	f300 8098 	bgt.w	8006592 <_malloc_r+0x3ee>
 8006462:	4b54      	ldr	r3, [pc, #336]	; (80065b4 <_malloc_r+0x410>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f103 0a10 	add.w	sl, r3, #16
 800646a:	4b53      	ldr	r3, [pc, #332]	; (80065b8 <_malloc_r+0x414>)
 800646c:	44a2      	add	sl, r4
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006474:	d007      	beq.n	8006486 <_malloc_r+0x2e2>
 8006476:	f50a 6a7e 	add.w	sl, sl, #4064	; 0xfe0
 800647a:	f10a 0a1f 	add.w	sl, sl, #31
 800647e:	f42a 6a7e 	bic.w	sl, sl, #4064	; 0xfe0
 8006482:	f02a 0a1f 	bic.w	sl, sl, #31
 8006486:	4630      	mov	r0, r6
 8006488:	4651      	mov	r1, sl
 800648a:	f000 fea7 	bl	80071dc <_sbrk_r>
 800648e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006492:	4605      	mov	r5, r0
 8006494:	d06f      	beq.n	8006576 <_malloc_r+0x3d2>
 8006496:	eb08 0309 	add.w	r3, r8, r9
 800649a:	4298      	cmp	r0, r3
 800649c:	d201      	bcs.n	80064a2 <_malloc_r+0x2fe>
 800649e:	45b8      	cmp	r8, r7
 80064a0:	d169      	bne.n	8006576 <_malloc_r+0x3d2>
 80064a2:	4a46      	ldr	r2, [pc, #280]	; (80065bc <_malloc_r+0x418>)
 80064a4:	429d      	cmp	r5, r3
 80064a6:	6811      	ldr	r1, [r2, #0]
 80064a8:	4451      	add	r1, sl
 80064aa:	6011      	str	r1, [r2, #0]
 80064ac:	d108      	bne.n	80064c0 <_malloc_r+0x31c>
 80064ae:	052a      	lsls	r2, r5, #20
 80064b0:	0d12      	lsrs	r2, r2, #20
 80064b2:	b92a      	cbnz	r2, 80064c0 <_malloc_r+0x31c>
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	44ca      	add	sl, r9
 80064b8:	f04a 0201 	orr.w	r2, sl, #1
 80064bc:	605a      	str	r2, [r3, #4]
 80064be:	e04e      	b.n	800655e <_malloc_r+0x3ba>
 80064c0:	4a3d      	ldr	r2, [pc, #244]	; (80065b8 <_malloc_r+0x414>)
 80064c2:	6810      	ldr	r0, [r2, #0]
 80064c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80064c8:	d101      	bne.n	80064ce <_malloc_r+0x32a>
 80064ca:	6015      	str	r5, [r2, #0]
 80064cc:	e003      	b.n	80064d6 <_malloc_r+0x332>
 80064ce:	4a3b      	ldr	r2, [pc, #236]	; (80065bc <_malloc_r+0x418>)
 80064d0:	1949      	adds	r1, r1, r5
 80064d2:	1acb      	subs	r3, r1, r3
 80064d4:	6013      	str	r3, [r2, #0]
 80064d6:	f015 0307 	ands.w	r3, r5, #7
 80064da:	4630      	mov	r0, r6
 80064dc:	bf1c      	itt	ne
 80064de:	f1c3 0308 	rsbne	r3, r3, #8
 80064e2:	18ed      	addne	r5, r5, r3
 80064e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064e8:	44aa      	add	sl, r5
 80064ea:	ea4f 5a0a 	mov.w	sl, sl, lsl #20
 80064ee:	ea4f 5a1a 	mov.w	sl, sl, lsr #20
 80064f2:	ebca 0a03 	rsb	sl, sl, r3
 80064f6:	4651      	mov	r1, sl
 80064f8:	f000 fe70 	bl	80071dc <_sbrk_r>
 80064fc:	4b2f      	ldr	r3, [pc, #188]	; (80065bc <_malloc_r+0x418>)
 80064fe:	60bd      	str	r5, [r7, #8]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006506:	bf04      	itt	eq
 8006508:	4628      	moveq	r0, r5
 800650a:	f04f 0a00 	moveq.w	sl, #0
 800650e:	1b40      	subs	r0, r0, r5
 8006510:	45b8      	cmp	r8, r7
 8006512:	4450      	add	r0, sl
 8006514:	4452      	add	r2, sl
 8006516:	f040 0001 	orr.w	r0, r0, #1
 800651a:	601a      	str	r2, [r3, #0]
 800651c:	6068      	str	r0, [r5, #4]
 800651e:	d01e      	beq.n	800655e <_malloc_r+0x3ba>
 8006520:	f1b9 0f0f 	cmp.w	r9, #15
 8006524:	d802      	bhi.n	800652c <_malloc_r+0x388>
 8006526:	2301      	movs	r3, #1
 8006528:	606b      	str	r3, [r5, #4]
 800652a:	e024      	b.n	8006576 <_malloc_r+0x3d2>
 800652c:	f1a9 090c 	sub.w	r9, r9, #12
 8006530:	2205      	movs	r2, #5
 8006532:	f029 0907 	bic.w	r9, r9, #7
 8006536:	eb08 0309 	add.w	r3, r8, r9
 800653a:	f1b9 0f0f 	cmp.w	r9, #15
 800653e:	605a      	str	r2, [r3, #4]
 8006540:	609a      	str	r2, [r3, #8]
 8006542:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	ea49 0303 	orr.w	r3, r9, r3
 800654e:	f8c8 3004 	str.w	r3, [r8, #4]
 8006552:	d904      	bls.n	800655e <_malloc_r+0x3ba>
 8006554:	4630      	mov	r0, r6
 8006556:	f108 0108 	add.w	r1, r8, #8
 800655a:	f7ff fd11 	bl	8005f80 <_free_r>
 800655e:	4b17      	ldr	r3, [pc, #92]	; (80065bc <_malloc_r+0x418>)
 8006560:	4a17      	ldr	r2, [pc, #92]	; (80065c0 <_malloc_r+0x41c>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6811      	ldr	r1, [r2, #0]
 8006566:	428b      	cmp	r3, r1
 8006568:	bf88      	it	hi
 800656a:	6013      	strhi	r3, [r2, #0]
 800656c:	4a15      	ldr	r2, [pc, #84]	; (80065c4 <_malloc_r+0x420>)
 800656e:	6811      	ldr	r1, [r2, #0]
 8006570:	428b      	cmp	r3, r1
 8006572:	bf88      	it	hi
 8006574:	6013      	strhi	r3, [r2, #0]
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	f023 0303 	bic.w	r3, r3, #3
 800657e:	42a3      	cmp	r3, r4
 8006580:	d302      	bcc.n	8006588 <_malloc_r+0x3e4>
 8006582:	1b1b      	subs	r3, r3, r4
 8006584:	2b0f      	cmp	r3, #15
 8006586:	dc04      	bgt.n	8006592 <_malloc_r+0x3ee>
 8006588:	4630      	mov	r0, r6
 800658a:	f000 f853 	bl	8006634 <__malloc_unlock>
 800658e:	2500      	movs	r5, #0
 8006590:	e00c      	b.n	80065ac <_malloc_r+0x408>
 8006592:	68bd      	ldr	r5, [r7, #8]
 8006594:	f044 0201 	orr.w	r2, r4, #1
 8006598:	f043 0301 	orr.w	r3, r3, #1
 800659c:	192c      	adds	r4, r5, r4
 800659e:	60bc      	str	r4, [r7, #8]
 80065a0:	606a      	str	r2, [r5, #4]
 80065a2:	6063      	str	r3, [r4, #4]
 80065a4:	4630      	mov	r0, r6
 80065a6:	3508      	adds	r5, #8
 80065a8:	f000 f844 	bl	8006634 <__malloc_unlock>
 80065ac:	4628      	mov	r0, r5
 80065ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065b2:	bf00      	nop
 80065b4:	20000620 	.word	0x20000620
 80065b8:	20000600 	.word	0x20000600
 80065bc:	20000624 	.word	0x20000624
 80065c0:	2000061c 	.word	0x2000061c
 80065c4:	20000618 	.word	0x20000618

080065c8 <memchr>:
 80065c8:	b2c9      	uxtb	r1, r1
 80065ca:	e004      	b.n	80065d6 <memchr+0xe>
 80065cc:	7803      	ldrb	r3, [r0, #0]
 80065ce:	3a01      	subs	r2, #1
 80065d0:	428b      	cmp	r3, r1
 80065d2:	d003      	beq.n	80065dc <memchr+0x14>
 80065d4:	3001      	adds	r0, #1
 80065d6:	2a00      	cmp	r2, #0
 80065d8:	d1f8      	bne.n	80065cc <memchr+0x4>
 80065da:	4610      	mov	r0, r2
 80065dc:	4770      	bx	lr

080065de <memcpy>:
 80065de:	1882      	adds	r2, r0, r2
 80065e0:	2300      	movs	r3, #0
 80065e2:	e004      	b.n	80065ee <memcpy+0x10>
 80065e4:	f811 c003 	ldrb.w	ip, [r1, r3]
 80065e8:	f800 c003 	strb.w	ip, [r0, r3]
 80065ec:	3301      	adds	r3, #1
 80065ee:	eb03 0c00 	add.w	ip, r3, r0
 80065f2:	4594      	cmp	ip, r2
 80065f4:	d3f6      	bcc.n	80065e4 <memcpy+0x6>
 80065f6:	4770      	bx	lr

080065f8 <memmove>:
 80065f8:	4281      	cmp	r1, r0
 80065fa:	b510      	push	{r4, lr}
 80065fc:	d215      	bcs.n	800662a <memmove+0x32>
 80065fe:	eb01 0c02 	add.w	ip, r1, r2
 8006602:	4560      	cmp	r0, ip
 8006604:	d211      	bcs.n	800662a <memmove+0x32>
 8006606:	1881      	adds	r1, r0, r2
 8006608:	2300      	movs	r3, #0
 800660a:	e003      	b.n	8006614 <memmove+0x1c>
 800660c:	f81c 4003 	ldrb.w	r4, [ip, r3]
 8006610:	3a01      	subs	r2, #1
 8006612:	54cc      	strb	r4, [r1, r3]
 8006614:	3b01      	subs	r3, #1
 8006616:	2a00      	cmp	r2, #0
 8006618:	d1f8      	bne.n	800660c <memmove+0x14>
 800661a:	bd10      	pop	{r4, pc}
 800661c:	f811 c003 	ldrb.w	ip, [r1, r3]
 8006620:	3a01      	subs	r2, #1
 8006622:	f800 c003 	strb.w	ip, [r0, r3]
 8006626:	3301      	adds	r3, #1
 8006628:	e000      	b.n	800662c <memmove+0x34>
 800662a:	2300      	movs	r3, #0
 800662c:	2a00      	cmp	r2, #0
 800662e:	d1f5      	bne.n	800661c <memmove+0x24>
 8006630:	bd10      	pop	{r4, pc}

08006632 <__malloc_lock>:
 8006632:	4770      	bx	lr

08006634 <__malloc_unlock>:
 8006634:	4770      	bx	lr

08006636 <__hi0bits>:
 8006636:	0c02      	lsrs	r2, r0, #16
 8006638:	4603      	mov	r3, r0
 800663a:	0412      	lsls	r2, r2, #16
 800663c:	b10a      	cbz	r2, 8006642 <__hi0bits+0xc>
 800663e:	2000      	movs	r0, #0
 8006640:	e001      	b.n	8006646 <__hi0bits+0x10>
 8006642:	0403      	lsls	r3, r0, #16
 8006644:	2010      	movs	r0, #16
 8006646:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800664a:	d101      	bne.n	8006650 <__hi0bits+0x1a>
 800664c:	3008      	adds	r0, #8
 800664e:	021b      	lsls	r3, r3, #8
 8006650:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006654:	d101      	bne.n	800665a <__hi0bits+0x24>
 8006656:	3004      	adds	r0, #4
 8006658:	011b      	lsls	r3, r3, #4
 800665a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800665e:	d101      	bne.n	8006664 <__hi0bits+0x2e>
 8006660:	3002      	adds	r0, #2
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	2b00      	cmp	r3, #0
 8006666:	db05      	blt.n	8006674 <__hi0bits+0x3e>
 8006668:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800666c:	d101      	bne.n	8006672 <__hi0bits+0x3c>
 800666e:	2020      	movs	r0, #32
 8006670:	4770      	bx	lr
 8006672:	3001      	adds	r0, #1
 8006674:	4770      	bx	lr

08006676 <__lo0bits>:
 8006676:	6803      	ldr	r3, [r0, #0]
 8006678:	4602      	mov	r2, r0
 800667a:	f013 0007 	ands.w	r0, r3, #7
 800667e:	d00f      	beq.n	80066a0 <__lo0bits+0x2a>
 8006680:	f013 0f01 	tst.w	r3, #1
 8006684:	d001      	beq.n	800668a <__lo0bits+0x14>
 8006686:	2000      	movs	r0, #0
 8006688:	4770      	bx	lr
 800668a:	f013 0f02 	tst.w	r3, #2
 800668e:	d003      	beq.n	8006698 <__lo0bits+0x22>
 8006690:	085b      	lsrs	r3, r3, #1
 8006692:	2001      	movs	r0, #1
 8006694:	6013      	str	r3, [r2, #0]
 8006696:	4770      	bx	lr
 8006698:	089b      	lsrs	r3, r3, #2
 800669a:	2002      	movs	r0, #2
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	4770      	bx	lr
 80066a0:	b299      	uxth	r1, r3
 80066a2:	b909      	cbnz	r1, 80066a8 <__lo0bits+0x32>
 80066a4:	0c1b      	lsrs	r3, r3, #16
 80066a6:	2010      	movs	r0, #16
 80066a8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80066ac:	d101      	bne.n	80066b2 <__lo0bits+0x3c>
 80066ae:	3008      	adds	r0, #8
 80066b0:	0a1b      	lsrs	r3, r3, #8
 80066b2:	f013 0f0f 	tst.w	r3, #15
 80066b6:	d101      	bne.n	80066bc <__lo0bits+0x46>
 80066b8:	3004      	adds	r0, #4
 80066ba:	091b      	lsrs	r3, r3, #4
 80066bc:	f013 0f03 	tst.w	r3, #3
 80066c0:	d101      	bne.n	80066c6 <__lo0bits+0x50>
 80066c2:	3002      	adds	r0, #2
 80066c4:	089b      	lsrs	r3, r3, #2
 80066c6:	f013 0f01 	tst.w	r3, #1
 80066ca:	d104      	bne.n	80066d6 <__lo0bits+0x60>
 80066cc:	085b      	lsrs	r3, r3, #1
 80066ce:	d101      	bne.n	80066d4 <__lo0bits+0x5e>
 80066d0:	2020      	movs	r0, #32
 80066d2:	4770      	bx	lr
 80066d4:	3001      	adds	r0, #1
 80066d6:	6013      	str	r3, [r2, #0]
 80066d8:	4770      	bx	lr

080066da <__mcmp>:
 80066da:	4603      	mov	r3, r0
 80066dc:	690a      	ldr	r2, [r1, #16]
 80066de:	6900      	ldr	r0, [r0, #16]
 80066e0:	b510      	push	{r4, lr}
 80066e2:	1a80      	subs	r0, r0, r2
 80066e4:	d117      	bne.n	8006716 <__mcmp+0x3c>
 80066e6:	3204      	adds	r2, #4
 80066e8:	f103 0c14 	add.w	ip, r3, #20
 80066ec:	0092      	lsls	r2, r2, #2
 80066ee:	1889      	adds	r1, r1, r2
 80066f0:	189b      	adds	r3, r3, r2
 80066f2:	3104      	adds	r1, #4
 80066f4:	3304      	adds	r3, #4
 80066f6:	f853 4c04 	ldr.w	r4, [r3, #-4]
 80066fa:	f851 2c04 	ldr.w	r2, [r1, #-4]
 80066fe:	4294      	cmp	r4, r2
 8006700:	d005      	beq.n	800670e <__mcmp+0x34>
 8006702:	d301      	bcc.n	8006708 <__mcmp+0x2e>
 8006704:	2001      	movs	r0, #1
 8006706:	bd10      	pop	{r4, pc}
 8006708:	f04f 30ff 	mov.w	r0, #4294967295
 800670c:	bd10      	pop	{r4, pc}
 800670e:	3b04      	subs	r3, #4
 8006710:	3904      	subs	r1, #4
 8006712:	4563      	cmp	r3, ip
 8006714:	d8ef      	bhi.n	80066f6 <__mcmp+0x1c>
 8006716:	bd10      	pop	{r4, pc}

08006718 <__ulp>:
 8006718:	4b0f      	ldr	r3, [pc, #60]	; (8006758 <__ulp+0x40>)
 800671a:	ea01 0303 	and.w	r3, r1, r3
 800671e:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006722:	2b00      	cmp	r3, #0
 8006724:	dd01      	ble.n	800672a <__ulp+0x12>
 8006726:	4619      	mov	r1, r3
 8006728:	e007      	b.n	800673a <__ulp+0x22>
 800672a:	425b      	negs	r3, r3
 800672c:	151b      	asrs	r3, r3, #20
 800672e:	2b13      	cmp	r3, #19
 8006730:	dc05      	bgt.n	800673e <__ulp+0x26>
 8006732:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006736:	fa52 f103 	asrs.w	r1, r2, r3
 800673a:	2000      	movs	r0, #0
 800673c:	4770      	bx	lr
 800673e:	3b14      	subs	r3, #20
 8006740:	2b1e      	cmp	r3, #30
 8006742:	dd01      	ble.n	8006748 <__ulp+0x30>
 8006744:	2301      	movs	r3, #1
 8006746:	e004      	b.n	8006752 <__ulp+0x3a>
 8006748:	2201      	movs	r2, #1
 800674a:	f1c3 031f 	rsb	r3, r3, #31
 800674e:	fa12 f303 	lsls.w	r3, r2, r3
 8006752:	2100      	movs	r1, #0
 8006754:	4618      	mov	r0, r3
 8006756:	4770      	bx	lr
 8006758:	7ff00000 	.word	0x7ff00000

0800675c <__b2d>:
 800675c:	6903      	ldr	r3, [r0, #16]
 800675e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006762:	3304      	adds	r3, #4
 8006764:	f100 0614 	add.w	r6, r0, #20
 8006768:	4688      	mov	r8, r1
 800676a:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
 800676e:	eb00 0483 	add.w	r4, r0, r3, lsl #2
 8006772:	4627      	mov	r7, r4
 8006774:	4628      	mov	r0, r5
 8006776:	f7ff ff5e 	bl	8006636 <__hi0bits>
 800677a:	280a      	cmp	r0, #10
 800677c:	f1c0 0320 	rsb	r3, r0, #32
 8006780:	f8c8 3000 	str.w	r3, [r8]
 8006784:	dc14      	bgt.n	80067b0 <__b2d+0x54>
 8006786:	42b4      	cmp	r4, r6
 8006788:	f1c0 010b 	rsb	r1, r0, #11
 800678c:	d801      	bhi.n	8006792 <__b2d+0x36>
 800678e:	2400      	movs	r4, #0
 8006790:	e001      	b.n	8006796 <__b2d+0x3a>
 8006792:	f854 4c04 	ldr.w	r4, [r4, #-4]
 8006796:	fa25 fc01 	lsr.w	ip, r5, r1
 800679a:	3015      	adds	r0, #21
 800679c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
 80067a0:	fa34 f101 	lsrs.w	r1, r4, r1
 80067a4:	4085      	lsls	r5, r0
 80067a6:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 80067aa:	ea41 0205 	orr.w	r2, r1, r5
 80067ae:	e025      	b.n	80067fc <__b2d+0xa0>
 80067b0:	42b4      	cmp	r4, r6
 80067b2:	d801      	bhi.n	80067b8 <__b2d+0x5c>
 80067b4:	2100      	movs	r1, #0
 80067b6:	e002      	b.n	80067be <__b2d+0x62>
 80067b8:	f857 1c04 	ldr.w	r1, [r7, #-4]
 80067bc:	3c04      	subs	r4, #4
 80067be:	380b      	subs	r0, #11
 80067c0:	d017      	beq.n	80067f2 <__b2d+0x96>
 80067c2:	42b4      	cmp	r4, r6
 80067c4:	f1c0 0c20 	rsb	ip, r0, #32
 80067c8:	d801      	bhi.n	80067ce <__b2d+0x72>
 80067ca:	2400      	movs	r4, #0
 80067cc:	e001      	b.n	80067d2 <__b2d+0x76>
 80067ce:	f854 4c04 	ldr.w	r4, [r4, #-4]
 80067d2:	4085      	lsls	r5, r0
 80067d4:	fa21 f60c 	lsr.w	r6, r1, ip
 80067d8:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
 80067dc:	fa24 fc0c 	lsr.w	ip, r4, ip
 80067e0:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
 80067e4:	fa11 f000 	lsls.w	r0, r1, r0
 80067e8:	ea45 0306 	orr.w	r3, r5, r6
 80067ec:	ea4c 0200 	orr.w	r2, ip, r0
 80067f0:	e004      	b.n	80067fc <__b2d+0xa0>
 80067f2:	f045 537e 	orr.w	r3, r5, #1065353216	; 0x3f800000
 80067f6:	460a      	mov	r2, r1
 80067f8:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
 80067fc:	4610      	mov	r0, r2
 80067fe:	4619      	mov	r1, r3
 8006800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006804 <__ratio>:
 8006804:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006806:	460e      	mov	r6, r1
 8006808:	a901      	add	r1, sp, #4
 800680a:	4607      	mov	r7, r0
 800680c:	f7ff ffa6 	bl	800675c <__b2d>
 8006810:	4604      	mov	r4, r0
 8006812:	460d      	mov	r5, r1
 8006814:	4630      	mov	r0, r6
 8006816:	4669      	mov	r1, sp
 8006818:	f7ff ffa0 	bl	800675c <__b2d>
 800681c:	693f      	ldr	r7, [r7, #16]
 800681e:	4602      	mov	r2, r0
 8006820:	460b      	mov	r3, r1
 8006822:	9801      	ldr	r0, [sp, #4]
 8006824:	9900      	ldr	r1, [sp, #0]
 8006826:	1a40      	subs	r0, r0, r1
 8006828:	6931      	ldr	r1, [r6, #16]
 800682a:	1a79      	subs	r1, r7, r1
 800682c:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8006830:	2900      	cmp	r1, #0
 8006832:	dd02      	ble.n	800683a <__ratio+0x36>
 8006834:	eb05 5501 	add.w	r5, r5, r1, lsl #20
 8006838:	e002      	b.n	8006840 <__ratio+0x3c>
 800683a:	4249      	negs	r1, r1
 800683c:	eb03 5301 	add.w	r3, r3, r1, lsl #20
 8006840:	4620      	mov	r0, r4
 8006842:	4629      	mov	r1, r5
 8006844:	f7fd fa84 	bl	8003d50 <__aeabi_ddiv>
 8006848:	b003      	add	sp, #12
 800684a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800684c <_mprec_log10>:
 800684c:	2817      	cmp	r0, #23
 800684e:	b510      	push	{r4, lr}
 8006850:	4604      	mov	r4, r0
 8006852:	dc05      	bgt.n	8006860 <_mprec_log10+0x14>
 8006854:	4b07      	ldr	r3, [pc, #28]	; (8006874 <_mprec_log10+0x28>)
 8006856:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 800685a:	e9d4 0100 	ldrd	r0, r1, [r4]
 800685e:	bd10      	pop	{r4, pc}
 8006860:	4905      	ldr	r1, [pc, #20]	; (8006878 <_mprec_log10+0x2c>)
 8006862:	2000      	movs	r0, #0
 8006864:	2200      	movs	r2, #0
 8006866:	4b05      	ldr	r3, [pc, #20]	; (800687c <_mprec_log10+0x30>)
 8006868:	f7fd f948 	bl	8003afc <__aeabi_dmul>
 800686c:	3c01      	subs	r4, #1
 800686e:	d1f9      	bne.n	8006864 <_mprec_log10+0x18>
 8006870:	bd10      	pop	{r4, pc}
 8006872:	bf00      	nop
 8006874:	08007410 	.word	0x08007410
 8006878:	3ff00000 	.word	0x3ff00000
 800687c:	40240000 	.word	0x40240000

08006880 <__copybits>:
 8006880:	f101 3cff 	add.w	ip, r1, #4294967295
 8006884:	6913      	ldr	r3, [r2, #16]
 8006886:	f102 0114 	add.w	r1, r2, #20
 800688a:	ea4f 1c6c 	mov.w	ip, ip, asr #5
 800688e:	f10c 0c01 	add.w	ip, ip, #1
 8006892:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006896:	3214      	adds	r2, #20
 8006898:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800689c:	e003      	b.n	80068a6 <__copybits+0x26>
 800689e:	f851 3b04 	ldr.w	r3, [r1], #4
 80068a2:	f840 3c04 	str.w	r3, [r0, #-4]
 80068a6:	4603      	mov	r3, r0
 80068a8:	3004      	adds	r0, #4
 80068aa:	4291      	cmp	r1, r2
 80068ac:	d3f7      	bcc.n	800689e <__copybits+0x1e>
 80068ae:	e002      	b.n	80068b6 <__copybits+0x36>
 80068b0:	2200      	movs	r2, #0
 80068b2:	f843 2b04 	str.w	r2, [r3], #4
 80068b6:	4563      	cmp	r3, ip
 80068b8:	d3fa      	bcc.n	80068b0 <__copybits+0x30>
 80068ba:	4770      	bx	lr

080068bc <__any_on>:
 80068bc:	6902      	ldr	r2, [r0, #16]
 80068be:	114b      	asrs	r3, r1, #5
 80068c0:	b510      	push	{r4, lr}
 80068c2:	4293      	cmp	r3, r2
 80068c4:	f100 0c14 	add.w	ip, r0, #20
 80068c8:	dd01      	ble.n	80068ce <__any_on+0x12>
 80068ca:	4613      	mov	r3, r2
 80068cc:	e00c      	b.n	80068e8 <__any_on+0x2c>
 80068ce:	da0b      	bge.n	80068e8 <__any_on+0x2c>
 80068d0:	f011 011f 	ands.w	r1, r1, #31
 80068d4:	d008      	beq.n	80068e8 <__any_on+0x2c>
 80068d6:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 80068da:	6952      	ldr	r2, [r2, #20]
 80068dc:	fa32 f401 	lsrs.w	r4, r2, r1
 80068e0:	fa14 f101 	lsls.w	r1, r4, r1
 80068e4:	4291      	cmp	r1, r2
 80068e6:	d10a      	bne.n	80068fe <__any_on+0x42>
 80068e8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80068ec:	3314      	adds	r3, #20
 80068ee:	e002      	b.n	80068f6 <__any_on+0x3a>
 80068f0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80068f4:	b91a      	cbnz	r2, 80068fe <__any_on+0x42>
 80068f6:	4563      	cmp	r3, ip
 80068f8:	d8fa      	bhi.n	80068f0 <__any_on+0x34>
 80068fa:	2000      	movs	r0, #0
 80068fc:	bd10      	pop	{r4, pc}
 80068fe:	2001      	movs	r0, #1
 8006900:	bd10      	pop	{r4, pc}

08006902 <_Bfree>:
 8006902:	b570      	push	{r4, r5, r6, lr}
 8006904:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006906:	4604      	mov	r4, r0
 8006908:	460e      	mov	r6, r1
 800690a:	b93d      	cbnz	r5, 800691c <_Bfree+0x1a>
 800690c:	2010      	movs	r0, #16
 800690e:	f7ff fc41 	bl	8006194 <malloc>
 8006912:	6260      	str	r0, [r4, #36]	; 0x24
 8006914:	6045      	str	r5, [r0, #4]
 8006916:	6085      	str	r5, [r0, #8]
 8006918:	6005      	str	r5, [r0, #0]
 800691a:	60c5      	str	r5, [r0, #12]
 800691c:	b13e      	cbz	r6, 800692e <_Bfree+0x2c>
 800691e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006920:	6872      	ldr	r2, [r6, #4]
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006928:	6031      	str	r1, [r6, #0]
 800692a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800692e:	bd70      	pop	{r4, r5, r6, pc}

08006930 <_Balloc>:
 8006930:	b570      	push	{r4, r5, r6, lr}
 8006932:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006934:	4604      	mov	r4, r0
 8006936:	460d      	mov	r5, r1
 8006938:	b93e      	cbnz	r6, 800694a <_Balloc+0x1a>
 800693a:	2010      	movs	r0, #16
 800693c:	f7ff fc2a 	bl	8006194 <malloc>
 8006940:	6260      	str	r0, [r4, #36]	; 0x24
 8006942:	6046      	str	r6, [r0, #4]
 8006944:	6086      	str	r6, [r0, #8]
 8006946:	6006      	str	r6, [r0, #0]
 8006948:	60c6      	str	r6, [r0, #12]
 800694a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800694c:	68f3      	ldr	r3, [r6, #12]
 800694e:	b943      	cbnz	r3, 8006962 <_Balloc+0x32>
 8006950:	4620      	mov	r0, r4
 8006952:	2104      	movs	r1, #4
 8006954:	2210      	movs	r2, #16
 8006956:	f000 fc66 	bl	8007226 <_calloc_r>
 800695a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800695c:	60f0      	str	r0, [r6, #12]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	b1bb      	cbz	r3, 8006992 <_Balloc+0x62>
 8006962:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006964:	68da      	ldr	r2, [r3, #12]
 8006966:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 800696a:	b11b      	cbz	r3, 8006974 <_Balloc+0x44>
 800696c:	6819      	ldr	r1, [r3, #0]
 800696e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 8006972:	e00b      	b.n	800698c <_Balloc+0x5c>
 8006974:	2101      	movs	r1, #1
 8006976:	4620      	mov	r0, r4
 8006978:	fa11 f605 	lsls.w	r6, r1, r5
 800697c:	1d72      	adds	r2, r6, #5
 800697e:	0092      	lsls	r2, r2, #2
 8006980:	f000 fc51 	bl	8007226 <_calloc_r>
 8006984:	4603      	mov	r3, r0
 8006986:	b120      	cbz	r0, 8006992 <_Balloc+0x62>
 8006988:	6045      	str	r5, [r0, #4]
 800698a:	6086      	str	r6, [r0, #8]
 800698c:	2200      	movs	r2, #0
 800698e:	611a      	str	r2, [r3, #16]
 8006990:	60da      	str	r2, [r3, #12]
 8006992:	4618      	mov	r0, r3
 8006994:	bd70      	pop	{r4, r5, r6, pc}

08006996 <__d2b>:
 8006996:	e92d 45f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, sl, lr}
 800699a:	2101      	movs	r1, #1
 800699c:	461f      	mov	r7, r3
 800699e:	4616      	mov	r6, r2
 80069a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80069a2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80069a4:	f7ff ffc4 	bl	8006930 <_Balloc>
 80069a8:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80069ac:	f027 437f 	bic.w	r3, r7, #4278190080	; 0xff000000
 80069b0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80069b4:	4617      	mov	r7, r2
 80069b6:	ea5f 5a12 	movs.w	sl, r2, lsr #20
 80069ba:	9300      	str	r3, [sp, #0]
 80069bc:	bf1c      	itt	ne
 80069be:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
 80069c2:	9300      	strne	r3, [sp, #0]
 80069c4:	4680      	mov	r8, r0
 80069c6:	b1fe      	cbz	r6, 8006a08 <__d2b+0x72>
 80069c8:	a802      	add	r0, sp, #8
 80069ca:	f840 6d04 	str.w	r6, [r0, #-4]!
 80069ce:	f7ff fe52 	bl	8006676 <__lo0bits>
 80069d2:	9a01      	ldr	r2, [sp, #4]
 80069d4:	4603      	mov	r3, r0
 80069d6:	b158      	cbz	r0, 80069f0 <__d2b+0x5a>
 80069d8:	9900      	ldr	r1, [sp, #0]
 80069da:	f1c0 0020 	rsb	r0, r0, #32
 80069de:	fa11 f000 	lsls.w	r0, r1, r0
 80069e2:	40d9      	lsrs	r1, r3
 80069e4:	ea40 0202 	orr.w	r2, r0, r2
 80069e8:	f8c8 2014 	str.w	r2, [r8, #20]
 80069ec:	9100      	str	r1, [sp, #0]
 80069ee:	e001      	b.n	80069f4 <__d2b+0x5e>
 80069f0:	f8c8 2014 	str.w	r2, [r8, #20]
 80069f4:	9e00      	ldr	r6, [sp, #0]
 80069f6:	f8c8 6018 	str.w	r6, [r8, #24]
 80069fa:	2e00      	cmp	r6, #0
 80069fc:	bf14      	ite	ne
 80069fe:	2602      	movne	r6, #2
 8006a00:	2601      	moveq	r6, #1
 8006a02:	f8c8 6010 	str.w	r6, [r8, #16]
 8006a06:	e00a      	b.n	8006a1e <__d2b+0x88>
 8006a08:	4668      	mov	r0, sp
 8006a0a:	2601      	movs	r6, #1
 8006a0c:	f7ff fe33 	bl	8006676 <__lo0bits>
 8006a10:	9b00      	ldr	r3, [sp, #0]
 8006a12:	f8c8 6010 	str.w	r6, [r8, #16]
 8006a16:	f8c8 3014 	str.w	r3, [r8, #20]
 8006a1a:	f100 0320 	add.w	r3, r0, #32
 8006a1e:	f1ba 0f00 	cmp.w	sl, #0
 8006a22:	d00a      	beq.n	8006a3a <__d2b+0xa4>
 8006a24:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
 8006a28:	f1aa 0a03 	sub.w	sl, sl, #3
 8006a2c:	eb0a 0203 	add.w	r2, sl, r3
 8006a30:	f1c3 0335 	rsb	r3, r3, #53	; 0x35
 8006a34:	602a      	str	r2, [r5, #0]
 8006a36:	6023      	str	r3, [r4, #0]
 8006a38:	e00b      	b.n	8006a52 <__d2b+0xbc>
 8006a3a:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
 8006a3e:	3b02      	subs	r3, #2
 8006a40:	602b      	str	r3, [r5, #0]
 8006a42:	eb08 0386 	add.w	r3, r8, r6, lsl #2
 8006a46:	0176      	lsls	r6, r6, #5
 8006a48:	6918      	ldr	r0, [r3, #16]
 8006a4a:	f7ff fdf4 	bl	8006636 <__hi0bits>
 8006a4e:	1a36      	subs	r6, r6, r0
 8006a50:	6026      	str	r6, [r4, #0]
 8006a52:	4640      	mov	r0, r8
 8006a54:	e8bd 85fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, pc}

08006a58 <__mdiff>:
 8006a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a5c:	4605      	mov	r5, r0
 8006a5e:	460c      	mov	r4, r1
 8006a60:	4608      	mov	r0, r1
 8006a62:	4611      	mov	r1, r2
 8006a64:	4616      	mov	r6, r2
 8006a66:	f7ff fe38 	bl	80066da <__mcmp>
 8006a6a:	1e07      	subs	r7, r0, #0
 8006a6c:	d108      	bne.n	8006a80 <__mdiff+0x28>
 8006a6e:	4628      	mov	r0, r5
 8006a70:	4639      	mov	r1, r7
 8006a72:	f7ff ff5d 	bl	8006930 <_Balloc>
 8006a76:	2301      	movs	r3, #1
 8006a78:	6147      	str	r7, [r0, #20]
 8006a7a:	6103      	str	r3, [r0, #16]
 8006a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a80:	da04      	bge.n	8006a8c <__mdiff+0x34>
 8006a82:	4623      	mov	r3, r4
 8006a84:	2701      	movs	r7, #1
 8006a86:	4634      	mov	r4, r6
 8006a88:	461e      	mov	r6, r3
 8006a8a:	e000      	b.n	8006a8e <__mdiff+0x36>
 8006a8c:	2700      	movs	r7, #0
 8006a8e:	6861      	ldr	r1, [r4, #4]
 8006a90:	4628      	mov	r0, r5
 8006a92:	f7ff ff4d 	bl	8006930 <_Balloc>
 8006a96:	6931      	ldr	r1, [r6, #16]
 8006a98:	6922      	ldr	r2, [r4, #16]
 8006a9a:	f104 0314 	add.w	r3, r4, #20
 8006a9e:	f106 0514 	add.w	r5, r6, #20
 8006aa2:	f04f 0c00 	mov.w	ip, #0
 8006aa6:	eb06 0681 	add.w	r6, r6, r1, lsl #2
 8006aaa:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8006aae:	f106 0a14 	add.w	sl, r6, #20
 8006ab2:	3414      	adds	r4, #20
 8006ab4:	f100 0114 	add.w	r1, r0, #20
 8006ab8:	60c7      	str	r7, [r0, #12]
 8006aba:	f855 6b04 	ldr.w	r6, [r5], #4
 8006abe:	f853 7b04 	ldr.w	r7, [r3], #4
 8006ac2:	fa1f f886 	uxth.w	r8, r6
 8006ac6:	0c36      	lsrs	r6, r6, #16
 8006ac8:	fa1f f987 	uxth.w	r9, r7
 8006acc:	ebc6 4717 	rsb	r7, r6, r7, lsr #16
 8006ad0:	ebc8 0809 	rsb	r8, r8, r9
 8006ad4:	4555      	cmp	r5, sl
 8006ad6:	44e0      	add	r8, ip
 8006ad8:	eb07 4728 	add.w	r7, r7, r8, asr #16
 8006adc:	fa1f f888 	uxth.w	r8, r8
 8006ae0:	ea4f 4c27 	mov.w	ip, r7, asr #16
 8006ae4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 8006ae8:	f841 7b04 	str.w	r7, [r1], #4
 8006aec:	d3e5      	bcc.n	8006aba <__mdiff+0x62>
 8006aee:	e00d      	b.n	8006b0c <__mdiff+0xb4>
 8006af0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006af4:	b2ae      	uxth	r6, r5
 8006af6:	0c2d      	lsrs	r5, r5, #16
 8006af8:	4466      	add	r6, ip
 8006afa:	eb05 4526 	add.w	r5, r5, r6, asr #16
 8006afe:	b2b6      	uxth	r6, r6
 8006b00:	ea4f 4c25 	mov.w	ip, r5, asr #16
 8006b04:	ea46 4505 	orr.w	r5, r6, r5, lsl #16
 8006b08:	f841 5c04 	str.w	r5, [r1, #-4]
 8006b0c:	460d      	mov	r5, r1
 8006b0e:	3104      	adds	r1, #4
 8006b10:	42a3      	cmp	r3, r4
 8006b12:	d3ed      	bcc.n	8006af0 <__mdiff+0x98>
 8006b14:	462b      	mov	r3, r5
 8006b16:	e000      	b.n	8006b1a <__mdiff+0xc2>
 8006b18:	3a01      	subs	r2, #1
 8006b1a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b1e:	2900      	cmp	r1, #0
 8006b20:	d0fa      	beq.n	8006b18 <__mdiff+0xc0>
 8006b22:	6102      	str	r2, [r0, #16]
 8006b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006b28 <__lshift>:
 8006b28:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
 8006b2c:	460c      	mov	r4, r1
 8006b2e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b32:	4605      	mov	r5, r0
 8006b34:	6926      	ldr	r6, [r4, #16]
 8006b36:	4690      	mov	r8, r2
 8006b38:	6849      	ldr	r1, [r1, #4]
 8006b3a:	3601      	adds	r6, #1
 8006b3c:	68a3      	ldr	r3, [r4, #8]
 8006b3e:	4456      	add	r6, sl
 8006b40:	e001      	b.n	8006b46 <__lshift+0x1e>
 8006b42:	3101      	adds	r1, #1
 8006b44:	005b      	lsls	r3, r3, #1
 8006b46:	429e      	cmp	r6, r3
 8006b48:	dcfb      	bgt.n	8006b42 <__lshift+0x1a>
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f7ff fef0 	bl	8006930 <_Balloc>
 8006b50:	2300      	movs	r3, #0
 8006b52:	4607      	mov	r7, r0
 8006b54:	f100 0114 	add.w	r1, r0, #20
 8006b58:	e003      	b.n	8006b62 <__lshift+0x3a>
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f841 2c04 	str.w	r2, [r1, #-4]
 8006b62:	460a      	mov	r2, r1
 8006b64:	3104      	adds	r1, #4
 8006b66:	4553      	cmp	r3, sl
 8006b68:	dbf7      	blt.n	8006b5a <__lshift+0x32>
 8006b6a:	6920      	ldr	r0, [r4, #16]
 8006b6c:	f104 0314 	add.w	r3, r4, #20
 8006b70:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8006b74:	3014      	adds	r0, #20
 8006b76:	f018 081f 	ands.w	r8, r8, #31
 8006b7a:	d014      	beq.n	8006ba6 <__lshift+0x7e>
 8006b7c:	f1c8 0c20 	rsb	ip, r8, #32
 8006b80:	2100      	movs	r1, #0
 8006b82:	f8d3 e000 	ldr.w	lr, [r3]
 8006b86:	fa0e fe08 	lsl.w	lr, lr, r8
 8006b8a:	ea41 010e 	orr.w	r1, r1, lr
 8006b8e:	f842 1b04 	str.w	r1, [r2], #4
 8006b92:	f853 1b04 	ldr.w	r1, [r3], #4
 8006b96:	4283      	cmp	r3, r0
 8006b98:	fa21 f10c 	lsr.w	r1, r1, ip
 8006b9c:	d3f1      	bcc.n	8006b82 <__lshift+0x5a>
 8006b9e:	6011      	str	r1, [r2, #0]
 8006ba0:	b159      	cbz	r1, 8006bba <__lshift+0x92>
 8006ba2:	3601      	adds	r6, #1
 8006ba4:	e009      	b.n	8006bba <__lshift+0x92>
 8006ba6:	f853 1008 	ldr.w	r1, [r3, r8]
 8006baa:	f842 1008 	str.w	r1, [r2, r8]
 8006bae:	f108 0804 	add.w	r8, r8, #4
 8006bb2:	eb08 0103 	add.w	r1, r8, r3
 8006bb6:	4281      	cmp	r1, r0
 8006bb8:	d3f5      	bcc.n	8006ba6 <__lshift+0x7e>
 8006bba:	4628      	mov	r0, r5
 8006bbc:	3e01      	subs	r6, #1
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	613e      	str	r6, [r7, #16]
 8006bc2:	f7ff fe9e 	bl	8006902 <_Bfree>
 8006bc6:	4638      	mov	r0, r7
 8006bc8:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}

08006bcc <__multiply>:
 8006bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd0:	4616      	mov	r6, r2
 8006bd2:	690a      	ldr	r2, [r1, #16]
 8006bd4:	b087      	sub	sp, #28
 8006bd6:	6933      	ldr	r3, [r6, #16]
 8006bd8:	460d      	mov	r5, r1
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	da01      	bge.n	8006be2 <__multiply+0x16>
 8006bde:	4635      	mov	r5, r6
 8006be0:	460e      	mov	r6, r1
 8006be2:	f8d5 8010 	ldr.w	r8, [r5, #16]
 8006be6:	6937      	ldr	r7, [r6, #16]
 8006be8:	68ab      	ldr	r3, [r5, #8]
 8006bea:	6869      	ldr	r1, [r5, #4]
 8006bec:	eb07 0408 	add.w	r4, r7, r8
 8006bf0:	429c      	cmp	r4, r3
 8006bf2:	bfc8      	it	gt
 8006bf4:	3101      	addgt	r1, #1
 8006bf6:	f7ff fe9b 	bl	8006930 <_Balloc>
 8006bfa:	f100 0c14 	add.w	ip, r0, #20
 8006bfe:	eb00 0384 	add.w	r3, r0, r4, lsl #2
 8006c02:	3314      	adds	r3, #20
 8006c04:	9304      	str	r3, [sp, #16]
 8006c06:	4663      	mov	r3, ip
 8006c08:	e002      	b.n	8006c10 <__multiply+0x44>
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f843 2b04 	str.w	r2, [r3], #4
 8006c10:	9a04      	ldr	r2, [sp, #16]
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d3f9      	bcc.n	8006c0a <__multiply+0x3e>
 8006c16:	f105 0314 	add.w	r3, r5, #20
 8006c1a:	f106 0114 	add.w	r1, r6, #20
 8006c1e:	eb05 0588 	add.w	r5, r5, r8, lsl #2
 8006c22:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 8006c26:	9302      	str	r3, [sp, #8]
 8006c28:	3514      	adds	r5, #20
 8006c2a:	3614      	adds	r6, #20
 8006c2c:	9503      	str	r5, [sp, #12]
 8006c2e:	9605      	str	r6, [sp, #20]
 8006c30:	2300      	movs	r3, #0
 8006c32:	e049      	b.n	8006cc8 <__multiply+0xfc>
 8006c34:	5acf      	ldrh	r7, [r1, r3]
 8006c36:	b30f      	cbz	r7, 8006c7c <__multiply+0xb0>
 8006c38:	9e02      	ldr	r6, [sp, #8]
 8006c3a:	4642      	mov	r2, r8
 8006c3c:	2500      	movs	r5, #0
 8006c3e:	9301      	str	r3, [sp, #4]
 8006c40:	f856 ab04 	ldr.w	sl, [r6], #4
 8006c44:	6813      	ldr	r3, [r2, #0]
 8006c46:	fa1f fb8a 	uxth.w	fp, sl
 8006c4a:	ea4f 4a1a 	mov.w	sl, sl, lsr #16
 8006c4e:	fa1f f983 	uxth.w	r9, r3
 8006c52:	fb07 990b 	mla	r9, r7, fp, r9
 8006c56:	44a9      	add	r9, r5
 8006c58:	0c1d      	lsrs	r5, r3, #16
 8006c5a:	9b03      	ldr	r3, [sp, #12]
 8006c5c:	fb07 5a0a 	mla	sl, r7, sl, r5
 8006c60:	429e      	cmp	r6, r3
 8006c62:	eb0a 4a19 	add.w	sl, sl, r9, lsr #16
 8006c66:	fa1f f989 	uxth.w	r9, r9
 8006c6a:	ea49 490a 	orr.w	r9, r9, sl, lsl #16
 8006c6e:	ea4f 451a 	mov.w	r5, sl, lsr #16
 8006c72:	f842 9b04 	str.w	r9, [r2], #4
 8006c76:	d3e3      	bcc.n	8006c40 <__multiply+0x74>
 8006c78:	9b01      	ldr	r3, [sp, #4]
 8006c7a:	6015      	str	r5, [r2, #0]
 8006c7c:	58ca      	ldr	r2, [r1, r3]
 8006c7e:	ea5f 4a12 	movs.w	sl, r2, lsr #16
 8006c82:	d020      	beq.n	8006cc6 <__multiply+0xfa>
 8006c84:	f85c 5003 	ldr.w	r5, [ip, r3]
 8006c88:	4642      	mov	r2, r8
 8006c8a:	9e02      	ldr	r6, [sp, #8]
 8006c8c:	2700      	movs	r7, #0
 8006c8e:	f8b6 9000 	ldrh.w	r9, [r6]
 8006c92:	b2ad      	uxth	r5, r5
 8006c94:	f8b2 8002 	ldrh.w	r8, [r2, #2]
 8006c98:	fb0a 8809 	mla	r8, sl, r9, r8
 8006c9c:	4447      	add	r7, r8
 8006c9e:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
 8006ca2:	6015      	str	r5, [r2, #0]
 8006ca4:	f856 5b04 	ldr.w	r5, [r6], #4
 8006ca8:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006cac:	f852 5f04 	ldr.w	r5, [r2, #4]!
 8006cb0:	b2ad      	uxth	r5, r5
 8006cb2:	fb0a 5508 	mla	r5, sl, r8, r5
 8006cb6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006cba:	eb05 4517 	add.w	r5, r5, r7, lsr #16
 8006cbe:	0c2f      	lsrs	r7, r5, #16
 8006cc0:	4546      	cmp	r6, r8
 8006cc2:	d3e4      	bcc.n	8006c8e <__multiply+0xc2>
 8006cc4:	6015      	str	r5, [r2, #0]
 8006cc6:	3304      	adds	r3, #4
 8006cc8:	9d05      	ldr	r5, [sp, #20]
 8006cca:	185a      	adds	r2, r3, r1
 8006ccc:	eb03 080c 	add.w	r8, r3, ip
 8006cd0:	42aa      	cmp	r2, r5
 8006cd2:	d3af      	bcc.n	8006c34 <__multiply+0x68>
 8006cd4:	9b04      	ldr	r3, [sp, #16]
 8006cd6:	e000      	b.n	8006cda <__multiply+0x10e>
 8006cd8:	3c01      	subs	r4, #1
 8006cda:	2c00      	cmp	r4, #0
 8006cdc:	dd03      	ble.n	8006ce6 <__multiply+0x11a>
 8006cde:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006ce2:	2a00      	cmp	r2, #0
 8006ce4:	d0f8      	beq.n	8006cd8 <__multiply+0x10c>
 8006ce6:	6104      	str	r4, [r0, #16]
 8006ce8:	b007      	add	sp, #28
 8006cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006cee <__i2b>:
 8006cee:	b510      	push	{r4, lr}
 8006cf0:	460c      	mov	r4, r1
 8006cf2:	2101      	movs	r1, #1
 8006cf4:	f7ff fe1c 	bl	8006930 <_Balloc>
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	6144      	str	r4, [r0, #20]
 8006cfc:	6102      	str	r2, [r0, #16]
 8006cfe:	bd10      	pop	{r4, pc}

08006d00 <__multadd>:
 8006d00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d04:	461f      	mov	r7, r3
 8006d06:	2300      	movs	r3, #0
 8006d08:	4605      	mov	r5, r0
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	690e      	ldr	r6, [r1, #16]
 8006d0e:	f101 0014 	add.w	r0, r1, #20
 8006d12:	4619      	mov	r1, r3
 8006d14:	f850 c003 	ldr.w	ip, [r0, r3]
 8006d18:	3101      	adds	r1, #1
 8006d1a:	fa1f f88c 	uxth.w	r8, ip
 8006d1e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006d22:	fb08 7802 	mla	r8, r8, r2, r7
 8006d26:	fb0c fc02 	mul.w	ip, ip, r2
 8006d2a:	eb0c 4c18 	add.w	ip, ip, r8, lsr #16
 8006d2e:	fa1f f888 	uxth.w	r8, r8
 8006d32:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8006d36:	eb08 4c0c 	add.w	ip, r8, ip, lsl #16
 8006d3a:	f840 c003 	str.w	ip, [r0, r3]
 8006d3e:	3304      	adds	r3, #4
 8006d40:	42b1      	cmp	r1, r6
 8006d42:	dbe7      	blt.n	8006d14 <__multadd+0x14>
 8006d44:	b1d7      	cbz	r7, 8006d7c <__multadd+0x7c>
 8006d46:	68a3      	ldr	r3, [r4, #8]
 8006d48:	429e      	cmp	r6, r3
 8006d4a:	db12      	blt.n	8006d72 <__multadd+0x72>
 8006d4c:	6861      	ldr	r1, [r4, #4]
 8006d4e:	4628      	mov	r0, r5
 8006d50:	3101      	adds	r1, #1
 8006d52:	f7ff fded 	bl	8006930 <_Balloc>
 8006d56:	6922      	ldr	r2, [r4, #16]
 8006d58:	f104 010c 	add.w	r1, r4, #12
 8006d5c:	3202      	adds	r2, #2
 8006d5e:	0092      	lsls	r2, r2, #2
 8006d60:	4680      	mov	r8, r0
 8006d62:	300c      	adds	r0, #12
 8006d64:	f7ff fc3b 	bl	80065de <memcpy>
 8006d68:	4621      	mov	r1, r4
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	4644      	mov	r4, r8
 8006d6e:	f7ff fdc8 	bl	8006902 <_Bfree>
 8006d72:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006d76:	3601      	adds	r6, #1
 8006d78:	6126      	str	r6, [r4, #16]
 8006d7a:	615f      	str	r7, [r3, #20]
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006d84 <__pow5mult>:
 8006d84:	f012 0303 	ands.w	r3, r2, #3
 8006d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d8c:	4604      	mov	r4, r0
 8006d8e:	460f      	mov	r7, r1
 8006d90:	4615      	mov	r5, r2
 8006d92:	d007      	beq.n	8006da4 <__pow5mult+0x20>
 8006d94:	4a23      	ldr	r2, [pc, #140]	; (8006e24 <__pow5mult+0xa0>)
 8006d96:	3b01      	subs	r3, #1
 8006d98:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	f7ff ffaf 	bl	8006d00 <__multadd>
 8006da2:	4607      	mov	r7, r0
 8006da4:	10ad      	asrs	r5, r5, #2
 8006da6:	d039      	beq.n	8006e1c <__pow5mult+0x98>
 8006da8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006daa:	b93e      	cbnz	r6, 8006dbc <__pow5mult+0x38>
 8006dac:	2010      	movs	r0, #16
 8006dae:	f7ff f9f1 	bl	8006194 <malloc>
 8006db2:	6260      	str	r0, [r4, #36]	; 0x24
 8006db4:	6046      	str	r6, [r0, #4]
 8006db6:	6086      	str	r6, [r0, #8]
 8006db8:	6006      	str	r6, [r0, #0]
 8006dba:	60c6      	str	r6, [r0, #12]
 8006dbc:	f8d4 8024 	ldr.w	r8, [r4, #36]	; 0x24
 8006dc0:	f8d8 6008 	ldr.w	r6, [r8, #8]
 8006dc4:	b966      	cbnz	r6, 8006de0 <__pow5mult+0x5c>
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	f240 2171 	movw	r1, #625	; 0x271
 8006dcc:	f7ff ff8f 	bl	8006cee <__i2b>
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006dd6:	4606      	mov	r6, r0
 8006dd8:	6003      	str	r3, [r0, #0]
 8006dda:	e001      	b.n	8006de0 <__pow5mult+0x5c>
 8006ddc:	4640      	mov	r0, r8
 8006dde:	4606      	mov	r6, r0
 8006de0:	f015 0f01 	tst.w	r5, #1
 8006de4:	d00a      	beq.n	8006dfc <__pow5mult+0x78>
 8006de6:	4639      	mov	r1, r7
 8006de8:	4632      	mov	r2, r6
 8006dea:	4620      	mov	r0, r4
 8006dec:	f7ff feee 	bl	8006bcc <__multiply>
 8006df0:	4639      	mov	r1, r7
 8006df2:	4680      	mov	r8, r0
 8006df4:	4620      	mov	r0, r4
 8006df6:	f7ff fd84 	bl	8006902 <_Bfree>
 8006dfa:	4647      	mov	r7, r8
 8006dfc:	106d      	asrs	r5, r5, #1
 8006dfe:	d00d      	beq.n	8006e1c <__pow5mult+0x98>
 8006e00:	f8d6 8000 	ldr.w	r8, [r6]
 8006e04:	f1b8 0f00 	cmp.w	r8, #0
 8006e08:	d1e8      	bne.n	8006ddc <__pow5mult+0x58>
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	4632      	mov	r2, r6
 8006e10:	f7ff fedc 	bl	8006bcc <__multiply>
 8006e14:	6030      	str	r0, [r6, #0]
 8006e16:	f8c0 8000 	str.w	r8, [r0]
 8006e1a:	e7e0      	b.n	8006dde <__pow5mult+0x5a>
 8006e1c:	4638      	mov	r0, r7
 8006e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e22:	bf00      	nop
 8006e24:	08007400 	.word	0x08007400

08006e28 <__s2b>:
 8006e28:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
 8006e2c:	4606      	mov	r6, r0
 8006e2e:	460f      	mov	r7, r1
 8006e30:	f103 0008 	add.w	r0, r3, #8
 8006e34:	2109      	movs	r1, #9
 8006e36:	4698      	mov	r8, r3
 8006e38:	4614      	mov	r4, r2
 8006e3a:	f7fc fb4d 	bl	80034d8 <__aeabi_idiv>
 8006e3e:	2100      	movs	r1, #0
 8006e40:	2301      	movs	r3, #1
 8006e42:	e001      	b.n	8006e48 <__s2b+0x20>
 8006e44:	005b      	lsls	r3, r3, #1
 8006e46:	3101      	adds	r1, #1
 8006e48:	4298      	cmp	r0, r3
 8006e4a:	dcfb      	bgt.n	8006e44 <__s2b+0x1c>
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	f7ff fd6f 	bl	8006930 <_Balloc>
 8006e52:	9b08      	ldr	r3, [sp, #32]
 8006e54:	6143      	str	r3, [r0, #20]
 8006e56:	2301      	movs	r3, #1
 8006e58:	2c09      	cmp	r4, #9
 8006e5a:	4601      	mov	r1, r0
 8006e5c:	6103      	str	r3, [r0, #16]
 8006e5e:	dd11      	ble.n	8006e84 <__s2b+0x5c>
 8006e60:	f107 0a09 	add.w	sl, r7, #9
 8006e64:	2509      	movs	r5, #9
 8006e66:	5d7b      	ldrb	r3, [r7, r5]
 8006e68:	220a      	movs	r2, #10
 8006e6a:	4630      	mov	r0, r6
 8006e6c:	3501      	adds	r5, #1
 8006e6e:	3b30      	subs	r3, #48	; 0x30
 8006e70:	f7ff ff46 	bl	8006d00 <__multadd>
 8006e74:	42a5      	cmp	r5, r4
 8006e76:	4601      	mov	r1, r0
 8006e78:	dbf5      	blt.n	8006e66 <__s2b+0x3e>
 8006e7a:	eb0a 0504 	add.w	r5, sl, r4
 8006e7e:	4627      	mov	r7, r4
 8006e80:	3d08      	subs	r5, #8
 8006e82:	e002      	b.n	8006e8a <__s2b+0x62>
 8006e84:	f107 050a 	add.w	r5, r7, #10
 8006e88:	2709      	movs	r7, #9
 8006e8a:	463c      	mov	r4, r7
 8006e8c:	e008      	b.n	8006ea0 <__s2b+0x78>
 8006e8e:	1beb      	subs	r3, r5, r7
 8006e90:	4630      	mov	r0, r6
 8006e92:	220a      	movs	r2, #10
 8006e94:	5d1b      	ldrb	r3, [r3, r4]
 8006e96:	3401      	adds	r4, #1
 8006e98:	3b30      	subs	r3, #48	; 0x30
 8006e9a:	f7ff ff31 	bl	8006d00 <__multadd>
 8006e9e:	4601      	mov	r1, r0
 8006ea0:	4544      	cmp	r4, r8
 8006ea2:	dbf4      	blt.n	8006e8e <__s2b+0x66>
 8006ea4:	4608      	mov	r0, r1
 8006ea6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
	...

08006eac <_realloc_r>:
 8006eac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb0:	4682      	mov	sl, r0
 8006eb2:	4617      	mov	r7, r2
 8006eb4:	460e      	mov	r6, r1
 8006eb6:	b929      	cbnz	r1, 8006ec4 <_realloc_r+0x18>
 8006eb8:	4611      	mov	r1, r2
 8006eba:	b003      	add	sp, #12
 8006ebc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec0:	f7ff b970 	b.w	80061a4 <_malloc_r>
 8006ec4:	f107 050b 	add.w	r5, r7, #11
 8006ec8:	f7ff fbb3 	bl	8006632 <__malloc_lock>
 8006ecc:	f1a6 0908 	sub.w	r9, r6, #8
 8006ed0:	2d16      	cmp	r5, #22
 8006ed2:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8006ed6:	d801      	bhi.n	8006edc <_realloc_r+0x30>
 8006ed8:	2510      	movs	r5, #16
 8006eda:	e002      	b.n	8006ee2 <_realloc_r+0x36>
 8006edc:	f035 0507 	bics.w	r5, r5, #7
 8006ee0:	d401      	bmi.n	8006ee6 <_realloc_r+0x3a>
 8006ee2:	42bd      	cmp	r5, r7
 8006ee4:	d204      	bcs.n	8006ef0 <_realloc_r+0x44>
 8006ee6:	230c      	movs	r3, #12
 8006ee8:	2700      	movs	r7, #0
 8006eea:	f8ca 3000 	str.w	r3, [sl]
 8006eee:	e153      	b.n	8007198 <_realloc_r+0x2ec>
 8006ef0:	f022 0b03 	bic.w	fp, r2, #3
 8006ef4:	45ab      	cmp	fp, r5
 8006ef6:	f280 8123 	bge.w	8007140 <_realloc_r+0x294>
 8006efa:	4b9e      	ldr	r3, [pc, #632]	; (8007174 <_realloc_r+0x2c8>)
 8006efc:	eb09 010b 	add.w	r1, r9, fp
 8006f00:	f8d3 c008 	ldr.w	ip, [r3, #8]
 8006f04:	4561      	cmp	r1, ip
 8006f06:	d007      	beq.n	8006f18 <_realloc_r+0x6c>
 8006f08:	6848      	ldr	r0, [r1, #4]
 8006f0a:	f020 0001 	bic.w	r0, r0, #1
 8006f0e:	1808      	adds	r0, r1, r0
 8006f10:	6840      	ldr	r0, [r0, #4]
 8006f12:	f010 0f01 	tst.w	r0, #1
 8006f16:	d125      	bne.n	8006f64 <_realloc_r+0xb8>
 8006f18:	6848      	ldr	r0, [r1, #4]
 8006f1a:	4561      	cmp	r1, ip
 8006f1c:	f020 0003 	bic.w	r0, r0, #3
 8006f20:	eb00 080b 	add.w	r8, r0, fp
 8006f24:	d117      	bne.n	8006f56 <_realloc_r+0xaa>
 8006f26:	f105 0e10 	add.w	lr, r5, #16
 8006f2a:	45f0      	cmp	r8, lr
 8006f2c:	db1c      	blt.n	8006f68 <_realloc_r+0xbc>
 8006f2e:	eb09 0205 	add.w	r2, r9, r5
 8006f32:	ebc5 0808 	rsb	r8, r5, r8
 8006f36:	609a      	str	r2, [r3, #8]
 8006f38:	f048 0301 	orr.w	r3, r8, #1
 8006f3c:	6053      	str	r3, [r2, #4]
 8006f3e:	4650      	mov	r0, sl
 8006f40:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006f44:	4637      	mov	r7, r6
 8006f46:	f003 0301 	and.w	r3, r3, #1
 8006f4a:	431d      	orrs	r5, r3
 8006f4c:	f8c9 5004 	str.w	r5, [r9, #4]
 8006f50:	f7ff fb70 	bl	8006634 <__malloc_unlock>
 8006f54:	e120      	b.n	8007198 <_realloc_r+0x2ec>
 8006f56:	45a8      	cmp	r8, r5
 8006f58:	db06      	blt.n	8006f68 <_realloc_r+0xbc>
 8006f5a:	68cb      	ldr	r3, [r1, #12]
 8006f5c:	688a      	ldr	r2, [r1, #8]
 8006f5e:	60d3      	str	r3, [r2, #12]
 8006f60:	609a      	str	r2, [r3, #8]
 8006f62:	e0ee      	b.n	8007142 <_realloc_r+0x296>
 8006f64:	2000      	movs	r0, #0
 8006f66:	4601      	mov	r1, r0
 8006f68:	f012 0f01 	tst.w	r2, #1
 8006f6c:	f040 809b 	bne.w	80070a6 <_realloc_r+0x1fa>
 8006f70:	f856 4c08 	ldr.w	r4, [r6, #-8]
 8006f74:	ebc4 0409 	rsb	r4, r4, r9
 8006f78:	6862      	ldr	r2, [r4, #4]
 8006f7a:	f022 0203 	bic.w	r2, r2, #3
 8006f7e:	2900      	cmp	r1, #0
 8006f80:	d056      	beq.n	8007030 <_realloc_r+0x184>
 8006f82:	4561      	cmp	r1, ip
 8006f84:	eb02 080b 	add.w	r8, r2, fp
 8006f88:	4480      	add	r8, r0
 8006f8a:	d14a      	bne.n	8007022 <_realloc_r+0x176>
 8006f8c:	f105 0110 	add.w	r1, r5, #16
 8006f90:	4588      	cmp	r8, r1
 8006f92:	db4d      	blt.n	8007030 <_realloc_r+0x184>
 8006f94:	4627      	mov	r7, r4
 8006f96:	68e2      	ldr	r2, [r4, #12]
 8006f98:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8006f9c:	60ca      	str	r2, [r1, #12]
 8006f9e:	6091      	str	r1, [r2, #8]
 8006fa0:	f1ab 0204 	sub.w	r2, fp, #4
 8006fa4:	2a24      	cmp	r2, #36	; 0x24
 8006fa6:	d829      	bhi.n	8006ffc <_realloc_r+0x150>
 8006fa8:	2a13      	cmp	r2, #19
 8006faa:	4639      	mov	r1, r7
 8006fac:	d91b      	bls.n	8006fe6 <_realloc_r+0x13a>
 8006fae:	4630      	mov	r0, r6
 8006fb0:	f850 1b04 	ldr.w	r1, [r0], #4
 8006fb4:	60a1      	str	r1, [r4, #8]
 8006fb6:	6871      	ldr	r1, [r6, #4]
 8006fb8:	1d06      	adds	r6, r0, #4
 8006fba:	2a1b      	cmp	r2, #27
 8006fbc:	60e1      	str	r1, [r4, #12]
 8006fbe:	f104 0110 	add.w	r1, r4, #16
 8006fc2:	d910      	bls.n	8006fe6 <_realloc_r+0x13a>
 8006fc4:	6841      	ldr	r1, [r0, #4]
 8006fc6:	1d30      	adds	r0, r6, #4
 8006fc8:	6121      	str	r1, [r4, #16]
 8006fca:	6871      	ldr	r1, [r6, #4]
 8006fcc:	1d06      	adds	r6, r0, #4
 8006fce:	2a24      	cmp	r2, #36	; 0x24
 8006fd0:	6161      	str	r1, [r4, #20]
 8006fd2:	f104 0118 	add.w	r1, r4, #24
 8006fd6:	d106      	bne.n	8006fe6 <_realloc_r+0x13a>
 8006fd8:	6842      	ldr	r2, [r0, #4]
 8006fda:	f104 0120 	add.w	r1, r4, #32
 8006fde:	61a2      	str	r2, [r4, #24]
 8006fe0:	6872      	ldr	r2, [r6, #4]
 8006fe2:	3608      	adds	r6, #8
 8006fe4:	61e2      	str	r2, [r4, #28]
 8006fe6:	4630      	mov	r0, r6
 8006fe8:	460a      	mov	r2, r1
 8006fea:	f850 cb04 	ldr.w	ip, [r0], #4
 8006fee:	f842 cb04 	str.w	ip, [r2], #4
 8006ff2:	6876      	ldr	r6, [r6, #4]
 8006ff4:	604e      	str	r6, [r1, #4]
 8006ff6:	6841      	ldr	r1, [r0, #4]
 8006ff8:	6051      	str	r1, [r2, #4]
 8006ffa:	e005      	b.n	8007008 <_realloc_r+0x15c>
 8006ffc:	4638      	mov	r0, r7
 8006ffe:	4631      	mov	r1, r6
 8007000:	9301      	str	r3, [sp, #4]
 8007002:	f7ff faf9 	bl	80065f8 <memmove>
 8007006:	9b01      	ldr	r3, [sp, #4]
 8007008:	1962      	adds	r2, r4, r5
 800700a:	ebc5 0808 	rsb	r8, r5, r8
 800700e:	609a      	str	r2, [r3, #8]
 8007010:	f048 0301 	orr.w	r3, r8, #1
 8007014:	6053      	str	r3, [r2, #4]
 8007016:	6863      	ldr	r3, [r4, #4]
 8007018:	f003 0301 	and.w	r3, r3, #1
 800701c:	431d      	orrs	r5, r3
 800701e:	6065      	str	r5, [r4, #4]
 8007020:	e08a      	b.n	8007138 <_realloc_r+0x28c>
 8007022:	45a8      	cmp	r8, r5
 8007024:	db04      	blt.n	8007030 <_realloc_r+0x184>
 8007026:	68cb      	ldr	r3, [r1, #12]
 8007028:	688a      	ldr	r2, [r1, #8]
 800702a:	60d3      	str	r3, [r2, #12]
 800702c:	609a      	str	r2, [r3, #8]
 800702e:	e003      	b.n	8007038 <_realloc_r+0x18c>
 8007030:	eb02 080b 	add.w	r8, r2, fp
 8007034:	45a8      	cmp	r8, r5
 8007036:	db36      	blt.n	80070a6 <_realloc_r+0x1fa>
 8007038:	4620      	mov	r0, r4
 800703a:	68e3      	ldr	r3, [r4, #12]
 800703c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8007040:	60d3      	str	r3, [r2, #12]
 8007042:	609a      	str	r2, [r3, #8]
 8007044:	f1ab 0204 	sub.w	r2, fp, #4
 8007048:	2a24      	cmp	r2, #36	; 0x24
 800704a:	d828      	bhi.n	800709e <_realloc_r+0x1f2>
 800704c:	2a13      	cmp	r2, #19
 800704e:	d91b      	bls.n	8007088 <_realloc_r+0x1dc>
 8007050:	4633      	mov	r3, r6
 8007052:	f104 0010 	add.w	r0, r4, #16
 8007056:	f853 1b04 	ldr.w	r1, [r3], #4
 800705a:	60a1      	str	r1, [r4, #8]
 800705c:	6871      	ldr	r1, [r6, #4]
 800705e:	1d1e      	adds	r6, r3, #4
 8007060:	2a1b      	cmp	r2, #27
 8007062:	60e1      	str	r1, [r4, #12]
 8007064:	d910      	bls.n	8007088 <_realloc_r+0x1dc>
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	f104 0018 	add.w	r0, r4, #24
 800706c:	6123      	str	r3, [r4, #16]
 800706e:	1d33      	adds	r3, r6, #4
 8007070:	6871      	ldr	r1, [r6, #4]
 8007072:	1d1e      	adds	r6, r3, #4
 8007074:	2a24      	cmp	r2, #36	; 0x24
 8007076:	6161      	str	r1, [r4, #20]
 8007078:	d106      	bne.n	8007088 <_realloc_r+0x1dc>
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	f104 0020 	add.w	r0, r4, #32
 8007080:	61a3      	str	r3, [r4, #24]
 8007082:	6873      	ldr	r3, [r6, #4]
 8007084:	3608      	adds	r6, #8
 8007086:	61e3      	str	r3, [r4, #28]
 8007088:	4632      	mov	r2, r6
 800708a:	4603      	mov	r3, r0
 800708c:	f852 1b04 	ldr.w	r1, [r2], #4
 8007090:	f843 1b04 	str.w	r1, [r3], #4
 8007094:	6871      	ldr	r1, [r6, #4]
 8007096:	6041      	str	r1, [r0, #4]
 8007098:	6852      	ldr	r2, [r2, #4]
 800709a:	605a      	str	r2, [r3, #4]
 800709c:	e052      	b.n	8007144 <_realloc_r+0x298>
 800709e:	4631      	mov	r1, r6
 80070a0:	f7ff faaa 	bl	80065f8 <memmove>
 80070a4:	e04e      	b.n	8007144 <_realloc_r+0x298>
 80070a6:	4639      	mov	r1, r7
 80070a8:	4650      	mov	r0, sl
 80070aa:	f7ff f87b 	bl	80061a4 <_malloc_r>
 80070ae:	4607      	mov	r7, r0
 80070b0:	2800      	cmp	r0, #0
 80070b2:	d041      	beq.n	8007138 <_realloc_r+0x28c>
 80070b4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80070b8:	f1a0 0308 	sub.w	r3, r0, #8
 80070bc:	f022 0201 	bic.w	r2, r2, #1
 80070c0:	444a      	add	r2, r9
 80070c2:	4293      	cmp	r3, r2
 80070c4:	d104      	bne.n	80070d0 <_realloc_r+0x224>
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f023 0803 	bic.w	r8, r3, #3
 80070cc:	44d8      	add	r8, fp
 80070ce:	e038      	b.n	8007142 <_realloc_r+0x296>
 80070d0:	f1ab 0204 	sub.w	r2, fp, #4
 80070d4:	4631      	mov	r1, r6
 80070d6:	2a24      	cmp	r2, #36	; 0x24
 80070d8:	d828      	bhi.n	800712c <_realloc_r+0x280>
 80070da:	2a13      	cmp	r2, #19
 80070dc:	4603      	mov	r3, r0
 80070de:	d91a      	bls.n	8007116 <_realloc_r+0x26a>
 80070e0:	4634      	mov	r4, r6
 80070e2:	f854 3b04 	ldr.w	r3, [r4], #4
 80070e6:	1d21      	adds	r1, r4, #4
 80070e8:	f840 3b04 	str.w	r3, [r0], #4
 80070ec:	6873      	ldr	r3, [r6, #4]
 80070ee:	607b      	str	r3, [r7, #4]
 80070f0:	1d03      	adds	r3, r0, #4
 80070f2:	2a1b      	cmp	r2, #27
 80070f4:	d90f      	bls.n	8007116 <_realloc_r+0x26a>
 80070f6:	6864      	ldr	r4, [r4, #4]
 80070f8:	6044      	str	r4, [r0, #4]
 80070fa:	1d0c      	adds	r4, r1, #4
 80070fc:	6849      	ldr	r1, [r1, #4]
 80070fe:	1d18      	adds	r0, r3, #4
 8007100:	6059      	str	r1, [r3, #4]
 8007102:	1d03      	adds	r3, r0, #4
 8007104:	1d21      	adds	r1, r4, #4
 8007106:	2a24      	cmp	r2, #36	; 0x24
 8007108:	d105      	bne.n	8007116 <_realloc_r+0x26a>
 800710a:	6862      	ldr	r2, [r4, #4]
 800710c:	6042      	str	r2, [r0, #4]
 800710e:	684a      	ldr	r2, [r1, #4]
 8007110:	3108      	adds	r1, #8
 8007112:	605a      	str	r2, [r3, #4]
 8007114:	3308      	adds	r3, #8
 8007116:	4608      	mov	r0, r1
 8007118:	461a      	mov	r2, r3
 800711a:	f850 4b04 	ldr.w	r4, [r0], #4
 800711e:	f842 4b04 	str.w	r4, [r2], #4
 8007122:	6849      	ldr	r1, [r1, #4]
 8007124:	6059      	str	r1, [r3, #4]
 8007126:	6843      	ldr	r3, [r0, #4]
 8007128:	6053      	str	r3, [r2, #4]
 800712a:	e001      	b.n	8007130 <_realloc_r+0x284>
 800712c:	f7ff fa64 	bl	80065f8 <memmove>
 8007130:	4650      	mov	r0, sl
 8007132:	4631      	mov	r1, r6
 8007134:	f7fe ff24 	bl	8005f80 <_free_r>
 8007138:	4650      	mov	r0, sl
 800713a:	f7ff fa7b 	bl	8006634 <__malloc_unlock>
 800713e:	e02b      	b.n	8007198 <_realloc_r+0x2ec>
 8007140:	46d8      	mov	r8, fp
 8007142:	464c      	mov	r4, r9
 8007144:	ebc5 0308 	rsb	r3, r5, r8
 8007148:	6862      	ldr	r2, [r4, #4]
 800714a:	2b0f      	cmp	r3, #15
 800714c:	d914      	bls.n	8007178 <_realloc_r+0x2cc>
 800714e:	1961      	adds	r1, r4, r5
 8007150:	f002 0201 	and.w	r2, r2, #1
 8007154:	4315      	orrs	r5, r2
 8007156:	f043 0201 	orr.w	r2, r3, #1
 800715a:	18cb      	adds	r3, r1, r3
 800715c:	6065      	str	r5, [r4, #4]
 800715e:	604a      	str	r2, [r1, #4]
 8007160:	4650      	mov	r0, sl
 8007162:	685a      	ldr	r2, [r3, #4]
 8007164:	3108      	adds	r1, #8
 8007166:	f042 0201 	orr.w	r2, r2, #1
 800716a:	605a      	str	r2, [r3, #4]
 800716c:	f7fe ff08 	bl	8005f80 <_free_r>
 8007170:	e00d      	b.n	800718e <_realloc_r+0x2e2>
 8007172:	bf00      	nop
 8007174:	200001f4 	.word	0x200001f4
 8007178:	eb04 0308 	add.w	r3, r4, r8
 800717c:	f002 0201 	and.w	r2, r2, #1
 8007180:	ea48 0202 	orr.w	r2, r8, r2
 8007184:	6062      	str	r2, [r4, #4]
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	f042 0201 	orr.w	r2, r2, #1
 800718c:	605a      	str	r2, [r3, #4]
 800718e:	4650      	mov	r0, sl
 8007190:	f104 0708 	add.w	r7, r4, #8
 8007194:	f7ff fa4e 	bl	8006634 <__malloc_unlock>
 8007198:	4638      	mov	r0, r7
 800719a:	b003      	add	sp, #12
 800719c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080071a0 <__isinfd>:
 80071a0:	460b      	mov	r3, r1
 80071a2:	4241      	negs	r1, r0
 80071a4:	4301      	orrs	r1, r0
 80071a6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80071aa:	ea42 73d1 	orr.w	r3, r2, r1, lsr #31
 80071ae:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
 80071b2:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
 80071b6:	4258      	negs	r0, r3
 80071b8:	ea40 0303 	orr.w	r3, r0, r3
 80071bc:	17d8      	asrs	r0, r3, #31
 80071be:	3001      	adds	r0, #1
 80071c0:	4770      	bx	lr

080071c2 <__isnand>:
 80071c2:	4602      	mov	r2, r0
 80071c4:	4240      	negs	r0, r0
 80071c6:	4310      	orrs	r0, r2
 80071c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80071cc:	ea43 70d0 	orr.w	r0, r3, r0, lsr #31
 80071d0:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
 80071d4:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
 80071d8:	0fc0      	lsrs	r0, r0, #31
 80071da:	4770      	bx	lr

080071dc <_sbrk_r>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	4c07      	ldr	r4, [pc, #28]	; (80071fc <_sbrk_r+0x20>)
 80071e0:	4605      	mov	r5, r0
 80071e2:	4608      	mov	r0, r1
 80071e4:	2300      	movs	r3, #0
 80071e6:	6023      	str	r3, [r4, #0]
 80071e8:	f7fb ff10 	bl	800300c <_sbrk>
 80071ec:	f1b0 3fff 	cmp.w	r0, #4294967295
 80071f0:	d102      	bne.n	80071f8 <_sbrk_r+0x1c>
 80071f2:	6823      	ldr	r3, [r4, #0]
 80071f4:	b103      	cbz	r3, 80071f8 <_sbrk_r+0x1c>
 80071f6:	602b      	str	r3, [r5, #0]
 80071f8:	bd38      	pop	{r3, r4, r5, pc}
 80071fa:	bf00      	nop
 80071fc:	20000c78 	.word	0x20000c78

08007200 <strcmp>:
 8007200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007208:	2a01      	cmp	r2, #1
 800720a:	bf28      	it	cs
 800720c:	429a      	cmpcs	r2, r3
 800720e:	d0f7      	beq.n	8007200 <strcmp>
 8007210:	eba2 0003 	sub.w	r0, r2, r3
 8007214:	4770      	bx	lr

08007216 <strlen>:
 8007216:	4603      	mov	r3, r0
 8007218:	43c0      	mvns	r0, r0
 800721a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800721e:	2a00      	cmp	r2, #0
 8007220:	d1fb      	bne.n	800721a <strlen+0x4>
 8007222:	18c0      	adds	r0, r0, r3
 8007224:	4770      	bx	lr

08007226 <_calloc_r>:
 8007226:	b510      	push	{r4, lr}
 8007228:	4351      	muls	r1, r2
 800722a:	f7fe ffbb 	bl	80061a4 <_malloc_r>
 800722e:	4604      	mov	r4, r0
 8007230:	b318      	cbz	r0, 800727a <_calloc_r+0x54>
 8007232:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007236:	f022 0203 	bic.w	r2, r2, #3
 800723a:	3a04      	subs	r2, #4
 800723c:	2a24      	cmp	r2, #36	; 0x24
 800723e:	d819      	bhi.n	8007274 <_calloc_r+0x4e>
 8007240:	2a13      	cmp	r2, #19
 8007242:	4603      	mov	r3, r0
 8007244:	d90f      	bls.n	8007266 <_calloc_r+0x40>
 8007246:	2100      	movs	r1, #0
 8007248:	f840 1b04 	str.w	r1, [r0], #4
 800724c:	1d03      	adds	r3, r0, #4
 800724e:	2a1b      	cmp	r2, #27
 8007250:	6061      	str	r1, [r4, #4]
 8007252:	d908      	bls.n	8007266 <_calloc_r+0x40>
 8007254:	6041      	str	r1, [r0, #4]
 8007256:	1d18      	adds	r0, r3, #4
 8007258:	6059      	str	r1, [r3, #4]
 800725a:	1d03      	adds	r3, r0, #4
 800725c:	2a24      	cmp	r2, #36	; 0x24
 800725e:	d102      	bne.n	8007266 <_calloc_r+0x40>
 8007260:	6041      	str	r1, [r0, #4]
 8007262:	6059      	str	r1, [r3, #4]
 8007264:	3308      	adds	r3, #8
 8007266:	461a      	mov	r2, r3
 8007268:	2100      	movs	r1, #0
 800726a:	f842 1b04 	str.w	r1, [r2], #4
 800726e:	6059      	str	r1, [r3, #4]
 8007270:	6051      	str	r1, [r2, #4]
 8007272:	e002      	b.n	800727a <_calloc_r+0x54>
 8007274:	2100      	movs	r1, #0
 8007276:	f000 f802 	bl	800727e <memset>
 800727a:	4620      	mov	r0, r4
 800727c:	bd10      	pop	{r4, pc}

0800727e <memset>:
 800727e:	b2c9      	uxtb	r1, r1
 8007280:	1882      	adds	r2, r0, r2
 8007282:	4603      	mov	r3, r0
 8007284:	e001      	b.n	800728a <memset+0xc>
 8007286:	f803 1b01 	strb.w	r1, [r3], #1
 800728a:	4293      	cmp	r3, r2
 800728c:	d3fb      	bcc.n	8007286 <memset+0x8>
 800728e:	4770      	bx	lr
 8007290:	70706148 	.word	0x70706148
 8007294:	72612079 	.word	0x72612079
 8007298:	68742065 	.word	0x68742065
 800729c:	2065736f 	.word	0x2065736f
 80072a0:	206f6877 	.word	0x206f6877
 80072a4:	776f6e6b 	.word	0x776f6e6b
 80072a8:	65687420 	.word	0x65687420
 80072ac:	72612079 	.word	0x72612079
 80072b0:	70732065 	.word	0x70732065
 80072b4:	74697269 	.word	0x74697269
 80072b8:	6c6c6175 	.word	0x6c6c6175
 80072bc:	6f702079 	.word	0x6f702079
 80072c0:	203b726f 	.word	0x203b726f
 80072c4:	0000000a 	.word	0x0000000a
 80072c8:	20656854 	.word	0x20656854
 80072cc:	676e696b 	.word	0x676e696b
 80072d0:	206d6f64 	.word	0x206d6f64
 80072d4:	6820666f 	.word	0x6820666f
 80072d8:	65766165 	.word	0x65766165
 80072dc:	6562206e 	.word	0x6562206e
 80072e0:	676e6f6c 	.word	0x676e6f6c
 80072e4:	6f742073 	.word	0x6f742073
 80072e8:	65687420 	.word	0x65687420
 80072ec:	000a216d 	.word	0x000a216d
 80072f0:	20776f48 	.word	0x20776f48
 80072f4:	796e616d 	.word	0x796e616d
 80072f8:	65796520 	.word	0x65796520
 80072fc:	6f642073 	.word	0x6f642073
 8007300:	4d207365 	.word	0x4d207365
 8007304:	69737369 	.word	0x69737369
 8007308:	70697373 	.word	0x70697373
 800730c:	69722069 	.word	0x69722069
 8007310:	20726576 	.word	0x20726576
 8007314:	65766168 	.word	0x65766168
 8007318:	00000a3f 	.word	0x00000a3f
 800731c:	58343025 	.word	0x58343025
 8007320:	0000000a 	.word	0x0000000a
 8007324:	6572203a 	.word	0x6572203a
 8007328:	203a6461 	.word	0x203a6461
 800732c:	00000000 	.word	0x00000000
 8007330:	70616548 	.word	0x70616548
 8007334:	646e6120 	.word	0x646e6120
 8007338:	61747320 	.word	0x61747320
 800733c:	63206b63 	.word	0x63206b63
 8007340:	696c6c6f 	.word	0x696c6c6f
 8007344:	6e6f6973 	.word	0x6e6f6973
 8007348:	0000000a 	.word	0x0000000a
 800734c:	74697865 	.word	0x74697865
 8007350:	00000000 	.word	0x00000000

08007354 <zeroes.3596>:
 8007354:	30303030 30303030 30303030 30303030     0000000000000000
 8007364:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 8007374:	464e4900 666e6900 4e414e00 6e616e00     .INF.inf.NAN.nan
 8007384:	32313000 36353433 61393837 65646362     .0123456789abcde
 8007394:	00300066                                f.0.

08007398 <blanks.3595>:
 8007398:	20202020 20202020 20202020 20202020                     
 80073a8:	69666e49 7974696e 4e614e00 00004300     Infinity.NaN.C..

080073b8 <_global_impure_ptr>:
 80073b8:	200000f0                                ... 

080073bc <charset>:
 80073bc:	080073f2                                .s..

080073c0 <lconv>:
 80073c0:	080073f0 080073f1 080073f1 080073f1     .s...s...s...s..
 80073d0:	080073f1 080073f1 080073f1 080073f1     .s...s...s...s..
 80073e0:	080073f1 080073f1 ffffffff ffffffff     .s...s..........
 80073f0:	5349002e 38382d4f 312d3935 00000000     ..ISO-8859-1....

08007400 <p05.2463>:
 8007400:	00000005 00000019 0000007d 00000000     ........}.......

08007410 <__mprec_tens>:
 8007410:	00000000 3ff00000 00000000 40240000     .......?......$@
 8007420:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 8007430:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 8007440:	00000000 412e8480 00000000 416312d0     .......A......cA
 8007450:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 8007460:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 8007470:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 8007480:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 8007490:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 80074a0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 80074b0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 80074c0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 80074d0:	79d99db4 44ea7843                       ...yCx.D

080074d8 <__mprec_bigtens>:
 80074d8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 80074e8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 80074f8:	7f73bf3c 75154fdd                       <.s..O.u

08007500 <__mprec_tinytens>:
 8007500:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
 8007510:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
 8007520:	64ac6f43 0ac80628                       Co.d(...
