@W: MO129 :"d:\ex161ex4511\hdl\hc4511.v":11:4:11:5|Sequential instance hc4511_0.SM_8S[7] is reduced to a combinational gate by constant propagation.
@W: MT530 :"d:\ex161ex4511\hdl\hc4511.v":11:4:11:5|Found inferred clock ex4511_161|LE which controls 7 sequential elements including hc4511_0.SM_8S[6:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\ex161ex4511\hdl\hc161.v":31:0:31:5|Found inferred clock ex4511_161|CP which controls 5 sequential elements including HC161_0.qaux[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
