
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.30000000000000000000;
1.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  112240.6      0.90     345.6    6672.0                          
    0:00:26  112240.6      0.90     345.6    6672.0                          
    0:00:26  112480.0      0.90     345.6    6672.0                          
    0:00:27  112719.4      0.90     345.6    6672.0                          
    0:00:27  112958.8      0.90     345.6    6672.0                          
    0:00:45  106679.0      0.41     138.6      88.4                          
    0:00:45  106679.0      0.41     138.6      88.4                          
    0:00:45  106679.0      0.41     138.6      88.4                          
    0:00:45  106675.8      0.41     138.6      88.4                          
    0:00:45  106675.8      0.41     138.6      88.4                          
    0:00:55   88770.3      0.41      97.3      65.9                          
    0:00:56   88692.1      0.39      93.7      50.5                          
    0:00:59   88694.5      0.38      91.6      42.7                          
    0:01:00   88700.1      0.38      90.0      39.2                          
    0:01:00   88700.9      0.37      87.3      35.8                          
    0:01:01   88712.3      0.37      85.8      21.9                          
    0:01:02   88720.3      0.36      84.5      16.6                          
    0:01:02   88726.7      0.35      80.4       9.7                          
    0:01:03   88735.2      0.34      77.4       7.8                          
    0:01:03   88266.8      0.34      77.4       7.8                          
    0:01:03   88266.8      0.34      77.4       7.8                          
    0:01:03   88271.8      0.34      69.8       0.0                          
    0:01:03   88271.8      0.34      69.8       0.0                          
    0:01:03   88271.8      0.34      69.8       0.0                          
    0:01:03   88271.8      0.34      69.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:03   88271.8      0.34      69.8       0.0                          
    0:01:04   88309.1      0.27      63.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88333.0      0.25      59.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:04   88348.7      0.24      58.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88365.2      0.24      56.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[32]/D
    0:01:04   88377.4      0.23      56.3       0.0 path/path/path/genblk1.add_in_reg[32]/D
    0:01:04   88395.8      0.23      55.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88407.0      0.23      55.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88411.5      0.22      54.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:01:05   88417.6      0.22      54.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:01:05   88434.1      0.22      53.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88445.0      0.22      53.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88454.0      0.22      52.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:01:05   88469.7      0.21      52.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[32]/D
    0:01:05   88486.2      0.21      51.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:06   88488.4      0.21      51.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88493.7      0.21      51.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:06   88508.0      0.21      51.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88514.7      0.21      50.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88518.1      0.21      50.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88522.7      0.21      50.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88534.9      0.20      50.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88540.0      0.20      50.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88549.0      0.20      49.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88562.6      0.20      49.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88572.9      0.20      49.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88583.9      0.20      48.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:07   88592.9      0.20      48.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88594.0      0.20      48.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88602.2      0.20      48.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88606.2      0.19      48.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88615.0      0.19      47.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88623.8      0.19      47.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88631.7      0.19      47.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88641.0      0.19      46.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88648.5      0.19      46.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:08   88652.5      0.19      46.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88657.8      0.19      46.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88663.4      0.19      46.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:08   88668.4      0.19      46.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88672.2      0.19      46.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88675.1      0.19      46.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88686.0      0.19      46.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88688.4      0.19      45.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[32]/D
    0:01:09   88693.4      0.19      45.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:09   88699.0      0.18      45.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88700.6      0.18      45.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88706.7      0.18      45.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[32]/D
    0:01:09   88709.7      0.18      45.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88712.3      0.18      45.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88717.6      0.18      45.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:09   88726.4      0.18      45.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88732.5      0.18      45.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:09   88738.9      0.18      45.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88745.8      0.18      45.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:10   88750.6      0.18      45.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:10   88754.6      0.18      44.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88759.9      0.18      44.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:10   88769.0      0.18      44.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:10   88771.9      0.18      44.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88777.8      0.18      44.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:10   88779.9      0.18      44.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:10   88791.3      0.18      44.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88794.5      0.18      44.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10   88803.3      0.18      44.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88813.4      0.17      43.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88823.0      0.17      43.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88832.3      0.17      43.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:01:11   88843.2      0.17      43.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   88851.7      0.17      43.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:01:11   88855.2      0.17      43.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:11   88860.8      0.17      43.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[32]/D
    0:01:11   88865.8      0.17      42.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88871.4      0.17      42.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:11   88874.6      0.17      42.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88879.9      0.17      42.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:11   88891.3      0.17      42.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:11   88901.2      0.17      42.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:12   88906.0      0.17      41.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:12   88912.6      0.17      41.8       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:01:12   88915.0      0.17      41.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:12   88923.0      0.17      41.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:12   88932.6      0.17      41.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88941.4      0.16      41.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   88946.4      0.16      41.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88952.3      0.16      41.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88960.2      0.16      40.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:12   88965.0      0.16      40.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88971.1      0.16      40.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:12   88975.4      0.16      40.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:13   88977.3      0.16      40.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:13   88983.9      0.16      40.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88984.2      0.16      39.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:13   88990.6      0.16      39.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88994.0      0.16      39.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:13   88998.8      0.16      39.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89008.4      0.16      39.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89008.9      0.16      39.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89010.2      0.16      39.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:13   89012.6      0.16      39.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:13   89018.8      0.16      39.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:13   89028.9      0.16      39.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89037.6      0.16      39.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[34]/D
    0:01:13   89043.5      0.16      39.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89050.9      0.16      39.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89058.7      0.16      39.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89066.1      0.16      39.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89070.1      0.16      38.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14   89075.7      0.16      38.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14   89078.9      0.16      38.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89082.6      0.16      38.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89087.7      0.16      38.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:14   89092.2      0.15      38.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89098.6      0.15      38.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89109.2      0.15      38.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14   89112.9      0.15      38.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:15   89120.4      0.15      38.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89132.1      0.15      37.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:15   89140.3      0.15      37.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89144.3      0.15      37.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89148.3      0.15      37.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:15   89149.6      0.15      37.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89153.4      0.15      36.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:15   89155.0      0.15      36.8       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:01:15   89159.7      0.15      36.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:15   89165.6      0.15      36.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89174.1      0.15      36.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89178.6      0.15      36.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:01:15   89185.3      0.15      36.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:01:16   89192.5      0.15      36.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89197.5      0.15      36.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16   89201.2      0.14      35.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89208.2      0.14      35.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89212.7      0.14      35.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89216.1      0.14      35.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89220.9      0.14      35.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89226.0      0.14      35.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:16   89237.1      0.14      35.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89242.7      0.14      35.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89251.5      0.14      34.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89259.5      0.14      34.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:17   89263.7      0.14      34.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89266.4      0.14      34.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89268.5      0.14      34.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:17   89273.6      0.14      34.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89278.4      0.14      34.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89284.0      0.14      34.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89288.0      0.14      33.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:17   89295.7      0.14      33.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:17   89300.2      0.14      33.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89305.0      0.14      33.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89313.2      0.14      33.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89318.3      0.14      33.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:17   89324.1      0.14      33.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:18   89332.1      0.14      33.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:18   89335.3      0.14      33.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89339.3      0.14      33.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89343.8      0.14      33.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89349.7      0.14      33.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89352.3      0.14      33.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89356.8      0.14      33.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:18   89360.8      0.14      33.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18   89367.0      0.14      33.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89368.3      0.13      33.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:18   89368.3      0.13      33.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:19   89370.1      0.13      33.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:19   89374.1      0.13      32.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:19   89377.6      0.13      32.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89380.3      0.13      32.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89382.6      0.13      32.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:19   89385.3      0.13      32.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[36]/D
    0:01:19   89389.6      0.13      32.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89393.6      0.13      32.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:19   89397.3      0.13      32.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89399.9      0.13      32.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89401.5      0.13      32.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:19   89406.1      0.13      32.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89410.8      0.13      32.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:20   89411.1      0.13      32.5       0.0                          
    0:01:20   89398.9      0.13      32.5       0.0                          
    0:01:21   89398.9      0.13      32.5       0.0                          
    0:01:21   89405.0      0.13      32.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[27]/D
    0:01:21   89411.6      0.13      32.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:21   89415.9      0.13      32.3       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:01:21   89427.3      0.13      32.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89430.5      0.13      32.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[33]/D
    0:01:21   89437.4      0.13      32.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89440.1      0.13      32.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:21   89443.8      0.13      32.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:21   89451.5      0.13      31.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89468.0      0.13      31.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89484.5      0.13      30.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89486.7      0.13      30.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89488.8      0.13      30.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:22   89494.1      0.13      30.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89497.3      0.13      30.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89502.3      0.13      30.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:22   89505.8      0.13      30.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:22   89509.5      0.13      30.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89509.5      0.13      30.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:22   89513.8      0.13      30.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:22   89517.8      0.13      30.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89518.0      0.13      29.9       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:01:22   89525.5      0.13      29.8       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:01:22   89527.1      0.13      29.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89528.9      0.13      29.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:01:23   89533.7      0.13      29.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:23   89538.0      0.12      29.6       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:01:23   89543.3      0.12      29.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:23   89548.1      0.12      29.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[37]/D
    0:01:23   89553.7      0.12      29.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:23   89558.7      0.12      29.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:23   89561.1      0.12      29.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89563.8      0.12      29.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:23   89569.1      0.12      29.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89569.1      0.12      29.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:23   89570.7      0.12      29.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:23   89575.5      0.12      29.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:24   89579.8      0.12      29.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89581.1      0.12      29.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89586.1      0.12      29.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:01:24   89593.1      0.12      28.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89596.2      0.12      28.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89598.1      0.12      28.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:24   89599.4      0.12      28.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:24   89602.1      0.12      28.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:24   89606.4      0.12      28.6       0.0 path/path/path/genblk1.add_in_reg[34]/D
    0:01:24   89610.1      0.12      28.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:24   89611.1      0.12      28.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:24   89613.0      0.12      28.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89614.1      0.12      28.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:25   89615.7      0.12      28.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89617.0      0.12      28.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[35]/D
    0:01:25   89619.1      0.12      28.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:25   89620.2      0.12      28.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89620.2      0.12      28.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:25   89623.1      0.12      28.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89627.6      0.12      28.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:25   89630.3      0.12      28.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:25   89637.5      0.12      28.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:25   89638.8      0.12      27.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:25   89642.0      0.12      27.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:25   89643.9      0.12      27.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:26   89651.8      0.12      27.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[37]/D
    0:01:26   89656.1      0.12      27.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89658.2      0.12      27.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[32]/D
    0:01:26   89666.5      0.12      27.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:26   89667.3      0.12      27.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:26   89671.8      0.12      27.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:26   89672.9      0.12      27.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[29]/D
    0:01:26   89678.7      0.12      27.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:26   89680.8      0.12      27.4       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:26   89683.5      0.12      27.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[32]/D
    0:01:26   89689.1      0.12      27.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:26   89692.0      0.12      27.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89690.4      0.12      27.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:01:27   89693.3      0.12      27.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89693.6      0.12      27.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:27   89694.7      0.12      27.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89698.4      0.12      27.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:27   89703.4      0.12      27.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:27   89706.9      0.12      27.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:27   89710.9      0.12      27.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:27   89715.1      0.12      27.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[27]/D
    0:01:27   89718.1      0.12      27.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[27]/D
    0:01:27   89722.6      0.12      27.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[32]/D
    0:01:27   89729.5      0.12      26.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:28   89731.1      0.12      26.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:28   89734.3      0.11      26.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89737.5      0.11      26.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89738.8      0.11      26.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:28   89739.4      0.11      26.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:28   89744.1      0.11      26.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:28   89747.6      0.11      26.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:28   89750.5      0.11      26.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[27]/D
    0:01:28   89754.3      0.11      26.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:28   89758.5      0.11      26.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:28   89759.6      0.11      26.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:28   89758.0      0.11      26.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:29   89762.5      0.11      26.2       0.0 path/path/path/genblk1.add_in_reg[27]/D
    0:01:29   89770.7      0.11      26.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89774.5      0.11      26.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89775.0      0.11      26.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:29   89777.1      0.11      26.1       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:29   89780.3      0.11      26.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89784.3      0.11      26.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:29   89786.2      0.11      26.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:29   89787.5      0.11      26.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:01:29   89788.3      0.11      25.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:29   89789.9      0.11      25.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:29   89796.3      0.11      25.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:29   89801.6      0.11      25.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[36]/D
    0:01:30   89807.2      0.11      25.7       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:30   89811.2      0.11      25.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89814.4      0.11      25.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:30   89821.8      0.11      25.6       0.0 path/path/path/genblk1.add_in_reg[27]/D
    0:01:30   89825.0      0.11      25.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:30   89830.3      0.11      25.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:30   89833.3      0.11      25.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:30   89834.6      0.11      25.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:30   89837.2      0.11      25.5       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:30   89840.4      0.11      25.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89842.0      0.11      25.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:30   89844.4      0.11      25.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:30   89848.4      0.11      25.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:01:31   89852.4      0.11      25.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:31   89854.3      0.11      25.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:31   89854.0      0.11      25.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89859.3      0.11      25.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:31   89860.9      0.11      25.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:31   89866.5      0.11      25.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:31   89868.4      0.11      25.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:01:31   89870.0      0.11      25.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:31   89871.6      0.11      25.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:31   89876.1      0.11      25.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:31   89877.1      0.11      24.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89877.1      0.11      24.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89886.7      0.11      24.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:31   89890.4      0.10      24.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89896.0      0.10      24.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:32   89897.6      0.10      24.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89900.0      0.10      24.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:32   89902.9      0.10      24.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:32   89904.5      0.10      24.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:32   89908.5      0.10      24.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:32   89911.2      0.10      24.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89912.8      0.10      24.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:32   89918.1      0.10      24.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:32   89920.5      0.10      24.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32   89920.5      0.10      24.5       0.0                          
    0:01:33   89920.5      0.10      24.5       0.0                          
    0:01:36   89627.9      0.11      24.3       0.0                          
    0:01:36   89553.2      0.11      24.3       0.0                          
    0:01:36   89548.4      0.11      24.3       0.0                          
    0:01:37   89547.3      0.11      24.3       0.0                          
    0:01:37   89546.2      0.11      24.3       0.0                          
    0:01:37   89546.2      0.11      24.3       0.0                          
    0:01:37   89545.4      0.11      24.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:37   89547.8      0.11      24.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[26]/D
    0:01:38   89599.2      0.10      24.0       0.0                          
    0:01:38   89520.2      0.13      25.7       0.0                          
    0:01:38   89511.9      0.13      25.7       0.0                          
    0:01:38   89511.9      0.13      25.7       0.0                          
    0:01:38   89511.9      0.13      25.7       0.0                          
    0:01:38   89511.9      0.13      25.7       0.0                          
    0:01:38   89511.9      0.13      25.7       0.0                          
    0:01:38   89511.9      0.13      25.7       0.0                          
    0:01:38   89521.2      0.11      24.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[32]/D
    0:01:38   89525.0      0.11      24.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:39   89567.3      0.10      24.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:01:39   89569.6      0.10      24.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:39   89573.1      0.10      24.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:39   89581.6      0.10      23.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:39   89584.0      0.10      23.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:39   89595.7      0.10      23.7       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:39   89596.2      0.10      23.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:39   89601.8      0.10      23.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:40   89602.9      0.10      23.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:40   89605.8      0.10      23.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[32]/D
    0:01:40   89609.5      0.10      23.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:40   89611.7      0.10      23.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:40   89616.2      0.10      23.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:01:40   89618.1      0.10      23.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:40   89626.0      0.10      23.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:40   89629.2      0.10      23.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89630.0      0.10      23.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:40   89630.8      0.10      23.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:40   89629.5      0.10      23.1       0.0                          
    0:01:41   89618.9      0.10      23.1       0.0                          
    0:01:41   89604.0      0.10      23.0       0.0                          
    0:01:41   89585.6      0.10      23.0       0.0                          
    0:01:41   89572.6      0.10      22.9       0.0                          
    0:01:41   89557.7      0.10      22.9       0.0                          
    0:01:41   89540.1      0.10      22.8       0.0                          
    0:01:41   89527.1      0.10      22.7       0.0                          
    0:01:41   89507.1      0.10      22.6       0.0                          
    0:01:42   89493.0      0.10      22.6       0.0                          
    0:01:43   89465.9      0.10      22.6       0.0                          
    0:01:43   89439.6      0.10      22.6       0.0                          
    0:01:43   89392.2      0.10      22.6       0.0                          
    0:01:43   89271.5      0.10      22.6       0.0                          
    0:01:43   89234.5      0.10      22.6       0.0                          
    0:01:43   89225.4      0.10      22.6       0.0                          
    0:01:43   89225.2      0.10      22.6       0.0                          
    0:01:44   89223.3      0.10      22.5       0.0                          
    0:01:44   89223.0      0.10      22.5       0.0                          
    0:01:44   89071.4      0.10      22.5       0.0                          
    0:01:44   88878.3      0.10      22.5       0.0                          
    0:01:45   88682.0      0.10      22.5       0.0                          
    0:01:45   88646.9      0.10      22.5       0.0                          
    0:01:45   88646.1      0.10      22.5       0.0                          
    0:01:46   88642.9      0.10      22.5       0.0                          
    0:01:46   88641.0      0.10      22.5       0.0                          
    0:01:46   88637.8      0.10      22.5       0.0                          
    0:01:47   88636.8      0.10      22.5       0.0                          
    0:01:48   88623.0      0.10      22.5       0.0                          
    0:01:50   88619.0      0.10      22.5       0.0                          
    0:01:50   88613.4      0.10      22.5       0.0                          
    0:01:51   88586.8      0.13      24.7       0.0                          
    0:01:51   88586.8      0.13      24.7       0.0                          
    0:01:51   88586.8      0.13      24.7       0.0                          
    0:01:51   88586.8      0.13      24.7       0.0                          
    0:01:51   88586.8      0.13      24.7       0.0                          
    0:01:51   88586.8      0.13      24.7       0.0                          
    0:01:51   88592.4      0.10      23.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:01:51   88594.8      0.10      22.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:51   88599.8      0.10      22.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[32]/D
    0:01:51   88602.5      0.10      22.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:51   88608.1      0.10      22.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:52   88612.8      0.10      22.4       0.0 path/path/path/genblk1.add_in_reg[35]/D
    0:01:52   88616.8      0.10      22.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[32]/D
    0:01:52   88622.4      0.10      22.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52   88628.0      0.10      22.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:52   88631.5      0.10      21.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[32]/D
    0:01:52   88635.5      0.10      21.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:52   88635.7      0.10      21.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:52   88641.3      0.10      21.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:52   88643.2      0.10      21.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:52   88644.0      0.10      21.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:52   88645.0      0.10      21.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:01:52   88646.4      0.10      21.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:53   88648.8      0.10      21.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:53   88651.9      0.10      21.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:53   88654.3      0.10      21.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:01:53   88656.7      0.10      21.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:53   88663.4      0.10      21.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:53   88666.3      0.10      21.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:53   88670.3      0.10      21.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:53   88674.3      0.10      21.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[34]/D
    0:01:53   88679.9      0.10      21.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[35]/D
    0:01:53   88681.7      0.10      21.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:53   88683.9      0.10      21.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:53   88684.9      0.10      21.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:53   88685.5      0.10      21.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:01:53   88690.0      0.09      21.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:54   88694.0      0.09      21.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:54   88702.2      0.09      21.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[32]/D
    0:01:54   88709.7      0.09      21.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   88713.4      0.09      21.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:54   88717.6      0.09      21.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:54   88719.5      0.09      21.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:54   88721.6      0.09      21.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:54   88725.1      0.09      21.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:54   88725.1      0.09      21.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[35]/D
    0:01:54   88725.4      0.09      21.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:54   88729.4      0.09      20.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:54   88730.2      0.09      20.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[32]/D
    0:01:54   88733.1      0.09      20.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:55   88734.7      0.09      20.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[34]/D
    0:01:55   88734.9      0.09      20.8       0.0                          
    0:01:55   88735.7      0.09      20.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:55   88739.2      0.09      20.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:55   88742.4      0.09      20.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[27]/D
    0:01:55   88746.9      0.09      20.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:55   88752.0      0.09      20.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:55   88755.7      0.09      20.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:55   88758.1      0.09      20.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:55   88763.4      0.09      20.6       0.0 path/path/path/genblk1.add_in_reg[32]/D
    0:01:55   88767.7      0.09      20.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[27]/D
    0:01:56   88769.8      0.09      20.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:56   88771.6      0.09      20.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[27]/D
    0:01:56   88775.4      0.09      20.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:56   88782.0      0.09      20.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56   88781.5      0.09      20.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[34]/D
    0:01:56   88784.4      0.09      20.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:56   88790.3      0.09      20.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[27]/D
    0:01:56   88794.8      0.09      20.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[27]/D
    0:01:56   88793.5      0.09      20.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:56   88794.5      0.09      20.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
    0:01:56   88796.9      0.09      19.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:56   88802.0      0.09      19.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[34]/D
    0:01:56   88800.1      0.09      19.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[34]/D
    0:01:57   88801.4      0.09      19.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[27]/D
    0:01:57   88805.4      0.09      19.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:57   88810.5      0.09      19.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[32]/D
    0:01:57   88813.7      0.09      19.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[34]/D
    0:01:57   88817.1      0.09      19.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:57   88819.0      0.09      19.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[27]/D
    0:01:57   88819.8      0.09      19.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[27]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 05:57:09 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44572.024308
Buf/Inv area:                     5815.026038
Noncombinational area:           44247.768488
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88819.792796
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 05:57:13 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  37.3853 mW   (92%)
  Net Switching Power  =   3.1871 mW    (8%)
                         ---------
Total Dynamic Power    =  40.5724 mW  (100%)

Cell Leakage Power     =   1.7244 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.5441e+04          399.6802        7.3650e+05        3.6576e+04  (  86.48%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.9448e+03        2.7874e+03        9.8793e+05        5.7202e+03  (  13.52%)
--------------------------------------------------------------------------------------------------
Total          3.7385e+04 uW     3.1871e+03 uW     1.7244e+06 nW     4.2297e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 05:57:13 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[11].path/path/genblk1.add_in_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[11].path/Mat_a_Mem/Mem/U558/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[11].path/Mat_a_Mem/Mem/data_out[8] (memory_b20_SIZE12_LOGSIZE4_2)
                                                          0.00       0.23 f
  path/genblk1[11].path/Mat_a_Mem/data_out[8] (seqMemory_b20_SIZE12_2)
                                                          0.00       0.23 f
  path/genblk1[11].path/path/in0[8] (mac_b20_g1_1)        0.00       0.23 f
  path/genblk1[11].path/path/mult_21/a[8] (mac_b20_g1_1_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[11].path/path/mult_21/U1349/Z (XOR2_X1)
                                                          0.08       0.31 f
  path/genblk1[11].path/path/mult_21/U1309/ZN (NAND2_X1)
                                                          0.04       0.35 r
  path/genblk1[11].path/path/mult_21/U1158/Z (BUF_X1)     0.04       0.39 r
  path/genblk1[11].path/path/mult_21/U1903/ZN (OAI22_X1)
                                                          0.03       0.42 f
  path/genblk1[11].path/path/mult_21/U513/CO (FA_X1)      0.11       0.53 f
  path/genblk1[11].path/path/mult_21/U500/S (FA_X1)       0.13       0.65 f
  path/genblk1[11].path/path/mult_21/U498/CO (FA_X1)      0.09       0.75 f
  path/genblk1[11].path/path/mult_21/U488/S (FA_X1)       0.13       0.88 r
  path/genblk1[11].path/path/mult_21/U487/S (FA_X1)       0.11       0.99 f
  path/genblk1[11].path/path/mult_21/U1389/ZN (NOR2_X1)
                                                          0.05       1.04 r
  path/genblk1[11].path/path/mult_21/U1365/ZN (NOR2_X1)
                                                          0.03       1.07 f
  path/genblk1[11].path/path/mult_21/U1334/ZN (NAND2_X1)
                                                          0.03       1.10 r
  path/genblk1[11].path/path/mult_21/U1233/ZN (AND2_X1)
                                                          0.05       1.15 r
  path/genblk1[11].path/path/mult_21/U1342/ZN (OAI21_X1)
                                                          0.04       1.19 f
  path/genblk1[11].path/path/mult_21/U2060/ZN (AOI21_X1)
                                                          0.06       1.25 r
  path/genblk1[11].path/path/mult_21/U1961/ZN (OAI21_X1)
                                                          0.04       1.28 f
  path/genblk1[11].path/path/mult_21/U1360/ZN (XNOR2_X1)
                                                          0.05       1.34 f
  path/genblk1[11].path/path/mult_21/product[27] (mac_b20_g1_1_DW_mult_tc_1)
                                                          0.00       1.34 f
  path/genblk1[11].path/path/genblk1.add_in_reg[27]/D (DFF_X1)
                                                          0.01       1.35 f
  data arrival time                                                  1.35

  clock clk (rise edge)                                   1.30       1.30
  clock network delay (ideal)                             0.00       1.30
  path/genblk1[11].path/path/genblk1.add_in_reg[27]/CK (DFF_X1)
                                                          0.00       1.30 r
  library setup time                                     -0.04       1.26
  data required time                                                 1.26
  --------------------------------------------------------------------------
  data required time                                                 1.26
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
