// Seed: 393378191
module module_0 ();
  logic id_1;
  id_2(
      -1, -1
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd90,
    parameter id_4 = 32'd59
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire _id_2;
  inout wire id_1;
  wire [id_4 : id_4] id_7;
  wire [id_4 : 1] id_8;
  logic id_9;
  ;
  logic [id_2 : -1] id_10;
  module_0 modCall_1 ();
endmodule
