{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.11624",
   "Default View_TopLeft":"-195,-480",
   "ExpandedHierarchyInLayout":"",
   "HierExpandStatus_comment_0":"false",
   "comment_0":"DDR3 Will interface to MT41K128M16xx-15E or MT41K128M16XX-125
CLK_OUT1 = 166.66667MHz (DDR3 clock interface)
CLK_OUT2 = 200MHz (DDR3 System Clock)
UI_CLK = 100MHz output of DDR3
MIG 7 init_calib_complete = High when DDR3 is working and OK
See OneNote FPGA learn file for more information on DDR3 setup",
   "commentid":"comment_0|",
   "font_comment_0":"10",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port DDR3_0 -pg 1 -lvl 6 -x 2050 -y 350 -defaultsOSRD
preplace port port-id_CLK_IN -pg 1 -lvl 0 -x -70 -y -120 -defaultsOSRD
preplace port port-id_UART_RX -pg 1 -lvl 6 -x 2050 -y 910 -defaultsOSRD -right
preplace port port-id_UART_TX -pg 1 -lvl 6 -x 2050 -y 930 -defaultsOSRD
preplace port port-id_SW_0 -pg 1 -lvl 6 -x 2050 -y 460 -defaultsOSRD -right
preplace port port-id_SW_1 -pg 1 -lvl 6 -x 2050 -y 440 -defaultsOSRD -right
preplace portBus RST_H -pg 1 -lvl 0 -x -70 -y -410 -defaultsOSRD
preplace portBus gpio2_io_o_0 -pg 1 -lvl 6 -x 2050 -y 680 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 2 -x 550 -y -280 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 3 -x 1040 -y -300 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 550 -y -130 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 3 -x 1040 -y -140 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 100 -y -410 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 1490 -y 140 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 4 -x 1490 -y 390 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1490 -y 650 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 4 -x 1490 -y 1180 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 4 -x 1490 -y 920 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1040 -y 1420 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 4 -x 1490 -y 1430 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 5 -x 1860 -y 370 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 5 -x 1860 -y 550 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 100 -y -130 -defaultsOSRD
preplace netloc Net 1 1 4 300 -390 830 -420 1260 290 1640
preplace netloc Op1_0_1 1 0 1 -50 -410n
preplace netloc SW0_1 1 4 2 1710 460 N
preplace netloc SW1_1 1 4 2 1700 440 N
preplace netloc UART_RX_1 1 4 2 N 910 NJ
preplace netloc axi_gpio_0_gpio2_io_o 1 4 2 NJ 680 NJ
preplace netloc axi_timer_0_interrupt 1 2 3 870 1070 NJ 1070 1640
preplace netloc axi_uartlite_0_interrupt 1 2 3 860 1060 NJ 1060 1630
preplace netloc axi_uartlite_0_tx 1 4 2 N 930 NJ
preplace netloc clk_in1_0_1 1 0 1 NJ -120
preplace netloc clk_wiz_1_clk_out1 1 1 3 260J -450 NJ -450 1290
preplace netloc clk_wiz_1_clk_out2 1 1 3 250J -460 NJ -460 1300
preplace netloc clk_wiz_1_locked 1 1 2 270 -380 800J
preplace netloc mdm_1_debug_sys_rst 1 2 1 N -120
preplace netloc mig_7series_0_init_calib_complete 1 4 1 1690 430n
preplace netloc mig_7series_0_ui_clk_sync_rst 1 4 1 N 370
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 870 -400 1210J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 1 3 290 -430 NJ -430 1220
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 3 1 1250 -100n
preplace netloc util_vector_logic_0_Res 1 1 3 NJ -410 820 -410 1280
preplace netloc util_vector_logic_1_Res 1 2 4 860 -440 NJ -440 NJ -440 2010
preplace netloc xlconcat_0_dout 1 3 1 1220 1420n
preplace netloc xlconcat_1_dout 1 4 2 N 640 2010
preplace netloc axi_intc_0_interrupt 1 1 4 280 -470 NJ -470 NJ -470 1680
preplace netloc microblaze_0_M_AXI_DP 1 2 2 840J -390 1270
preplace netloc microblaze_0_debug 1 1 2 310 -370 790J
preplace netloc microblaze_0_dlmb_1 1 2 1 810 -330n
preplace netloc microblaze_0_ilmb_1 1 2 1 850 -310n
preplace netloc smartconnect_0_M00_AXI 1 3 2 1340 10 1640
preplace netloc smartconnect_0_M01_AXI 1 3 2 1350 20 1660
preplace netloc smartconnect_0_M02_AXI 1 3 2 1320 0 1670
preplace netloc smartconnect_0_M03_AXI 1 3 2 1310 30 1630
preplace netloc smartconnect_0_M04_AXI 1 3 2 1330 40 1650
preplace netloc mig_7series_0_DDR3 1 4 2 1710J 430 2020J
preplace cgraphic comment_0 place left 151 39 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -70 100 550 1040 1490 1860 2050
pagesize -pg 1 -db -bbox -sgen -200 -630 2800 1570
"
}
{
   "da_mb_cnt":"1"
}
{
   "/comment_0":"comment_0"
}