{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672265521387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672265521387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 22:12:01 2022 " "Processing started: Wed Dec 28 22:12:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672265521387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672265521387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC --merge=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672265521388 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521627 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1672265521689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672265521708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521708 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_BERR " "No output dependent on input pin \"_BERR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|_BERR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A12 " "No output dependent on input pin \"A12\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|A12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_IORDY " "No output dependent on input pin \"_IORDY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|_IORDY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INTB " "No output dependent on input pin \"INTB\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|INTB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1672265521816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1058 " "Implemented 1058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672265521816 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672265521816 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Implemented 55 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672265521816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "975 " "Implemented 975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672265521816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672265521816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672265521896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 22:12:01 2022 " "Processing ended: Wed Dec 28 22:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672265511718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672265511718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 22:11:51 2022 " "Processing started: Wed Dec 28 22:11:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672265511718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672265511718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672265511719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1672265511887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_8b_MUX " "Found entity 1: datapath_8b_MUX" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(46) " "Verilog HDL warning at datapath_input.v(46): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1672265512023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(47) " "Verilog HDL warning at datapath_input.v(47): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1672265512023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(48) " "Verilog HDL warning at datapath_input.v(48): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1672265512023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff5 " "Found entity 1: cpudff5" {  } { { "../RTL/CPU_SM/cpudff5.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff4 " "Found entity 1: cpudff4" {  } { { "../RTL/CPU_SM/cpudff4.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff3 " "Found entity 1: cpudff3" {  } { { "../RTL/CPU_SM/cpudff3.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff2 " "Found entity 1: cpudff2" {  } { { "../RTL/CPU_SM/cpudff2.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff1 " "Found entity 1: cpudff1" {  } { { "../RTL/CPU_SM/cpudff1.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1672265512042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RESDMAC " "Elaborating entity \"RESDMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1672265512128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:u_registers " "Elaborating entity \"registers\" for hierarchy \"registers:u_registers\"" {  } { { "../RTL/RESDMAC.v" "u_registers" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder registers:u_registers\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"registers:u_registers\|addr_decoder:u_addr_decoder\"" {  } { { "../RTL/Registers/registers.v" "u_addr_decoder" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_istr registers:u_registers\|registers_istr:u_registers_istr " "Elaborating entity \"registers_istr\" for hierarchy \"registers:u_registers\|registers_istr:u_registers_istr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_istr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_cntr registers:u_registers\|registers_cntr:u_registers_cntr " "Elaborating entity \"registers_cntr\" for hierarchy \"registers:u_registers\|registers_cntr:u_registers_cntr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_term registers:u_registers\|registers_term:u_registers_term " "Elaborating entity \"registers_term\" for hierarchy \"registers:u_registers\|registers_term:u_registers_term\"" {  } { { "../RTL/Registers/registers.v" "u_registers_term" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:u_CPU_SM " "Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:u_CPU_SM\"" {  } { { "../RTL/RESDMAC.v" "u_CPU_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_inputs CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs " "Elaborating entity \"CPU_SM_inputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff1 CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1 " "Elaborating entity \"cpudff1\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff1" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff2 CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2 " "Elaborating entity \"cpudff2\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff2" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff3 CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3 " "Elaborating entity \"cpudff3\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff3" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff4 CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4 " "Elaborating entity \"cpudff4\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff4" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff5 CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5 " "Elaborating entity \"cpudff5\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff5" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_outputs CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs " "Elaborating entity \"CPU_SM_outputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM SCSI_SM:u_SCSI_SM " "Elaborating entity \"SCSI_SM\" for hierarchy \"SCSI_SM:u_SCSI_SM\"" {  } { { "../RTL/RESDMAC.v" "u_SCSI_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_inputs SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs " "Elaborating entity \"scsi_sm_inputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_outputs SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs " "Elaborating entity \"scsi_sm_outputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:int_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:int_fifo\"" {  } { { "../RTL/RESDMAC.v" "int_fifo" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_write_strobes fifo:int_fifo\|fifo_write_strobes:u_write_strobes " "Elaborating entity \"fifo_write_strobes\" for hierarchy \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\"" {  } { { "../RTL/FIFO/fifo.v" "u_write_strobes" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo__full_empty_ctr fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr " "Elaborating entity \"fifo__full_empty_ctr\" for hierarchy \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\"" {  } { { "../RTL/FIFO/fifo.v" "u_full_empty_ctr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_3bit_cntr fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr " "Elaborating entity \"fifo_3bit_cntr\" for hierarchy \"fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr\"" {  } { { "../RTL/FIFO/fifo.v" "u_next_in_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_byte_ptr fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr " "Elaborating entity \"fifo_byte_ptr\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\"" {  } { { "../RTL/FIFO/fifo.v" "u_byte_ptr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_datapath\"" {  } { { "../RTL/RESDMAC.v" "u_datapath" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_input datapath:u_datapath\|datapath_input:u_datapath_input " "Elaborating entity \"datapath_input\" for hierarchy \"datapath:u_datapath\|datapath_input:u_datapath_input\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_input" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_output datapath:u_datapath\|datapath_output:u_datapath_output " "Elaborating entity \"datapath_output\" for hierarchy \"datapath:u_datapath\|datapath_output:u_datapath_output\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_output" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_scsi datapath:u_datapath\|datapath_scsi:u_datapath_scsi " "Elaborating entity \"datapath_scsi\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_scsi" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_24dec datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec " "Elaborating entity \"datapath_24dec\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_24dec" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_8b_MUX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX " "Elaborating entity \"datapath_8b_MUX\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_8b_MUX" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1672265512206 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_8b_MUX.v(35) " "Verilog HDL Case Statement information at datapath_8b_MUX.v(35): all case item expressions in this case statement are onehot" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1672265512210 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[31\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[31\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[30\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[30\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[29\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[29\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[28\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[28\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[27\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[27\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[26\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[26\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[25\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[25\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[24\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[24\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[23\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[23\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[22\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[22\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[21\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[21\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[20\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[20\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[19\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[19\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[18\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[18\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[17\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[17\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[16\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[16\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[15\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[15\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[14\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[14\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[13\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[13\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[12\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[12\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[11\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[11\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[10\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[10\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[9\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[9\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[8\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[8\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[7\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[7\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[6\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[6\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[5\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[5\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[4\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[4\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[3\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[3\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[2\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[2\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[1\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[1\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[0\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[0\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1672265512509 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth " "Found clock multiplexer SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1672265512619 "|RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1672265512619 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1672265513086 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 331 -1 0 } } { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1672265513098 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1672265513098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1672265514054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1672265514086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672265514224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265514224 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_BERR " "No output dependent on input pin \"_BERR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265514348 "|RESDMAC|_BERR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A12 " "No output dependent on input pin \"A12\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265514348 "|RESDMAC|A12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_IORDY " "No output dependent on input pin \"_IORDY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265514348 "|RESDMAC|_IORDY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INTB " "No output dependent on input pin \"INTB\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265514348 "|RESDMAC|INTB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1672265514348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1058 " "Implemented 1058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672265514348 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672265514348 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Implemented 55 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672265514348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "975 " "Implemented 975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672265514348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672265514348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672265514356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 22:11:54 2022 " "Processing ended: Wed Dec 28 22:11:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672265514356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672265514356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672265514356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672265514356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1672265521387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672265521387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 22:12:01 2022 " "Processing started: Wed Dec 28 22:12:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672265521387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1672265521387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC --merge=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1672265521388 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521627 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1672265521689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672265521708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521708 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_BERR " "No output dependent on input pin \"_BERR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|_BERR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A12 " "No output dependent on input pin \"A12\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|A12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_IORDY " "No output dependent on input pin \"_IORDY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|_IORDY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INTB " "No output dependent on input pin \"INTB\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|INTB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1672265521816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1058 " "Implemented 1058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672265521816 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672265521816 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Implemented 55 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672265521816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "975 " "Implemented 975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672265521816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1672265521816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672265521896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 22:12:01 2022 " "Processing ended: Wed Dec 28 22:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1672265511718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672265511718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 22:11:51 2022 " "Processing started: Wed Dec 28 22:11:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672265511718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1672265511718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1672265511719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1672265511887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_8b_MUX " "Found entity 1: datapath_8b_MUX" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESDMAC " "Found entity 1: RESDMAC" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_outputs " "Found entity 1: scsi_sm_outputs" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsi_sm_inputs " "Found entity 1: scsi_sm_inputs" {  } { { "../RTL/SCSI_SM/scsi_sm_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_inputs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCSI_SM " "Found entity 1: SCSI_SM" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_term " "Found entity 1: registers_term" {  } { { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_istr " "Found entity 1: registers_istr" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_cntr " "Found entity 1: registers_cntr" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../RTL/Registers/registers.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_write_strobes " "Found entity 1: fifo_write_strobes" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo__full_empty_ctr " "Found entity 1: fifo__full_empty_ctr" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_byte_ptr " "Found entity 1: fifo_byte_ptr" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_3bit_cntr " "Found entity 1: fifo_3bit_cntr" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_scsi " "Found entity 1: datapath_scsi" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_output " "Found entity 1: datapath_output" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512022 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(46) " "Verilog HDL warning at datapath_input.v(46): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1672265512023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(47) " "Verilog HDL warning at datapath_input.v(47): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1672265512023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath_input.v(48) " "Verilog HDL warning at datapath_input.v(48): extended using \"x\" or \"z\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 0 0 "Quartus II" 0 -1 1672265512023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_input " "Found entity 1: datapath_input" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_input.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_24dec " "Found entity 1: datapath_24dec" {  } { { "../RTL/datapath/datapath_24dec.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_24dec.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../RTL/datapath/datapath.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff5 " "Found entity 1: cpudff5" {  } { { "../RTL/CPU_SM/cpudff5.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff5.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff4 " "Found entity 1: cpudff4" {  } { { "../RTL/CPU_SM/cpudff4.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff3 " "Found entity 1: cpudff3" {  } { { "../RTL/CPU_SM/cpudff3.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff2 " "Found entity 1: cpudff2" {  } { { "../RTL/CPU_SM/cpudff2.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpudff1 " "Found entity 1: cpudff1" {  } { { "../RTL/CPU_SM/cpudff1.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/cpudff1.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_outputs " "Found entity 1: CPU_SM_outputs" {  } { { "../RTL/CPU_SM/CPU_SM_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_output.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM_inputs " "Found entity 1: CPU_SM_inputs" {  } { { "../RTL/CPU_SM/CPU_SM_inputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM_inputs.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_SM " "Found entity 1: CPU_SM" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1672265512042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1672265512042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RESDMAC " "Elaborating entity \"RESDMAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1672265512128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:u_registers " "Elaborating entity \"registers\" for hierarchy \"registers:u_registers\"" {  } { { "../RTL/RESDMAC.v" "u_registers" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder registers:u_registers\|addr_decoder:u_addr_decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"registers:u_registers\|addr_decoder:u_addr_decoder\"" {  } { { "../RTL/Registers/registers.v" "u_addr_decoder" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_istr registers:u_registers\|registers_istr:u_registers_istr " "Elaborating entity \"registers_istr\" for hierarchy \"registers:u_registers\|registers_istr:u_registers_istr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_istr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_cntr registers:u_registers\|registers_cntr:u_registers_cntr " "Elaborating entity \"registers_cntr\" for hierarchy \"registers:u_registers\|registers_cntr:u_registers_cntr\"" {  } { { "../RTL/Registers/registers.v" "u_registers_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_term registers:u_registers\|registers_term:u_registers_term " "Elaborating entity \"registers_term\" for hierarchy \"registers:u_registers\|registers_term:u_registers_term\"" {  } { { "../RTL/Registers/registers.v" "u_registers_term" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM CPU_SM:u_CPU_SM " "Elaborating entity \"CPU_SM\" for hierarchy \"CPU_SM:u_CPU_SM\"" {  } { { "../RTL/RESDMAC.v" "u_CPU_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_inputs CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs " "Elaborating entity \"CPU_SM_inputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_inputs:u_CPU_SM_inputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff1 CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1 " "Elaborating entity \"cpudff1\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff1:u_cpudff1\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff1" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff2 CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2 " "Elaborating entity \"cpudff2\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff2:u_cpudff2\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff2" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff3 CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3 " "Elaborating entity \"cpudff3\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff3:u_cpudff3\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff3" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff4 CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4 " "Elaborating entity \"cpudff4\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff4:u_cpudff4\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff4" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpudff5 CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5 " "Elaborating entity \"cpudff5\" for hierarchy \"CPU_SM:u_CPU_SM\|cpudff5:u_cpudff5\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_cpudff5" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_SM_outputs CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs " "Elaborating entity \"CPU_SM_outputs\" for hierarchy \"CPU_SM:u_CPU_SM\|CPU_SM_outputs:u_CPU_SM_outputs\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "u_CPU_SM_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCSI_SM SCSI_SM:u_SCSI_SM " "Elaborating entity \"SCSI_SM\" for hierarchy \"SCSI_SM:u_SCSI_SM\"" {  } { { "../RTL/RESDMAC.v" "u_SCSI_SM" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_inputs SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs " "Elaborating entity \"scsi_sm_inputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_inputs:u_scsi_sm_inputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_inputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsi_sm_outputs SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs " "Elaborating entity \"scsi_sm_outputs\" for hierarchy \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "u_scsi_sm_outputs" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:int_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:int_fifo\"" {  } { { "../RTL/RESDMAC.v" "int_fifo" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_write_strobes fifo:int_fifo\|fifo_write_strobes:u_write_strobes " "Elaborating entity \"fifo_write_strobes\" for hierarchy \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\"" {  } { { "../RTL/FIFO/fifo.v" "u_write_strobes" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo__full_empty_ctr fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr " "Elaborating entity \"fifo__full_empty_ctr\" for hierarchy \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\"" {  } { { "../RTL/FIFO/fifo.v" "u_full_empty_ctr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_3bit_cntr fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr " "Elaborating entity \"fifo_3bit_cntr\" for hierarchy \"fifo:int_fifo\|fifo_3bit_cntr:u_next_in_cntr\"" {  } { { "../RTL/FIFO/fifo.v" "u_next_in_cntr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_byte_ptr fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr " "Elaborating entity \"fifo_byte_ptr\" for hierarchy \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\"" {  } { { "../RTL/FIFO/fifo.v" "u_byte_ptr" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:u_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:u_datapath\"" {  } { { "../RTL/RESDMAC.v" "u_datapath" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_input datapath:u_datapath\|datapath_input:u_datapath_input " "Elaborating entity \"datapath_input\" for hierarchy \"datapath:u_datapath\|datapath_input:u_datapath_input\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_input" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_output datapath:u_datapath\|datapath_output:u_datapath_output " "Elaborating entity \"datapath_output\" for hierarchy \"datapath:u_datapath\|datapath_output:u_datapath_output\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_output" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_scsi datapath:u_datapath\|datapath_scsi:u_datapath_scsi " "Elaborating entity \"datapath_scsi\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\"" {  } { { "../RTL/datapath/datapath.v" "u_datapath_scsi" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_24dec datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec " "Elaborating entity \"datapath_24dec\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_24dec:u_datapath_24dec\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_24dec" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_8b_MUX datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX " "Elaborating entity \"datapath_8b_MUX\" for hierarchy \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|datapath_8b_MUX:u_datapath_8b_MUX\"" {  } { { "../RTL/datapath/datapath_scsi.v" "u_datapath_8b_MUX" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1672265512206 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath_8b_MUX.v(35) " "Verilog HDL Case Statement information at datapath_8b_MUX.v(35): all case item expressions in this case statement are onehot" {  } { { "../RTL/datapath/datapath_8b_MUX.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_8b_MUX.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 1 0 "Quartus II" 0 -1 1672265512210 "|RESDMAC|datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[31\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[31\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[30\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[30\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[29\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[29\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[28\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[28\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[27\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[27\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[26\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[26\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[25\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[25\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[24\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[24\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 121 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[23\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[23\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[22\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[22\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[21\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[21\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[20\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[20\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[19\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[19\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[18\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[18\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[17\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[17\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[16\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[16\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 125 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[15\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[15\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[14\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[14\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[13\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[13\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[12\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[12\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[11\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[11\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[10\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[10\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[9\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[9\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[8\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[8\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 129 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[7\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[7\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[6\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[6\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[5\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[5\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[4\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[4\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[3\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[3\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[2\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[2\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[1\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[1\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"datapath:u_datapath\|ID\[0\]\" " "Converted tri-state node \"datapath:u_datapath\|ID\[0\]\" into a selector" {  } { { "../RTL/FIFO/fifo.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo.v" 133 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[16\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[17\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[18\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[19\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[20\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[21\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[22\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[23\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[24\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[25\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[26\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[27\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[28\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[29\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[30\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|MOD\[31\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[0\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[0\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[1\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[1\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[2\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[2\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[3\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[3\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[4\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[4\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[5\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[5\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[6\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[6\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[7\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[7\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[8\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[8\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[9\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[9\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[10\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[10\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[11\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[11\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[12\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[12\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[13\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[13\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[14\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[14\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[15\] " "Converted tri-state buffer \"datapath:u_datapath\|datapath_output:u_datapath_output\|UPPER_OUTPUT_DATA\[15\]\" feeding internal logic into a wire" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/datapath/datapath_output.v" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1672265512509 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "Quartus II" 0 -1 1672265512509 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth " "Found clock multiplexer SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK~synth" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1672265512619 "|RESDMAC|SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 1 0 "Quartus II" 0 -1 1672265512619 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 1 0 "Quartus II" 0 -1 1672265513086 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 331 -1 0 } } { "../RTL/Registers/registers_term.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_term.v" 28 -1 0 } } { "../RTL/Registers/registers_istr.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/Registers/registers_istr.v" 103 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 1 0 "Quartus II" 0 -1 1672265513098 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 1 0 "Quartus II" 0 -1 1672265513098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 1 0 "Quartus II" 0 -1 1672265514054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg " "Generated suppressed messages file /home/mike/EAGLE/projects/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Quartus II" 0 -1 1672265514086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672265514224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Quartus II" 0 -1 1672265514224 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_BERR " "No output dependent on input pin \"_BERR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265514348 "|RESDMAC|_BERR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A12 " "No output dependent on input pin \"A12\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265514348 "|RESDMAC|A12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_IORDY " "No output dependent on input pin \"_IORDY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265514348 "|RESDMAC|_IORDY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INTB " "No output dependent on input pin \"INTB\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265514348 "|RESDMAC|INTB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1672265514348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1058 " "Implemented 1058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672265514348 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672265514348 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Implemented 55 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672265514348 ""} { "Info" "ICUT_CUT_TM_LCELLS" "975 " "Implemented 975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672265514348 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1672265514348 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "586 " "Peak virtual memory: 586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672265514356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 22:11:54 2022 " "Processing ended: Wed Dec 28 22:11:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672265514356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672265514356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672265514356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1672265514356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1672265521387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1672265521387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 22:12:01 2022 " "Processing started: Wed Dec 28 22:12:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1672265521387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1672265521387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC --merge=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC --merge=on" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1672265521388 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 1 0 "Quartus II" 0 -1 1672265521627 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 1 0 "Quartus II" 0 -1 1672265521689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1672265521708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Quartus II" 0 -1 1672265521708 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_BERR " "No output dependent on input pin \"_BERR\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|_BERR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A12 " "No output dependent on input pin \"A12\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|A12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_IORDY " "No output dependent on input pin \"_IORDY\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|_IORDY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INTB " "No output dependent on input pin \"INTB\"" {  } { { "../RTL/RESDMAC.v" "" { Text "/home/mike/EAGLE/projects/SDMAC-Replacement/RTL/RESDMAC.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1672265521816 "|RESDMAC|INTB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1672265521816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1058 " "Implemented 1058 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1672265521816 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1672265521816 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "55 " "Implemented 55 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1672265521816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "975 " "Implemented 975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1672265521816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1672265521816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1672265521896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 22:12:01 2022 " "Processing ended: Wed Dec 28 22:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1672265521896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1672265521896 ""}
