#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018abbc34430 .scope module, "ULA_tb" "ULA_tb" 2 4;
 .timescale -9 -9;
L_0000018abbca77f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018abbca5560_0 .net *"_ivl_3", 0 0, L_0000018abbca77f8;  1 drivers
v0000018abbca59c0_0 .var "a", 7 0;
v0000018abbca65a0_0 .var "b", 7 0;
v0000018abbca56a0_0 .var "clk", 0 0;
v0000018abbca5e20_0 .var "opcode", 2 0;
v0000018abbca51a0_0 .net "s", 8 0, L_0000018abbcfe000;  1 drivers
L_0000018abbcfe000 .concat [ 8 1 0 0], L_0000018abbcfcfc0, L_0000018abbca77f8;
S_0000018abbb21330 .scope module, "uut" "ULA" 2 10, 3 11 0, S_0000018abbc34430;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a_in";
    .port_info 1 /INPUT 8 "b_in";
    .port_info 2 /INPUT 3 "opcode_in";
    .port_info 3 /OUTPUT 8 "s";
    .port_info 4 /INPUT 1 "clk";
L_0000018abbca72e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018abbca6000_0 .net *"_ivl_16", 0 0, L_0000018abbca72e8;  1 drivers
L_0000018abbca7330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018abbca5ce0_0 .net *"_ivl_23", 0 0, L_0000018abbca7330;  1 drivers
L_0000018abbca72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018abbca54c0_0 .net *"_ivl_9", 0 0, L_0000018abbca72a0;  1 drivers
v0000018abbca5ec0_0 .net "a_in", 7 0, v0000018abbca59c0_0;  1 drivers
v0000018abbca5a60_0 .net "a_out", 7 0, L_0000018abbca6320;  1 drivers
v0000018abbca5740_0 .net "b_in", 7 0, v0000018abbca65a0_0;  1 drivers
v0000018abbca5d80_0 .net "b_out", 7 0, L_0000018abbca4b60;  1 drivers
v0000018abbca60a0_0 .net "clk", 0 0, v0000018abbca56a0_0;  1 drivers
v0000018abbca6140_0 .net "opcode_in", 2 0, v0000018abbca5e20_0;  1 drivers
v0000018abbca5920_0 .net "opcode_out", 7 0, v0000018abbc25eb0_0;  1 drivers
v0000018abbca5b00_0 .net "s", 7 0, L_0000018abbcfcfc0;  1 drivers
RS_0000018abbc348f8 .resolv tri, L_0000018abbca4020, L_0000018abbca3300, L_0000018abbca4160, L_0000018abbca2cc0, L_0000018abbca3440;
v0000018abbca5600_0 .net8 "s_in", 8 0, RS_0000018abbc348f8;  5 drivers
RS_0000018abbc34928 .resolv tri, v0000018abbc26c70_0, v0000018abbc27030_0, v0000018abbc96ef0_0, v0000018abbc97210_0, v0000018abbc977b0_0;
v0000018abbca5c40_0 .net8 "s_out", 8 0, RS_0000018abbc34928;  5 drivers
L_0000018abbca2d60 .part v0000018abbc25eb0_0, 0, 1;
L_0000018abbca33a0 .part v0000018abbc25eb0_0, 1, 1;
L_0000018abbca4160 .concat [ 8 1 0 0], L_0000018abbcefd40, L_0000018abbca72a0;
L_0000018abbca4200 .part v0000018abbc25eb0_0, 2, 1;
L_0000018abbca2cc0 .concat [ 8 1 0 0], L_0000018abbcf01a0, L_0000018abbca72e8;
L_0000018abbca3bc0 .part v0000018abbc25eb0_0, 3, 1;
L_0000018abbca3440 .concat [ 8 1 0 0], L_0000018abbcf0750, L_0000018abbca7330;
L_0000018abbca3580 .part v0000018abbc25eb0_0, 4, 1;
L_0000018abbcfcb60 .part RS_0000018abbc34928, 0, 8;
S_0000018abbb214c0 .scope module, "and_1" "AND" 3 36, 4 1 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
L_0000018abbcefd40 .functor AND 8, L_0000018abbca6320, L_0000018abbca4b60, C4<11111111>, C4<11111111>;
v0000018abbc261d0_0 .net "a", 7 0, L_0000018abbca6320;  alias, 1 drivers
v0000018abbc25e10_0 .net "b", 7 0, L_0000018abbca4b60;  alias, 1 drivers
v0000018abbc26e50_0 .net "s", 7 0, L_0000018abbcefd40;  1 drivers
S_0000018abbb2d600 .scope module, "and_2" "tristate" 3 37, 5 1 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 9 "b";
    .port_info 2 /INPUT 1 "en";
v0000018abbc263b0_0 .net8 "a", 8 0, RS_0000018abbc348f8;  alias, 5 drivers
v0000018abbc26c70_0 .var "b", 8 0;
v0000018abbc26ef0_0 .net "en", 0 0, L_0000018abbca4200;  1 drivers
E_0000018abbc14280 .event anyedge, v0000018abbc26ef0_0, v0000018abbc263b0_0;
S_0000018abbb2d790 .scope module, "d" "decodificador" 3 23, 6 1 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "y";
v0000018abbc25910_0 .net "a", 2 0, v0000018abbca5e20_0;  alias, 1 drivers
L_0000018abbca7258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000018abbc268b0_0 .net "enable", 0 0, L_0000018abbca7258;  1 drivers
v0000018abbc25eb0_0 .var "y", 7 0;
E_0000018abbc14680 .event anyedge, v0000018abbc268b0_0, v0000018abbc25910_0;
S_0000018abbb25490 .scope module, "or_1" "OR" 3 39, 7 1 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
L_0000018abbcf01a0 .functor OR 8, L_0000018abbca6320, L_0000018abbca4b60, C4<00000000>, C4<00000000>;
v0000018abbc26950_0 .net "a", 7 0, L_0000018abbca6320;  alias, 1 drivers
v0000018abbc254b0_0 .net "b", 7 0, L_0000018abbca4b60;  alias, 1 drivers
v0000018abbc26f90_0 .net "s", 7 0, L_0000018abbcf01a0;  1 drivers
S_0000018abbb25620 .scope module, "or_2" "tristate" 3 40, 5 1 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 9 "b";
    .port_info 2 /INPUT 1 "en";
v0000018abbc25f50_0 .net8 "a", 8 0, RS_0000018abbc348f8;  alias, 5 drivers
v0000018abbc27030_0 .var "b", 8 0;
v0000018abbc25190_0 .net "en", 0 0, L_0000018abbca3bc0;  1 drivers
E_0000018abbc14700 .event anyedge, v0000018abbc25190_0, v0000018abbc263b0_0;
S_0000018abbb23430 .scope module, "reg_a" "reg_8_bit" 3 21, 8 3 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /OUTPUT 8 "q";
    .port_info 2 /INPUT 1 "clk";
v0000018abbc85d00_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc865c0_0 .net "d", 7 0, v0000018abbca59c0_0;  alias, 1 drivers
v0000018abbc85800_0 .net "nq", 7 0, L_0000018abbca6460;  1 drivers
v0000018abbc85e40_0 .net "q", 7 0, L_0000018abbca6320;  alias, 1 drivers
L_0000018abbca57e0 .part v0000018abbca59c0_0, 0, 1;
L_0000018abbca5f60 .part v0000018abbca59c0_0, 1, 1;
L_0000018abbca61e0 .part v0000018abbca59c0_0, 2, 1;
L_0000018abbca5880 .part v0000018abbca59c0_0, 3, 1;
L_0000018abbca6640 .part v0000018abbca59c0_0, 4, 1;
L_0000018abbca63c0 .part v0000018abbca59c0_0, 5, 1;
L_0000018abbca6280 .part v0000018abbca59c0_0, 6, 1;
L_0000018abbca5ba0 .part v0000018abbca59c0_0, 7, 1;
LS_0000018abbca6460_0_0 .concat8 [ 1 1 1 1], v0000018abbc25af0_0, v0000018abbc81c00_0, v0000018abbc81a20_0, v0000018abbc829c0_0;
LS_0000018abbca6460_0_4 .concat8 [ 1 1 1 1], v0000018abbc818e0_0, v0000018abbc84fe0_0, v0000018abbc84a40_0, v0000018abbc85c60_0;
L_0000018abbca6460 .concat8 [ 4 4 0 0], LS_0000018abbca6460_0_0, LS_0000018abbca6460_0_4;
LS_0000018abbca6320_0_0 .concat8 [ 1 1 1 1], v0000018abbc257d0_0, v0000018abbc19410_0, v0000018abbc82ce0_0, v0000018abbc81de0_0;
LS_0000018abbca6320_0_4 .concat8 [ 1 1 1 1], v0000018abbc81d40_0, v0000018abbc86020_0, v0000018abbc85080_0, v0000018abbc84cc0_0;
L_0000018abbca6320 .concat8 [ 4 4 0 0], LS_0000018abbca6320_0_0, LS_0000018abbca6320_0_4;
S_0000018abbb235c0 .scope generate, "ffd_inst[0]" "ffd_inst[0]" 8 9, 8 9 0, S_0000018abbb23430;
 .timescale -9 -9;
P_0000018abbc14780 .param/l "i" 0 8 9, +C4<00>;
S_0000018abbb19d70 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbb235c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbc336a0 .functor NOT 1, L_0000018abbca57e0, C4<0>, C4<0>, C4<0>;
L_0000018abbca6958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbc33940 .functor NOT 1, L_0000018abbca6958, C4<0>, C4<0>, C4<0>;
L_0000018abbca69a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbc33860 .functor NOT 1, L_0000018abbca69a0, C4<0>, C4<0>, C4<0>;
L_0000018abbc339b0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc25ff0_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc26090_0 .net "clr", 0 0, L_0000018abbca69a0;  1 drivers
v0000018abbc19cd0_0 .net "d", 0 0, L_0000018abbca57e0;  1 drivers
v0000018abbc19e10_0 .net "nq", 0 0, v0000018abbc257d0_0;  1 drivers
v0000018abbc18e70_0 .net "pr", 0 0, L_0000018abbca6958;  1 drivers
v0000018abbc19eb0_0 .net "q", 0 0, v0000018abbc25af0_0;  1 drivers
S_0000018abbb19f00 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbb19d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc25a50_0 .net "clk", 0 0, L_0000018abbc339b0;  1 drivers
v0000018abbc255f0_0 .net "clr", 0 0, L_0000018abbc33860;  1 drivers
v0000018abbc25690_0 .net "j", 0 0, L_0000018abbca57e0;  alias, 1 drivers
v0000018abbc25730_0 .net "k", 0 0, L_0000018abbc336a0;  1 drivers
v0000018abbc257d0_0 .var "nq", 0 0;
v0000018abbc25870_0 .net "pr", 0 0, L_0000018abbc33940;  1 drivers
v0000018abbc25af0_0 .var "q", 0 0;
E_0000018abbc14b80 .event posedge, v0000018abbc25a50_0;
S_0000018abbb2c620 .scope generate, "ffd_inst[1]" "ffd_inst[1]" 8 9, 8 9 0, S_0000018abbb23430;
 .timescale -9 -9;
P_0000018abbc15140 .param/l "i" 0 8 9, +C4<01>;
S_0000018abbb2c7b0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbb2c620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbc33a20 .functor NOT 1, L_0000018abbca5f60, C4<0>, C4<0>, C4<0>;
L_0000018abbca69e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbc33a90 .functor NOT 1, L_0000018abbca69e8, C4<0>, C4<0>, C4<0>;
L_0000018abbca6a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbc340b0 .functor NOT 1, L_0000018abbca6a30, C4<0>, C4<0>, C4<0>;
L_0000018abbc331d0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc824c0_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc82740_0 .net "clr", 0 0, L_0000018abbca6a30;  1 drivers
v0000018abbc83460_0 .net "d", 0 0, L_0000018abbca5f60;  1 drivers
v0000018abbc827e0_0 .net "nq", 0 0, v0000018abbc19410_0;  1 drivers
v0000018abbc82c40_0 .net "pr", 0 0, L_0000018abbca69e8;  1 drivers
v0000018abbc821a0_0 .net "q", 0 0, v0000018abbc81c00_0;  1 drivers
S_0000018abbb21be0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbb2c7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc19ff0_0 .net "clk", 0 0, L_0000018abbc331d0;  1 drivers
v0000018abbc18510_0 .net "clr", 0 0, L_0000018abbc340b0;  1 drivers
v0000018abbc18790_0 .net "j", 0 0, L_0000018abbca5f60;  alias, 1 drivers
v0000018abbc18bf0_0 .net "k", 0 0, L_0000018abbc33a20;  1 drivers
v0000018abbc19410_0 .var "nq", 0 0;
v0000018abbc18dd0_0 .net "pr", 0 0, L_0000018abbc33a90;  1 drivers
v0000018abbc81c00_0 .var "q", 0 0;
E_0000018abbc147c0 .event posedge, v0000018abbc19ff0_0;
S_0000018abbb21d70 .scope generate, "ffd_inst[2]" "ffd_inst[2]" 8 9, 8 9 0, S_0000018abbb23430;
 .timescale -9 -9;
P_0000018abbc149c0 .param/l "i" 0 8 9, +C4<010>;
S_0000018abbb1aa60 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbb21d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbc33240 .functor NOT 1, L_0000018abbca61e0, C4<0>, C4<0>, C4<0>;
L_0000018abbca6a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbc332b0 .functor NOT 1, L_0000018abbca6a78, C4<0>, C4<0>, C4<0>;
L_0000018abbca6ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef200 .functor NOT 1, L_0000018abbca6ac0, C4<0>, C4<0>, C4<0>;
L_0000018abbcef190 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc83640_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc82ba0_0 .net "clr", 0 0, L_0000018abbca6ac0;  1 drivers
v0000018abbc82920_0 .net "d", 0 0, L_0000018abbca61e0;  1 drivers
v0000018abbc82d80_0 .net "nq", 0 0, v0000018abbc82ce0_0;  1 drivers
v0000018abbc830a0_0 .net "pr", 0 0, L_0000018abbca6a78;  1 drivers
v0000018abbc81ac0_0 .net "q", 0 0, v0000018abbc81a20_0;  1 drivers
S_0000018abbb1abf0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbb1aa60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc833c0_0 .net "clk", 0 0, L_0000018abbcef190;  1 drivers
v0000018abbc82880_0 .net "clr", 0 0, L_0000018abbcef200;  1 drivers
v0000018abbc82600_0 .net "j", 0 0, L_0000018abbca61e0;  alias, 1 drivers
v0000018abbc82060_0 .net "k", 0 0, L_0000018abbc33240;  1 drivers
v0000018abbc82ce0_0 .var "nq", 0 0;
v0000018abbc835a0_0 .net "pr", 0 0, L_0000018abbc332b0;  1 drivers
v0000018abbc81a20_0 .var "q", 0 0;
E_0000018abbc14400 .event posedge, v0000018abbc833c0_0;
S_0000018abbc83f30 .scope generate, "ffd_inst[3]" "ffd_inst[3]" 8 9, 8 9 0, S_0000018abbb23430;
 .timescale -9 -9;
P_0000018abbc14500 .param/l "i" 0 8 9, +C4<011>;
S_0000018abbc83c10 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc83f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbceee10 .functor NOT 1, L_0000018abbca5880, C4<0>, C4<0>, C4<0>;
L_0000018abbca6b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef0b0 .functor NOT 1, L_0000018abbca6b08, C4<0>, C4<0>, C4<0>;
L_0000018abbca6b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef510 .functor NOT 1, L_0000018abbca6b50, C4<0>, C4<0>, C4<0>;
L_0000018abbcef120 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc83500_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc831e0_0 .net "clr", 0 0, L_0000018abbca6b50;  1 drivers
v0000018abbc82e20_0 .net "d", 0 0, L_0000018abbca5880;  1 drivers
v0000018abbc82a60_0 .net "nq", 0 0, v0000018abbc81de0_0;  1 drivers
v0000018abbc82ec0_0 .net "pr", 0 0, L_0000018abbca6b08;  1 drivers
v0000018abbc83780_0 .net "q", 0 0, v0000018abbc829c0_0;  1 drivers
S_0000018abbc83da0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc83c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc826a0_0 .net "clk", 0 0, L_0000018abbcef120;  1 drivers
v0000018abbc82f60_0 .net "clr", 0 0, L_0000018abbcef510;  1 drivers
v0000018abbc83000_0 .net "j", 0 0, L_0000018abbca5880;  alias, 1 drivers
v0000018abbc81ca0_0 .net "k", 0 0, L_0000018abbceee10;  1 drivers
v0000018abbc81de0_0 .var "nq", 0 0;
v0000018abbc81b60_0 .net "pr", 0 0, L_0000018abbcef0b0;  1 drivers
v0000018abbc829c0_0 .var "q", 0 0;
E_0000018abbc14c80 .event posedge, v0000018abbc826a0_0;
S_0000018abbc840c0 .scope generate, "ffd_inst[4]" "ffd_inst[4]" 8 9, 8 9 0, S_0000018abbb23430;
 .timescale -9 -9;
P_0000018abbc14540 .param/l "i" 0 8 9, +C4<0100>;
S_0000018abbc84570 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc840c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcef270 .functor NOT 1, L_0000018abbca6640, C4<0>, C4<0>, C4<0>;
L_0000018abbca6b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef4a0 .functor NOT 1, L_0000018abbca6b98, C4<0>, C4<0>, C4<0>;
L_0000018abbca6be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef580 .functor NOT 1, L_0000018abbca6be0, C4<0>, C4<0>, C4<0>;
L_0000018abbceeda0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc81980_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc81e80_0 .net "clr", 0 0, L_0000018abbca6be0;  1 drivers
v0000018abbc81f20_0 .net "d", 0 0, L_0000018abbca6640;  1 drivers
v0000018abbc81fc0_0 .net "nq", 0 0, v0000018abbc81d40_0;  1 drivers
v0000018abbc82560_0 .net "pr", 0 0, L_0000018abbca6b98;  1 drivers
v0000018abbc82100_0 .net "q", 0 0, v0000018abbc818e0_0;  1 drivers
S_0000018abbc84250 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc84570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc83140_0 .net "clk", 0 0, L_0000018abbceeda0;  1 drivers
v0000018abbc83280_0 .net "clr", 0 0, L_0000018abbcef580;  1 drivers
v0000018abbc82240_0 .net "j", 0 0, L_0000018abbca6640;  alias, 1 drivers
v0000018abbc83320_0 .net "k", 0 0, L_0000018abbcef270;  1 drivers
v0000018abbc81d40_0 .var "nq", 0 0;
v0000018abbc836e0_0 .net "pr", 0 0, L_0000018abbcef4a0;  1 drivers
v0000018abbc818e0_0 .var "q", 0 0;
E_0000018abbc15900 .event posedge, v0000018abbc83140_0;
S_0000018abbc83a80 .scope generate, "ffd_inst[5]" "ffd_inst[5]" 8 9, 8 9 0, S_0000018abbb23430;
 .timescale -9 -9;
P_0000018abbc157c0 .param/l "i" 0 8 9, +C4<0101>;
S_0000018abbc843e0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc83a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbceea20 .functor NOT 1, L_0000018abbca63c0, C4<0>, C4<0>, C4<0>;
L_0000018abbca6c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbceeb00 .functor NOT 1, L_0000018abbca6c28, C4<0>, C4<0>, C4<0>;
L_0000018abbca6c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbceea90 .functor NOT 1, L_0000018abbca6c70, C4<0>, C4<0>, C4<0>;
L_0000018abbcef740 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc853a0_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc858a0_0 .net "clr", 0 0, L_0000018abbca6c70;  1 drivers
v0000018abbc849a0_0 .net "d", 0 0, L_0000018abbca63c0;  1 drivers
v0000018abbc862a0_0 .net "nq", 0 0, v0000018abbc86020_0;  1 drivers
v0000018abbc85940_0 .net "pr", 0 0, L_0000018abbca6c28;  1 drivers
v0000018abbc86480_0 .net "q", 0 0, v0000018abbc84fe0_0;  1 drivers
S_0000018abbc84700 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc843e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc82b00_0 .net "clk", 0 0, L_0000018abbcef740;  1 drivers
v0000018abbc822e0_0 .net "clr", 0 0, L_0000018abbceea90;  1 drivers
v0000018abbc82380_0 .net "j", 0 0, L_0000018abbca63c0;  alias, 1 drivers
v0000018abbc82420_0 .net "k", 0 0, L_0000018abbceea20;  1 drivers
v0000018abbc86020_0 .var "nq", 0 0;
v0000018abbc85da0_0 .net "pr", 0 0, L_0000018abbceeb00;  1 drivers
v0000018abbc84fe0_0 .var "q", 0 0;
E_0000018abbc15940 .event posedge, v0000018abbc82b00_0;
S_0000018abbc838f0 .scope generate, "ffd_inst[6]" "ffd_inst[6]" 8 9, 8 9 0, S_0000018abbb23430;
 .timescale -9 -9;
P_0000018abbc15b80 .param/l "i" 0 8 9, +C4<0110>;
S_0000018abbc87270 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc838f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbceecc0 .functor NOT 1, L_0000018abbca6280, C4<0>, C4<0>, C4<0>;
L_0000018abbca6cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef040 .functor NOT 1, L_0000018abbca6cb8, C4<0>, C4<0>, C4<0>;
L_0000018abbca6d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbceeef0 .functor NOT 1, L_0000018abbca6d00, C4<0>, C4<0>, C4<0>;
L_0000018abbceeb70 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc85440_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc86340_0 .net "clr", 0 0, L_0000018abbca6d00;  1 drivers
v0000018abbc859e0_0 .net "d", 0 0, L_0000018abbca6280;  1 drivers
v0000018abbc854e0_0 .net "nq", 0 0, v0000018abbc85080_0;  1 drivers
v0000018abbc84c20_0 .net "pr", 0 0, L_0000018abbca6cb8;  1 drivers
v0000018abbc85a80_0 .net "q", 0 0, v0000018abbc84a40_0;  1 drivers
S_0000018abbc87400 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc87270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc85620_0 .net "clk", 0 0, L_0000018abbceeb70;  1 drivers
v0000018abbc85300_0 .net "clr", 0 0, L_0000018abbceeef0;  1 drivers
v0000018abbc84d60_0 .net "j", 0 0, L_0000018abbca6280;  alias, 1 drivers
v0000018abbc84e00_0 .net "k", 0 0, L_0000018abbceecc0;  1 drivers
v0000018abbc85080_0 .var "nq", 0 0;
v0000018abbc85120_0 .net "pr", 0 0, L_0000018abbcef040;  1 drivers
v0000018abbc84a40_0 .var "q", 0 0;
E_0000018abbc15c80 .event posedge, v0000018abbc85620_0;
S_0000018abbc86c30 .scope generate, "ffd_inst[7]" "ffd_inst[7]" 8 9, 8 9 0, S_0000018abbb23430;
 .timescale -9 -9;
P_0000018abbc15a00 .param/l "i" 0 8 9, +C4<0111>;
S_0000018abbc87bd0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc86c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbceef60 .functor NOT 1, L_0000018abbca5ba0, C4<0>, C4<0>, C4<0>;
L_0000018abbca6d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef7b0 .functor NOT 1, L_0000018abbca6d48, C4<0>, C4<0>, C4<0>;
L_0000018abbca6d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbceee80 .functor NOT 1, L_0000018abbca6d90, C4<0>, C4<0>, C4<0>;
L_0000018abbceefd0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc86520_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc85260_0 .net "clr", 0 0, L_0000018abbca6d90;  1 drivers
v0000018abbc84ea0_0 .net "d", 0 0, L_0000018abbca5ba0;  1 drivers
v0000018abbc860c0_0 .net "nq", 0 0, v0000018abbc84cc0_0;  1 drivers
v0000018abbc856c0_0 .net "pr", 0 0, L_0000018abbca6d48;  1 drivers
v0000018abbc85760_0 .net "q", 0 0, v0000018abbc85c60_0;  1 drivers
S_0000018abbc86dc0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc87bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc85f80_0 .net "clk", 0 0, L_0000018abbceefd0;  1 drivers
v0000018abbc84ae0_0 .net "clr", 0 0, L_0000018abbceee80;  1 drivers
v0000018abbc851c0_0 .net "j", 0 0, L_0000018abbca5ba0;  alias, 1 drivers
v0000018abbc85bc0_0 .net "k", 0 0, L_0000018abbceef60;  1 drivers
v0000018abbc84cc0_0 .var "nq", 0 0;
v0000018abbc85580_0 .net "pr", 0 0, L_0000018abbcef7b0;  1 drivers
v0000018abbc85c60_0 .var "q", 0 0;
E_0000018abbc15400 .event posedge, v0000018abbc85f80_0;
S_0000018abbc87d60 .scope module, "reg_b" "reg_8_bit" 3 22, 8 3 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /OUTPUT 8 "q";
    .port_info 2 /INPUT 1 "clk";
v0000018abbc8b9f0_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc8b310_0 .net "d", 7 0, v0000018abbca65a0_0;  alias, 1 drivers
v0000018abbc8c350_0 .net "nq", 7 0, L_0000018abbca38a0;  1 drivers
v0000018abbc8c3f0_0 .net "q", 7 0, L_0000018abbca4b60;  alias, 1 drivers
L_0000018abbca6500 .part v0000018abbca65a0_0, 0, 1;
L_0000018abbca66e0 .part v0000018abbca65a0_0, 1, 1;
L_0000018abbca6780 .part v0000018abbca65a0_0, 2, 1;
L_0000018abbca6820 .part v0000018abbca65a0_0, 3, 1;
L_0000018abbca5240 .part v0000018abbca65a0_0, 4, 1;
L_0000018abbca52e0 .part v0000018abbca65a0_0, 5, 1;
L_0000018abbca5380 .part v0000018abbca65a0_0, 6, 1;
L_0000018abbca5420 .part v0000018abbca65a0_0, 7, 1;
LS_0000018abbca38a0_0_0 .concat8 [ 1 1 1 1], v0000018abbc863e0_0, v0000018abbc88ed0_0, v0000018abbc89f10_0, v0000018abbc895b0_0;
LS_0000018abbca38a0_0_4 .concat8 [ 1 1 1 1], v0000018abbc8a730_0, v0000018abbc8b090_0, v0000018abbc8bf90_0, v0000018abbc8be50_0;
L_0000018abbca38a0 .concat8 [ 4 4 0 0], LS_0000018abbca38a0_0_0, LS_0000018abbca38a0_0_4;
LS_0000018abbca4b60_0_0 .concat8 [ 1 1 1 1], v0000018abbc84f40_0, v0000018abbc8a190_0, v0000018abbc88a70_0, v0000018abbc8a050_0;
LS_0000018abbca4b60_0_4 .concat8 [ 1 1 1 1], v0000018abbc8a410_0, v0000018abbc88e30_0, v0000018abbc8bbd0_0, v0000018abbc8bdb0_0;
L_0000018abbca4b60 .concat8 [ 4 4 0 0], LS_0000018abbca4b60_0_0, LS_0000018abbca4b60_0_4;
S_0000018abbc86f50 .scope generate, "ffd_inst[0]" "ffd_inst[0]" 8 9, 8 9 0, S_0000018abbc87d60;
 .timescale -9 -9;
P_0000018abbc15a40 .param/l "i" 0 8 9, +C4<00>;
S_0000018abbc87ef0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc86f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcee9b0 .functor NOT 1, L_0000018abbca6500, C4<0>, C4<0>, C4<0>;
L_0000018abbca6dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef2e0 .functor NOT 1, L_0000018abbca6dd8, C4<0>, C4<0>, C4<0>;
L_0000018abbca6e20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbceed30 .functor NOT 1, L_0000018abbca6e20, C4<0>, C4<0>, C4<0>;
L_0000018abbcef430 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc86660_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc86700_0 .net "clr", 0 0, L_0000018abbca6e20;  1 drivers
v0000018abbc867a0_0 .net "d", 0 0, L_0000018abbca6500;  1 drivers
v0000018abbc84900_0 .net "nq", 0 0, v0000018abbc84f40_0;  1 drivers
v0000018abbc89dd0_0 .net "pr", 0 0, L_0000018abbca6dd8;  1 drivers
v0000018abbc89bf0_0 .net "q", 0 0, v0000018abbc863e0_0;  1 drivers
S_0000018abbc870e0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc87ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc86160_0 .net "clk", 0 0, L_0000018abbcef430;  1 drivers
v0000018abbc84b80_0 .net "clr", 0 0, L_0000018abbceed30;  1 drivers
v0000018abbc85b20_0 .net "j", 0 0, L_0000018abbca6500;  alias, 1 drivers
v0000018abbc85ee0_0 .net "k", 0 0, L_0000018abbcee9b0;  1 drivers
v0000018abbc84f40_0 .var "nq", 0 0;
v0000018abbc86200_0 .net "pr", 0 0, L_0000018abbcef2e0;  1 drivers
v0000018abbc863e0_0 .var "q", 0 0;
E_0000018abbc15440 .event posedge, v0000018abbc86160_0;
S_0000018abbc88530 .scope generate, "ffd_inst[1]" "ffd_inst[1]" 8 9, 8 9 0, S_0000018abbc87d60;
 .timescale -9 -9;
P_0000018abbc15240 .param/l "i" 0 8 9, +C4<01>;
S_0000018abbc87590 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc88530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbceebe0 .functor NOT 1, L_0000018abbca66e0, C4<0>, C4<0>, C4<0>;
L_0000018abbca6e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef350 .functor NOT 1, L_0000018abbca6e68, C4<0>, C4<0>, C4<0>;
L_0000018abbca6eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef3c0 .functor NOT 1, L_0000018abbca6eb0, C4<0>, C4<0>, C4<0>;
L_0000018abbcef820 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc89970_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc88d90_0 .net "clr", 0 0, L_0000018abbca6eb0;  1 drivers
v0000018abbc89a10_0 .net "d", 0 0, L_0000018abbca66e0;  1 drivers
v0000018abbc8aaf0_0 .net "nq", 0 0, v0000018abbc8a190_0;  1 drivers
v0000018abbc8ab90_0 .net "pr", 0 0, L_0000018abbca6e68;  1 drivers
v0000018abbc8a690_0 .net "q", 0 0, v0000018abbc88ed0_0;  1 drivers
S_0000018abbc87720 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc87590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc89e70_0 .net "clk", 0 0, L_0000018abbcef820;  1 drivers
v0000018abbc8a5f0_0 .net "clr", 0 0, L_0000018abbcef3c0;  1 drivers
v0000018abbc898d0_0 .net "j", 0 0, L_0000018abbca66e0;  alias, 1 drivers
v0000018abbc89c90_0 .net "k", 0 0, L_0000018abbceebe0;  1 drivers
v0000018abbc8a190_0 .var "nq", 0 0;
v0000018abbc8a550_0 .net "pr", 0 0, L_0000018abbcef350;  1 drivers
v0000018abbc88ed0_0 .var "q", 0 0;
E_0000018abbc15dc0 .event posedge, v0000018abbc89e70_0;
S_0000018abbc878b0 .scope generate, "ffd_inst[2]" "ffd_inst[2]" 8 9, 8 9 0, S_0000018abbc87d60;
 .timescale -9 -9;
P_0000018abbc15bc0 .param/l "i" 0 8 9, +C4<010>;
S_0000018abbc883a0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc878b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcef5f0 .functor NOT 1, L_0000018abbca6780, C4<0>, C4<0>, C4<0>;
L_0000018abbca6ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef660 .functor NOT 1, L_0000018abbca6ef8, C4<0>, C4<0>, C4<0>;
L_0000018abbca6f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcef6d0 .functor NOT 1, L_0000018abbca6f40, C4<0>, C4<0>, C4<0>;
L_0000018abbcef890 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc8ac30_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc8a230_0 .net "clr", 0 0, L_0000018abbca6f40;  1 drivers
v0000018abbc89d30_0 .net "d", 0 0, L_0000018abbca6780;  1 drivers
v0000018abbc89470_0 .net "nq", 0 0, v0000018abbc88a70_0;  1 drivers
v0000018abbc89790_0 .net "pr", 0 0, L_0000018abbca6ef8;  1 drivers
v0000018abbc8acd0_0 .net "q", 0 0, v0000018abbc89f10_0;  1 drivers
S_0000018abbc886c0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc883a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc89510_0 .net "clk", 0 0, L_0000018abbcef890;  1 drivers
v0000018abbc8a2d0_0 .net "clr", 0 0, L_0000018abbcef6d0;  1 drivers
v0000018abbc896f0_0 .net "j", 0 0, L_0000018abbca6780;  alias, 1 drivers
v0000018abbc89b50_0 .net "k", 0 0, L_0000018abbcef5f0;  1 drivers
v0000018abbc88a70_0 .var "nq", 0 0;
v0000018abbc8aa50_0 .net "pr", 0 0, L_0000018abbcef660;  1 drivers
v0000018abbc89f10_0 .var "q", 0 0;
E_0000018abbc159c0 .event posedge, v0000018abbc89510_0;
S_0000018abbc87a40 .scope generate, "ffd_inst[3]" "ffd_inst[3]" 8 9, 8 9 0, S_0000018abbc87d60;
 .timescale -9 -9;
P_0000018abbc15f80 .param/l "i" 0 8 9, +C4<011>;
S_0000018abbc88080 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc87a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbceec50 .functor NOT 1, L_0000018abbca6820, C4<0>, C4<0>, C4<0>;
L_0000018abbca6f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbceff70 .functor NOT 1, L_0000018abbca6f88, C4<0>, C4<0>, C4<0>;
L_0000018abbca6fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf08a0 .functor NOT 1, L_0000018abbca6fd0, C4<0>, C4<0>, C4<0>;
L_0000018abbcefbf0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc88b10_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc88bb0_0 .net "clr", 0 0, L_0000018abbca6fd0;  1 drivers
v0000018abbc88f70_0 .net "d", 0 0, L_0000018abbca6820;  1 drivers
v0000018abbc89010_0 .net "nq", 0 0, v0000018abbc8a050_0;  1 drivers
v0000018abbc893d0_0 .net "pr", 0 0, L_0000018abbca6f88;  1 drivers
v0000018abbc8a7d0_0 .net "q", 0 0, v0000018abbc895b0_0;  1 drivers
S_0000018abbc88210 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc88080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc89150_0 .net "clk", 0 0, L_0000018abbcefbf0;  1 drivers
v0000018abbc8aeb0_0 .net "clr", 0 0, L_0000018abbcf08a0;  1 drivers
v0000018abbc89fb0_0 .net "j", 0 0, L_0000018abbca6820;  alias, 1 drivers
v0000018abbc8ad70_0 .net "k", 0 0, L_0000018abbceec50;  1 drivers
v0000018abbc8a050_0 .var "nq", 0 0;
v0000018abbc89290_0 .net "pr", 0 0, L_0000018abbceff70;  1 drivers
v0000018abbc895b0_0 .var "q", 0 0;
E_0000018abbc151c0 .event posedge, v0000018abbc89150_0;
S_0000018abbc86910 .scope generate, "ffd_inst[4]" "ffd_inst[4]" 8 9, 8 9 0, S_0000018abbc87d60;
 .timescale -9 -9;
P_0000018abbc15780 .param/l "i" 0 8 9, +C4<0100>;
S_0000018abbc86aa0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc86910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcf0520 .functor NOT 1, L_0000018abbca5240, C4<0>, C4<0>, C4<0>;
L_0000018abbca7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf0130 .functor NOT 1, L_0000018abbca7018, C4<0>, C4<0>, C4<0>;
L_0000018abbca7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf0050 .functor NOT 1, L_0000018abbca7060, C4<0>, C4<0>, C4<0>;
L_0000018abbceffe0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc8a870_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc89650_0 .net "clr", 0 0, L_0000018abbca7060;  1 drivers
v0000018abbc890b0_0 .net "d", 0 0, L_0000018abbca5240;  1 drivers
v0000018abbc891f0_0 .net "nq", 0 0, v0000018abbc8a410_0;  1 drivers
v0000018abbc89330_0 .net "pr", 0 0, L_0000018abbca7018;  1 drivers
v0000018abbc89830_0 .net "q", 0 0, v0000018abbc8a730_0;  1 drivers
S_0000018abbc8da60 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc86aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc8ae10_0 .net "clk", 0 0, L_0000018abbceffe0;  1 drivers
v0000018abbc8a370_0 .net "clr", 0 0, L_0000018abbcf0050;  1 drivers
v0000018abbc89ab0_0 .net "j", 0 0, L_0000018abbca5240;  alias, 1 drivers
v0000018abbc8a0f0_0 .net "k", 0 0, L_0000018abbcf0520;  1 drivers
v0000018abbc8a410_0 .var "nq", 0 0;
v0000018abbc8a4b0_0 .net "pr", 0 0, L_0000018abbcf0130;  1 drivers
v0000018abbc8a730_0 .var "q", 0 0;
E_0000018abbc15540 .event posedge, v0000018abbc8ae10_0;
S_0000018abbc8c930 .scope generate, "ffd_inst[5]" "ffd_inst[5]" 8 9, 8 9 0, S_0000018abbc87d60;
 .timescale -9 -9;
P_0000018abbc156c0 .param/l "i" 0 8 9, +C4<0101>;
S_0000018abbc8d8d0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc8c930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcf0590 .functor NOT 1, L_0000018abbca52e0, C4<0>, C4<0>, C4<0>;
L_0000018abbca70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcefc60 .functor NOT 1, L_0000018abbca70a8, C4<0>, C4<0>, C4<0>;
L_0000018abbca70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf0600 .functor NOT 1, L_0000018abbca70f0, C4<0>, C4<0>, C4<0>;
L_0000018abbcefcd0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc889d0_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc88c50_0 .net "clr", 0 0, L_0000018abbca70f0;  1 drivers
v0000018abbc88cf0_0 .net "d", 0 0, L_0000018abbca52e0;  1 drivers
v0000018abbc8bef0_0 .net "nq", 0 0, v0000018abbc88e30_0;  1 drivers
v0000018abbc8b3b0_0 .net "pr", 0 0, L_0000018abbca70a8;  1 drivers
v0000018abbc8ba90_0 .net "q", 0 0, v0000018abbc8b090_0;  1 drivers
S_0000018abbc8d420 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc8d8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc88930_0 .net "clk", 0 0, L_0000018abbcefcd0;  1 drivers
v0000018abbc8a910_0 .net "clr", 0 0, L_0000018abbcf0600;  1 drivers
v0000018abbc8a9b0_0 .net "j", 0 0, L_0000018abbca52e0;  alias, 1 drivers
v0000018abbc8af50_0 .net "k", 0 0, L_0000018abbcf0590;  1 drivers
v0000018abbc88e30_0 .var "nq", 0 0;
v0000018abbc8aff0_0 .net "pr", 0 0, L_0000018abbcefc60;  1 drivers
v0000018abbc8b090_0 .var "q", 0 0;
E_0000018abbc15f40 .event posedge, v0000018abbc88930_0;
S_0000018abbc8dbf0 .scope generate, "ffd_inst[6]" "ffd_inst[6]" 8 9, 8 9 0, S_0000018abbc87d60;
 .timescale -9 -9;
P_0000018abbc16080 .param/l "i" 0 8 9, +C4<0110>;
S_0000018abbc8cac0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc8dbf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcef9c0 .functor NOT 1, L_0000018abbca5380, C4<0>, C4<0>, C4<0>;
L_0000018abbca7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf00c0 .functor NOT 1, L_0000018abbca7138, C4<0>, C4<0>, C4<0>;
L_0000018abbca7180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf0670 .functor NOT 1, L_0000018abbca7180, C4<0>, C4<0>, C4<0>;
L_0000018abbcefdb0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc8bc70_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc8c210_0 .net "clr", 0 0, L_0000018abbca7180;  1 drivers
v0000018abbc8c2b0_0 .net "d", 0 0, L_0000018abbca5380;  1 drivers
v0000018abbc8b1d0_0 .net "nq", 0 0, v0000018abbc8bbd0_0;  1 drivers
v0000018abbc8bd10_0 .net "pr", 0 0, L_0000018abbca7138;  1 drivers
v0000018abbc8b630_0 .net "q", 0 0, v0000018abbc8bf90_0;  1 drivers
S_0000018abbc8d5b0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc8cac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc8bb30_0 .net "clk", 0 0, L_0000018abbcefdb0;  1 drivers
v0000018abbc8b6d0_0 .net "clr", 0 0, L_0000018abbcf0670;  1 drivers
v0000018abbc8c5d0_0 .net "j", 0 0, L_0000018abbca5380;  alias, 1 drivers
v0000018abbc8b770_0 .net "k", 0 0, L_0000018abbcef9c0;  1 drivers
v0000018abbc8bbd0_0 .var "nq", 0 0;
v0000018abbc8b590_0 .net "pr", 0 0, L_0000018abbcf00c0;  1 drivers
v0000018abbc8bf90_0 .var "q", 0 0;
E_0000018abbc15ac0 .event posedge, v0000018abbc8bb30_0;
S_0000018abbc8e230 .scope generate, "ffd_inst[7]" "ffd_inst[7]" 8 9, 8 9 0, S_0000018abbc87d60;
 .timescale -9 -9;
P_0000018abbc155c0 .param/l "i" 0 8 9, +C4<0111>;
S_0000018abbc8cf70 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc8e230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcf06e0 .functor NOT 1, L_0000018abbca5420, C4<0>, C4<0>, C4<0>;
L_0000018abbca71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf0360 .functor NOT 1, L_0000018abbca71c8, C4<0>, C4<0>, C4<0>;
L_0000018abbca7210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf0210 .functor NOT 1, L_0000018abbca7210, C4<0>, C4<0>, C4<0>;
L_0000018abbcefe20 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc8c030_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc8b450_0 .net "clr", 0 0, L_0000018abbca7210;  1 drivers
v0000018abbc8c0d0_0 .net "d", 0 0, L_0000018abbca5420;  1 drivers
v0000018abbc8c7b0_0 .net "nq", 0 0, v0000018abbc8bdb0_0;  1 drivers
v0000018abbc8c170_0 .net "pr", 0 0, L_0000018abbca71c8;  1 drivers
v0000018abbc8b4f0_0 .net "q", 0 0, v0000018abbc8be50_0;  1 drivers
S_0000018abbc8e0a0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc8cf70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc8b270_0 .net "clk", 0 0, L_0000018abbcefe20;  1 drivers
v0000018abbc8b950_0 .net "clr", 0 0, L_0000018abbcf0210;  1 drivers
v0000018abbc8b810_0 .net "j", 0 0, L_0000018abbca5420;  alias, 1 drivers
v0000018abbc8b8b0_0 .net "k", 0 0, L_0000018abbcf06e0;  1 drivers
v0000018abbc8bdb0_0 .var "nq", 0 0;
v0000018abbc8c670_0 .net "pr", 0 0, L_0000018abbcf0360;  1 drivers
v0000018abbc8be50_0 .var "q", 0 0;
E_0000018abbc15a80 .event posedge, v0000018abbc8b270_0;
S_0000018abbc8dd80 .scope module, "s1" "reg_8_bit" 3 46, 8 3 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "d";
    .port_info 1 /OUTPUT 8 "q";
    .port_info 2 /INPUT 1 "clk";
v0000018abbc8f170_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc966d0_0 .net "d", 7 0, L_0000018abbcfcb60;  1 drivers
v0000018abbc95a50_0 .net "nq", 7 0, L_0000018abbcfc200;  1 drivers
v0000018abbc96950_0 .net "q", 7 0, L_0000018abbcfcfc0;  alias, 1 drivers
L_0000018abbca3760 .part L_0000018abbcfcb60, 0, 1;
L_0000018abbca3800 .part L_0000018abbcfcb60, 1, 1;
L_0000018abbca3c60 .part L_0000018abbcfcb60, 2, 1;
L_0000018abbca3da0 .part L_0000018abbcfcb60, 3, 1;
L_0000018abbcfc520 .part L_0000018abbcfcb60, 4, 1;
L_0000018abbcfc480 .part L_0000018abbcfcb60, 5, 1;
L_0000018abbcfd740 .part L_0000018abbcfcb60, 6, 1;
L_0000018abbcfd7e0 .part L_0000018abbcfcb60, 7, 1;
LS_0000018abbcfc200_0_0 .concat8 [ 1 1 1 1], v0000018abbc91dd0_0, v0000018abbc91f10_0, v0000018abbc92410_0, v0000018abbc90250_0;
LS_0000018abbcfc200_0_4 .concat8 [ 1 1 1 1], v0000018abbc8f210_0, v0000018abbc90e30_0, v0000018abbc906b0_0, v0000018abbc8ebd0_0;
L_0000018abbcfc200 .concat8 [ 4 4 0 0], LS_0000018abbcfc200_0_0, LS_0000018abbcfc200_0_4;
LS_0000018abbcfcfc0_0_0 .concat8 [ 1 1 1 1], v0000018abbc91330_0, v0000018abbc91ab0_0, v0000018abbc91c90_0, v0000018abbc90930_0;
LS_0000018abbcfcfc0_0_4 .concat8 [ 1 1 1 1], v0000018abbc90750_0, v0000018abbc90a70_0, v0000018abbc8f490_0, v0000018abbc8eb30_0;
L_0000018abbcfcfc0 .concat8 [ 4 4 0 0], LS_0000018abbcfcfc0_0_0, LS_0000018abbcfcfc0_0_4;
S_0000018abbc8e550 .scope generate, "ffd_inst[0]" "ffd_inst[0]" 8 9, 8 9 0, S_0000018abbc8dd80;
 .timescale -9 -9;
P_0000018abbc15e80 .param/l "i" 0 8 9, +C4<00>;
S_0000018abbc8e3c0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc8e550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcf0280 .functor NOT 1, L_0000018abbca3760, C4<0>, C4<0>, C4<0>;
L_0000018abbca7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf07c0 .functor NOT 1, L_0000018abbca7378, C4<0>, C4<0>, C4<0>;
L_0000018abbca73c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf0830 .functor NOT 1, L_0000018abbca73c0, C4<0>, C4<0>, C4<0>;
L_0000018abbcefe90 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc92230_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc91150_0 .net "clr", 0 0, L_0000018abbca73c0;  1 drivers
v0000018abbc91fb0_0 .net "d", 0 0, L_0000018abbca3760;  1 drivers
v0000018abbc918d0_0 .net "nq", 0 0, v0000018abbc91330_0;  1 drivers
v0000018abbc91e70_0 .net "pr", 0 0, L_0000018abbca7378;  1 drivers
v0000018abbc91470_0 .net "q", 0 0, v0000018abbc91dd0_0;  1 drivers
S_0000018abbc8d100 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc8e3c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc8c490_0 .net "clk", 0 0, L_0000018abbcefe90;  1 drivers
v0000018abbc8c530_0 .net "clr", 0 0, L_0000018abbcf0830;  1 drivers
v0000018abbc8c710_0 .net "j", 0 0, L_0000018abbca3760;  alias, 1 drivers
v0000018abbc8b130_0 .net "k", 0 0, L_0000018abbcf0280;  1 drivers
v0000018abbc91330_0 .var "nq", 0 0;
v0000018abbc913d0_0 .net "pr", 0 0, L_0000018abbcf07c0;  1 drivers
v0000018abbc91dd0_0 .var "q", 0 0;
E_0000018abbc15500 .event posedge, v0000018abbc8c490_0;
S_0000018abbc8df10 .scope generate, "ffd_inst[1]" "ffd_inst[1]" 8 9, 8 9 0, S_0000018abbc8dd80;
 .timescale -9 -9;
P_0000018abbc15b40 .param/l "i" 0 8 9, +C4<01>;
S_0000018abbc8cc50 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc8df10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbceff00 .functor NOT 1, L_0000018abbca3800, C4<0>, C4<0>, C4<0>;
L_0000018abbca7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcefb80 .functor NOT 1, L_0000018abbca7408, C4<0>, C4<0>, C4<0>;
L_0000018abbca7450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf03d0 .functor NOT 1, L_0000018abbca7450, C4<0>, C4<0>, C4<0>;
L_0000018abbcefa30 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc91b50_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc915b0_0 .net "clr", 0 0, L_0000018abbca7450;  1 drivers
v0000018abbc91bf0_0 .net "d", 0 0, L_0000018abbca3800;  1 drivers
v0000018abbc920f0_0 .net "nq", 0 0, v0000018abbc91ab0_0;  1 drivers
v0000018abbc91830_0 .net "pr", 0 0, L_0000018abbca7408;  1 drivers
v0000018abbc91790_0 .net "q", 0 0, v0000018abbc91f10_0;  1 drivers
S_0000018abbc8cde0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc8cc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc92050_0 .net "clk", 0 0, L_0000018abbcefa30;  1 drivers
v0000018abbc91510_0 .net "clr", 0 0, L_0000018abbcf03d0;  1 drivers
v0000018abbc91d30_0 .net "j", 0 0, L_0000018abbca3800;  alias, 1 drivers
v0000018abbc924b0_0 .net "k", 0 0, L_0000018abbceff00;  1 drivers
v0000018abbc91ab0_0 .var "nq", 0 0;
v0000018abbc91290_0 .net "pr", 0 0, L_0000018abbcefb80;  1 drivers
v0000018abbc91f10_0 .var "q", 0 0;
E_0000018abbc15c00 .event posedge, v0000018abbc92050_0;
S_0000018abbc8e6e0 .scope generate, "ffd_inst[2]" "ffd_inst[2]" 8 9, 8 9 0, S_0000018abbc8dd80;
 .timescale -9 -9;
P_0000018abbc15300 .param/l "i" 0 8 9, +C4<010>;
S_0000018abbc8d290 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc8e6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcf02f0 .functor NOT 1, L_0000018abbca3c60, C4<0>, C4<0>, C4<0>;
L_0000018abbca7498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf0440 .functor NOT 1, L_0000018abbca7498, C4<0>, C4<0>, C4<0>;
L_0000018abbca74e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf04b0 .functor NOT 1, L_0000018abbca74e0, C4<0>, C4<0>, C4<0>;
L_0000018abbcefaa0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc91650_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc92550_0 .net "clr", 0 0, L_0000018abbca74e0;  1 drivers
v0000018abbc916f0_0 .net "d", 0 0, L_0000018abbca3c60;  1 drivers
v0000018abbc911f0_0 .net "nq", 0 0, v0000018abbc91c90_0;  1 drivers
v0000018abbc92730_0 .net "pr", 0 0, L_0000018abbca7498;  1 drivers
v0000018abbc925f0_0 .net "q", 0 0, v0000018abbc92410_0;  1 drivers
S_0000018abbc8d740 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc8d290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc92370_0 .net "clk", 0 0, L_0000018abbcefaa0;  1 drivers
v0000018abbc91970_0 .net "clr", 0 0, L_0000018abbcf04b0;  1 drivers
v0000018abbc922d0_0 .net "j", 0 0, L_0000018abbca3c60;  alias, 1 drivers
v0000018abbc91a10_0 .net "k", 0 0, L_0000018abbcf02f0;  1 drivers
v0000018abbc91c90_0 .var "nq", 0 0;
v0000018abbc92190_0 .net "pr", 0 0, L_0000018abbcf0440;  1 drivers
v0000018abbc92410_0 .var "q", 0 0;
E_0000018abbc158c0 .event posedge, v0000018abbc92370_0;
S_0000018abbc92ae0 .scope generate, "ffd_inst[3]" "ffd_inst[3]" 8 9, 8 9 0, S_0000018abbc8dd80;
 .timescale -9 -9;
P_0000018abbc15180 .param/l "i" 0 8 9, +C4<011>;
S_0000018abbc938f0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc92ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcefb10 .functor NOT 1, L_0000018abbca3da0, C4<0>, C4<0>, C4<0>;
L_0000018abbca7528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf9620 .functor NOT 1, L_0000018abbca7528, C4<0>, C4<0>, C4<0>;
L_0000018abbca7570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf8ac0 .functor NOT 1, L_0000018abbca7570, C4<0>, C4<0>, C4<0>;
L_0000018abbcf90e0 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc8f8f0_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc8e950_0 .net "clr", 0 0, L_0000018abbca7570;  1 drivers
v0000018abbc902f0_0 .net "d", 0 0, L_0000018abbca3da0;  1 drivers
v0000018abbc90570_0 .net "nq", 0 0, v0000018abbc90930_0;  1 drivers
v0000018abbc8eef0_0 .net "pr", 0 0, L_0000018abbca7528;  1 drivers
v0000018abbc90c50_0 .net "q", 0 0, v0000018abbc90250_0;  1 drivers
S_0000018abbc935d0 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc938f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc92690_0 .net "clk", 0 0, L_0000018abbcf90e0;  1 drivers
v0000018abbc927d0_0 .net "clr", 0 0, L_0000018abbcf8ac0;  1 drivers
v0000018abbc8ffd0_0 .net "j", 0 0, L_0000018abbca3da0;  alias, 1 drivers
v0000018abbc901b0_0 .net "k", 0 0, L_0000018abbcefb10;  1 drivers
v0000018abbc90930_0 .var "nq", 0 0;
v0000018abbc8f530_0 .net "pr", 0 0, L_0000018abbcf9620;  1 drivers
v0000018abbc90250_0 .var "q", 0 0;
E_0000018abbc168c0 .event posedge, v0000018abbc92690_0;
S_0000018abbc92c70 .scope generate, "ffd_inst[4]" "ffd_inst[4]" 8 9, 8 9 0, S_0000018abbc8dd80;
 .timescale -9 -9;
P_0000018abbc15380 .param/l "i" 0 8 9, +C4<0100>;
S_0000018abbc943e0 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc92c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcf89e0 .functor NOT 1, L_0000018abbcfc520, C4<0>, C4<0>, C4<0>;
L_0000018abbca75b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf8e40 .functor NOT 1, L_0000018abbca75b8, C4<0>, C4<0>, C4<0>;
L_0000018abbca7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf8eb0 .functor NOT 1, L_0000018abbca7600, C4<0>, C4<0>, C4<0>;
L_0000018abbcf8f20 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc8f710_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc8fd50_0 .net "clr", 0 0, L_0000018abbca7600;  1 drivers
v0000018abbc8ea90_0 .net "d", 0 0, L_0000018abbcfc520;  1 drivers
v0000018abbc8edb0_0 .net "nq", 0 0, v0000018abbc90750_0;  1 drivers
v0000018abbc90070_0 .net "pr", 0 0, L_0000018abbca75b8;  1 drivers
v0000018abbc8f990_0 .net "q", 0 0, v0000018abbc8f210_0;  1 drivers
S_0000018abbc92950 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc943e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc8e9f0_0 .net "clk", 0 0, L_0000018abbcf8f20;  1 drivers
v0000018abbc90390_0 .net "clr", 0 0, L_0000018abbcf8eb0;  1 drivers
v0000018abbc90610_0 .net "j", 0 0, L_0000018abbcfc520;  alias, 1 drivers
v0000018abbc8fe90_0 .net "k", 0 0, L_0000018abbcf89e0;  1 drivers
v0000018abbc90750_0 .var "nq", 0 0;
v0000018abbc90430_0 .net "pr", 0 0, L_0000018abbcf8e40;  1 drivers
v0000018abbc8f210_0 .var "q", 0 0;
E_0000018abbc16300 .event posedge, v0000018abbc8e9f0_0;
S_0000018abbc940c0 .scope generate, "ffd_inst[5]" "ffd_inst[5]" 8 9, 8 9 0, S_0000018abbc8dd80;
 .timescale -9 -9;
P_0000018abbc16980 .param/l "i" 0 8 9, +C4<0101>;
S_0000018abbc93a80 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc940c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcf92a0 .functor NOT 1, L_0000018abbcfc480, C4<0>, C4<0>, C4<0>;
L_0000018abbca7648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf9150 .functor NOT 1, L_0000018abbca7648, C4<0>, C4<0>, C4<0>;
L_0000018abbca7690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf8ba0 .functor NOT 1, L_0000018abbca7690, C4<0>, C4<0>, C4<0>;
L_0000018abbcf8f90 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc90d90_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc904d0_0 .net "clr", 0 0, L_0000018abbca7690;  1 drivers
v0000018abbc8ff30_0 .net "d", 0 0, L_0000018abbcfc480;  1 drivers
v0000018abbc8f2b0_0 .net "nq", 0 0, v0000018abbc90a70_0;  1 drivers
v0000018abbc8f5d0_0 .net "pr", 0 0, L_0000018abbca7648;  1 drivers
v0000018abbc8f350_0 .net "q", 0 0, v0000018abbc90e30_0;  1 drivers
S_0000018abbc94250 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc93a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc8ef90_0 .net "clk", 0 0, L_0000018abbcf8f90;  1 drivers
v0000018abbc90cf0_0 .net "clr", 0 0, L_0000018abbcf8ba0;  1 drivers
v0000018abbc8fb70_0 .net "j", 0 0, L_0000018abbcfc480;  alias, 1 drivers
v0000018abbc8fcb0_0 .net "k", 0 0, L_0000018abbcf92a0;  1 drivers
v0000018abbc90a70_0 .var "nq", 0 0;
v0000018abbc8fdf0_0 .net "pr", 0 0, L_0000018abbcf9150;  1 drivers
v0000018abbc90e30_0 .var "q", 0 0;
E_0000018abbc16b00 .event posedge, v0000018abbc8ef90_0;
S_0000018abbc932b0 .scope generate, "ffd_inst[6]" "ffd_inst[6]" 8 9, 8 9 0, S_0000018abbc8dd80;
 .timescale -9 -9;
P_0000018abbc16940 .param/l "i" 0 8 9, +C4<0110>;
S_0000018abbc93120 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc932b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcf8c10 .functor NOT 1, L_0000018abbcfd740, C4<0>, C4<0>, C4<0>;
L_0000018abbca76d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf94d0 .functor NOT 1, L_0000018abbca76d8, C4<0>, C4<0>, C4<0>;
L_0000018abbca7720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf9070 .functor NOT 1, L_0000018abbca7720, C4<0>, C4<0>, C4<0>;
L_0000018abbcf9000 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc907f0_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc8f7b0_0 .net "clr", 0 0, L_0000018abbca7720;  1 drivers
v0000018abbc8fa30_0 .net "d", 0 0, L_0000018abbcfd740;  1 drivers
v0000018abbc8fad0_0 .net "nq", 0 0, v0000018abbc8f490_0;  1 drivers
v0000018abbc90890_0 .net "pr", 0 0, L_0000018abbca76d8;  1 drivers
v0000018abbc90bb0_0 .net "q", 0 0, v0000018abbc906b0_0;  1 drivers
S_0000018abbc93440 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc93120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc8fc10_0 .net "clk", 0 0, L_0000018abbcf9000;  1 drivers
v0000018abbc90ed0_0 .net "clr", 0 0, L_0000018abbcf9070;  1 drivers
v0000018abbc90110_0 .net "j", 0 0, L_0000018abbcfd740;  alias, 1 drivers
v0000018abbc90b10_0 .net "k", 0 0, L_0000018abbcf8c10;  1 drivers
v0000018abbc8f490_0 .var "nq", 0 0;
v0000018abbc8f670_0 .net "pr", 0 0, L_0000018abbcf94d0;  1 drivers
v0000018abbc906b0_0 .var "q", 0 0;
E_0000018abbc16780 .event posedge, v0000018abbc8fc10_0;
S_0000018abbc94570 .scope generate, "ffd_inst[7]" "ffd_inst[7]" 8 9, 8 9 0, S_0000018abbc8dd80;
 .timescale -9 -9;
P_0000018abbc16340 .param/l "i" 0 8 9, +C4<0111>;
S_0000018abbc93760 .scope module, "ff" "FF_d" 8 10, 9 3 0, S_0000018abbc94570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "pr";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
    .port_info 5 /INPUT 1 "clk";
L_0000018abbcf9540 .functor NOT 1, L_0000018abbcfd7e0, C4<0>, C4<0>, C4<0>;
L_0000018abbca7768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf91c0 .functor NOT 1, L_0000018abbca7768, C4<0>, C4<0>, C4<0>;
L_0000018abbca77b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018abbcf8a50 .functor NOT 1, L_0000018abbca77b0, C4<0>, C4<0>, C4<0>;
L_0000018abbcf8d60 .functor NOT 1, v0000018abbca56a0_0, C4<0>, C4<0>, C4<0>;
v0000018abbc8ec70_0 .net "clk", 0 0, v0000018abbca56a0_0;  alias, 1 drivers
v0000018abbc8f3f0_0 .net "clr", 0 0, L_0000018abbca77b0;  1 drivers
v0000018abbc8ed10_0 .net "d", 0 0, L_0000018abbcfd7e0;  1 drivers
v0000018abbc8ee50_0 .net "nq", 0 0, v0000018abbc8eb30_0;  1 drivers
v0000018abbc8f030_0 .net "pr", 0 0, L_0000018abbca7768;  1 drivers
v0000018abbc8f0d0_0 .net "q", 0 0, v0000018abbc8ebd0_0;  1 drivers
S_0000018abbc94700 .scope module, "j" "FF_JK" 9 7, 10 1 0, S_0000018abbc93760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "k";
    .port_info 2 /INPUT 1 "pr";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "nq";
    .port_info 6 /INPUT 1 "clk";
v0000018abbc909d0_0 .net "clk", 0 0, L_0000018abbcf8d60;  1 drivers
v0000018abbc90f70_0 .net "clr", 0 0, L_0000018abbcf8a50;  1 drivers
v0000018abbc8f850_0 .net "j", 0 0, L_0000018abbcfd7e0;  alias, 1 drivers
v0000018abbc91010_0 .net "k", 0 0, L_0000018abbcf9540;  1 drivers
v0000018abbc8eb30_0 .var "nq", 0 0;
v0000018abbc910b0_0 .net "pr", 0 0, L_0000018abbcf91c0;  1 drivers
v0000018abbc8ebd0_0 .var "q", 0 0;
E_0000018abbc16d80 .event posedge, v0000018abbc909d0_0;
S_0000018abbc93c10 .scope module, "som_1" "somador_completo" 3 27, 11 4 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "s";
v0000018abbc96130_0 .net "a", 7 0, L_0000018abbca6320;  alias, 1 drivers
v0000018abbc955f0_0 .net "b", 7 0, L_0000018abbca4b60;  alias, 1 drivers
v0000018abbc96450_0 .net "c", 6 0, L_0000018abbca48e0;  1 drivers
v0000018abbc970d0_0 .net8 "s", 8 0, RS_0000018abbc348f8;  alias, 5 drivers
L_0000018abbca3a80 .part L_0000018abbca6320, 0, 1;
L_0000018abbca2fe0 .part L_0000018abbca4b60, 0, 1;
L_0000018abbca4660 .part L_0000018abbca6320, 1, 1;
L_0000018abbca4700 .part L_0000018abbca4b60, 1, 1;
L_0000018abbca4e80 .part L_0000018abbca48e0, 0, 1;
L_0000018abbca4d40 .part L_0000018abbca6320, 2, 1;
L_0000018abbca4de0 .part L_0000018abbca4b60, 2, 1;
L_0000018abbca2f40 .part L_0000018abbca48e0, 1, 1;
L_0000018abbca4340 .part L_0000018abbca6320, 3, 1;
L_0000018abbca4980 .part L_0000018abbca4b60, 3, 1;
L_0000018abbca5060 .part L_0000018abbca48e0, 2, 1;
L_0000018abbca31c0 .part L_0000018abbca6320, 4, 1;
L_0000018abbca45c0 .part L_0000018abbca4b60, 4, 1;
L_0000018abbca4f20 .part L_0000018abbca48e0, 3, 1;
L_0000018abbca4840 .part L_0000018abbca6320, 5, 1;
L_0000018abbca3e40 .part L_0000018abbca4b60, 5, 1;
L_0000018abbca47a0 .part L_0000018abbca48e0, 4, 1;
L_0000018abbca3940 .part L_0000018abbca6320, 6, 1;
L_0000018abbca3d00 .part L_0000018abbca4b60, 6, 1;
L_0000018abbca3260 .part L_0000018abbca48e0, 5, 1;
LS_0000018abbca48e0_0_0 .concat8 [ 1 1 1 1], v0000018abbc95cd0_0, v0000018abbc95e10_0, v0000018abbc95730_0, v0000018abbc95050_0;
LS_0000018abbca48e0_0_4 .concat8 [ 1 1 1 0], v0000018abbc96630_0, v0000018abbc96770_0, v0000018abbc950f0_0;
L_0000018abbca48e0 .concat8 [ 4 3 0 0], LS_0000018abbca48e0_0_0, LS_0000018abbca48e0_0_4;
L_0000018abbca3620 .part L_0000018abbca6320, 7, 1;
L_0000018abbca40c0 .part L_0000018abbca4b60, 7, 1;
L_0000018abbca4a20 .part L_0000018abbca48e0, 6, 1;
LS_0000018abbca4020_0_0 .concat8 [ 1 1 1 1], v0000018abbc952d0_0, v0000018abbc95370_0, v0000018abbc94fb0_0, v0000018abbc954b0_0;
LS_0000018abbca4020_0_4 .concat8 [ 1 1 1 1], v0000018abbc96e50_0, v0000018abbc968b0_0, v0000018abbc95ff0_0, v0000018abbc95190_0;
LS_0000018abbca4020_0_8 .concat8 [ 1 0 0 0], v0000018abbc96590_0;
L_0000018abbca4020 .concat8 [ 4 4 1 0], LS_0000018abbca4020_0_0, LS_0000018abbca4020_0_4, LS_0000018abbca4020_0_8;
S_0000018abbc92e00 .scope module, "m1" "meio_somador" 11 10, 12 1 0, S_0000018abbc93c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
v0000018abbc95d70_0 .net "a", 0 0, L_0000018abbca3a80;  1 drivers
v0000018abbc96270_0 .net "b", 0 0, L_0000018abbca2fe0;  1 drivers
v0000018abbc95cd0_0 .var "c", 0 0;
v0000018abbc952d0_0 .var "s", 0 0;
E_0000018abbc16680 .event anyedge, v0000018abbc96270_0, v0000018abbc95d70_0;
S_0000018abbc92f90 .scope module, "m2" "somador" 11 11, 13 1 0, S_0000018abbc93c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc94f10_0 .net "a", 0 0, L_0000018abbca4660;  1 drivers
v0000018abbc95eb0_0 .net "b", 0 0, L_0000018abbca4700;  1 drivers
v0000018abbc94dd0_0 .net "cin", 0 0, L_0000018abbca4e80;  1 drivers
v0000018abbc95e10_0 .var "cout", 0 0;
v0000018abbc95370_0 .var "s", 0 0;
E_0000018abbc16200 .event anyedge, v0000018abbc94dd0_0, v0000018abbc95eb0_0, v0000018abbc94f10_0;
S_0000018abbc93da0 .scope module, "m3" "somador" 11 12, 13 1 0, S_0000018abbc93c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc96b30_0 .net "a", 0 0, L_0000018abbca4d40;  1 drivers
v0000018abbc94e70_0 .net "b", 0 0, L_0000018abbca4de0;  1 drivers
v0000018abbc959b0_0 .net "cin", 0 0, L_0000018abbca2f40;  1 drivers
v0000018abbc95730_0 .var "cout", 0 0;
v0000018abbc94fb0_0 .var "s", 0 0;
E_0000018abbc169c0 .event anyedge, v0000018abbc959b0_0, v0000018abbc94e70_0, v0000018abbc96b30_0;
S_0000018abbc93f30 .scope module, "m4" "somador" 11 13, 13 1 0, S_0000018abbc93c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc95410_0 .net "a", 0 0, L_0000018abbca4340;  1 drivers
v0000018abbc96d10_0 .net "b", 0 0, L_0000018abbca4980;  1 drivers
v0000018abbc96db0_0 .net "cin", 0 0, L_0000018abbca5060;  1 drivers
v0000018abbc95050_0 .var "cout", 0 0;
v0000018abbc954b0_0 .var "s", 0 0;
E_0000018abbc16dc0 .event anyedge, v0000018abbc96db0_0, v0000018abbc96d10_0, v0000018abbc95410_0;
S_0000018abbc992d0 .scope module, "m5" "somador" 11 14, 13 1 0, S_0000018abbc93c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc95550_0 .net "a", 0 0, L_0000018abbca31c0;  1 drivers
v0000018abbc96810_0 .net "b", 0 0, L_0000018abbca45c0;  1 drivers
v0000018abbc95f50_0 .net "cin", 0 0, L_0000018abbca4f20;  1 drivers
v0000018abbc96630_0 .var "cout", 0 0;
v0000018abbc96e50_0 .var "s", 0 0;
E_0000018abbc16e40 .event anyedge, v0000018abbc95f50_0, v0000018abbc96810_0, v0000018abbc95550_0;
S_0000018abbc99c30 .scope module, "m6" "somador" 11 15, 13 1 0, S_0000018abbc93c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc95af0_0 .net "a", 0 0, L_0000018abbca4840;  1 drivers
v0000018abbc96310_0 .net "b", 0 0, L_0000018abbca3e40;  1 drivers
v0000018abbc94bf0_0 .net "cin", 0 0, L_0000018abbca47a0;  1 drivers
v0000018abbc96770_0 .var "cout", 0 0;
v0000018abbc968b0_0 .var "s", 0 0;
E_0000018abbc16b40 .event anyedge, v0000018abbc94bf0_0, v0000018abbc96310_0, v0000018abbc95af0_0;
S_0000018abbc98fb0 .scope module, "m7" "somador" 11 16, 13 1 0, S_0000018abbc93c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc96c70_0 .net "a", 0 0, L_0000018abbca3940;  1 drivers
v0000018abbc969f0_0 .net "b", 0 0, L_0000018abbca3d00;  1 drivers
v0000018abbc96090_0 .net "cin", 0 0, L_0000018abbca3260;  1 drivers
v0000018abbc950f0_0 .var "cout", 0 0;
v0000018abbc95ff0_0 .var "s", 0 0;
E_0000018abbc16400 .event anyedge, v0000018abbc96090_0, v0000018abbc969f0_0, v0000018abbc96c70_0;
S_0000018abbc99f50 .scope module, "m8" "somador" 11 17, 13 1 0, S_0000018abbc93c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc94d30_0 .net "a", 0 0, L_0000018abbca3620;  1 drivers
v0000018abbc94a10_0 .net "b", 0 0, L_0000018abbca40c0;  1 drivers
v0000018abbc963b0_0 .net "cin", 0 0, L_0000018abbca4a20;  1 drivers
v0000018abbc96590_0 .var "cout", 0 0;
v0000018abbc95190_0 .var "s", 0 0;
E_0000018abbc16e00 .event anyedge, v0000018abbc963b0_0, v0000018abbc94a10_0, v0000018abbc94d30_0;
S_0000018abbc98c90 .scope module, "som_2" "tristate" 3 28, 5 1 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 9 "b";
    .port_info 2 /INPUT 1 "en";
v0000018abbc95690_0 .net8 "a", 8 0, RS_0000018abbc348f8;  alias, 5 drivers
v0000018abbc96ef0_0 .var "b", 8 0;
v0000018abbc964f0_0 .net "en", 0 0, L_0000018abbca2d60;  1 drivers
E_0000018abbc16580 .event anyedge, v0000018abbc964f0_0, v0000018abbc263b0_0;
S_0000018abbc99460 .scope module, "sub_1" "subtrator_completo" 3 30, 14 4 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "s";
v0000018abbc97990_0 .net "a", 7 0, L_0000018abbca6320;  alias, 1 drivers
v0000018abbc97350_0 .net "b", 7 0, L_0000018abbca4b60;  alias, 1 drivers
v0000018abbc984d0_0 .net "c", 6 0, L_0000018abbca4480;  1 drivers
v0000018abbc98610_0 .net8 "s", 8 0, RS_0000018abbc348f8;  alias, 5 drivers
L_0000018abbca2e00 .part L_0000018abbca6320, 0, 1;
L_0000018abbca2a40 .part L_0000018abbca4b60, 0, 1;
L_0000018abbca42a0 .part L_0000018abbca6320, 1, 1;
L_0000018abbca4ac0 .part L_0000018abbca4b60, 1, 1;
L_0000018abbca3ee0 .part L_0000018abbca4480, 0, 1;
L_0000018abbca4c00 .part L_0000018abbca6320, 2, 1;
L_0000018abbca3f80 .part L_0000018abbca4b60, 2, 1;
L_0000018abbca4fc0 .part L_0000018abbca4480, 1, 1;
L_0000018abbca39e0 .part L_0000018abbca6320, 3, 1;
L_0000018abbca3120 .part L_0000018abbca4b60, 3, 1;
L_0000018abbca43e0 .part L_0000018abbca4480, 2, 1;
L_0000018abbca3b20 .part L_0000018abbca6320, 4, 1;
L_0000018abbca36c0 .part L_0000018abbca4b60, 4, 1;
L_0000018abbca5100 .part L_0000018abbca4480, 3, 1;
L_0000018abbca2ae0 .part L_0000018abbca6320, 5, 1;
L_0000018abbca2ea0 .part L_0000018abbca4b60, 5, 1;
L_0000018abbca4ca0 .part L_0000018abbca4480, 4, 1;
L_0000018abbca29a0 .part L_0000018abbca6320, 6, 1;
L_0000018abbca2b80 .part L_0000018abbca4b60, 6, 1;
L_0000018abbca2c20 .part L_0000018abbca4480, 5, 1;
LS_0000018abbca4480_0_0 .concat8 [ 1 1 1 1], v0000018abbc96bd0_0, v0000018abbc961d0_0, v0000018abbc95b90_0, v0000018abbc98570_0;
LS_0000018abbca4480_0_4 .concat8 [ 1 1 1 0], v0000018abbc97710_0, v0000018abbc97df0_0, v0000018abbc98250_0;
L_0000018abbca4480 .concat8 [ 4 3 0 0], LS_0000018abbca4480_0_0, LS_0000018abbca4480_0_4;
L_0000018abbca34e0 .part L_0000018abbca6320, 7, 1;
L_0000018abbca4520 .part L_0000018abbca4b60, 7, 1;
L_0000018abbca3080 .part L_0000018abbca4480, 6, 1;
LS_0000018abbca3300_0_0 .concat8 [ 1 1 1 1], v0000018abbc96f90_0, v0000018abbc95870_0, v0000018abbc94b50_0, v0000018abbc97ad0_0;
LS_0000018abbca3300_0_4 .concat8 [ 1 1 1 1], v0000018abbc97fd0_0, v0000018abbc97e90_0, v0000018abbc982f0_0, v0000018abbc98430_0;
LS_0000018abbca3300_0_8 .concat8 [ 1 0 0 0], v0000018abbc98390_0;
L_0000018abbca3300 .concat8 [ 4 4 1 0], LS_0000018abbca3300_0_0, LS_0000018abbca3300_0_4, LS_0000018abbca3300_0_8;
S_0000018abbc99dc0 .scope module, "n1" "meio_subtrator" 14 9, 15 1 0, S_0000018abbc99460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
v0000018abbc957d0_0 .net "a", 0 0, L_0000018abbca2e00;  1 drivers
v0000018abbc96a90_0 .net "b", 0 0, L_0000018abbca2a40;  1 drivers
v0000018abbc96bd0_0 .var "c", 0 0;
v0000018abbc96f90_0 .var "s", 0 0;
E_0000018abbc16380 .event anyedge, v0000018abbc96a90_0, v0000018abbc957d0_0;
S_0000018abbc99140 .scope module, "n2" "subtrator" 14 10, 16 1 0, S_0000018abbc99460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc97030_0 .net "a", 0 0, L_0000018abbca42a0;  1 drivers
v0000018abbc94970_0 .net "b", 0 0, L_0000018abbca4ac0;  1 drivers
v0000018abbc94ab0_0 .net "cin", 0 0, L_0000018abbca3ee0;  1 drivers
v0000018abbc961d0_0 .var "cout", 0 0;
v0000018abbc95870_0 .var "s", 0 0;
E_0000018abbc164c0 .event anyedge, v0000018abbc94ab0_0, v0000018abbc94970_0, v0000018abbc97030_0;
S_0000018abbc995f0 .scope module, "n3" "subtrator" 14 11, 16 1 0, S_0000018abbc99460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc95c30_0 .net "a", 0 0, L_0000018abbca4c00;  1 drivers
v0000018abbc94c90_0 .net "b", 0 0, L_0000018abbca3f80;  1 drivers
v0000018abbc95910_0 .net "cin", 0 0, L_0000018abbca4fc0;  1 drivers
v0000018abbc95b90_0 .var "cout", 0 0;
v0000018abbc94b50_0 .var "s", 0 0;
E_0000018abbc16440 .event anyedge, v0000018abbc95910_0, v0000018abbc94c90_0, v0000018abbc95c30_0;
S_0000018abbc9a400 .scope module, "n4" "subtrator" 14 12, 16 1 0, S_0000018abbc99460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc95230_0 .net "a", 0 0, L_0000018abbca39e0;  1 drivers
v0000018abbc986b0_0 .net "b", 0 0, L_0000018abbca3120;  1 drivers
v0000018abbc981b0_0 .net "cin", 0 0, L_0000018abbca43e0;  1 drivers
v0000018abbc98570_0 .var "cout", 0 0;
v0000018abbc97ad0_0 .var "s", 0 0;
E_0000018abbc16640 .event anyedge, v0000018abbc981b0_0, v0000018abbc986b0_0, v0000018abbc95230_0;
S_0000018abbc9a0e0 .scope module, "n5" "subtrator" 14 13, 16 1 0, S_0000018abbc99460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc97d50_0 .net "a", 0 0, L_0000018abbca3b20;  1 drivers
v0000018abbc97c10_0 .net "b", 0 0, L_0000018abbca36c0;  1 drivers
v0000018abbc97b70_0 .net "cin", 0 0, L_0000018abbca5100;  1 drivers
v0000018abbc97710_0 .var "cout", 0 0;
v0000018abbc97fd0_0 .var "s", 0 0;
E_0000018abbc17080 .event anyedge, v0000018abbc97b70_0, v0000018abbc97c10_0, v0000018abbc97d50_0;
S_0000018abbc99780 .scope module, "n6" "subtrator" 14 14, 16 1 0, S_0000018abbc99460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc97cb0_0 .net "a", 0 0, L_0000018abbca2ae0;  1 drivers
v0000018abbc987f0_0 .net "b", 0 0, L_0000018abbca2ea0;  1 drivers
v0000018abbc97a30_0 .net "cin", 0 0, L_0000018abbca4ca0;  1 drivers
v0000018abbc97df0_0 .var "cout", 0 0;
v0000018abbc97e90_0 .var "s", 0 0;
E_0000018abbc16500 .event anyedge, v0000018abbc97a30_0, v0000018abbc987f0_0, v0000018abbc97cb0_0;
S_0000018abbc99910 .scope module, "n7" "subtrator" 14 15, 16 1 0, S_0000018abbc99460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc978f0_0 .net "a", 0 0, L_0000018abbca29a0;  1 drivers
v0000018abbc97f30_0 .net "b", 0 0, L_0000018abbca2b80;  1 drivers
v0000018abbc98070_0 .net "cin", 0 0, L_0000018abbca2c20;  1 drivers
v0000018abbc98250_0 .var "cout", 0 0;
v0000018abbc982f0_0 .var "s", 0 0;
E_0000018abbc16800 .event anyedge, v0000018abbc98070_0, v0000018abbc97f30_0, v0000018abbc978f0_0;
S_0000018abbc99aa0 .scope module, "n8" "subtrator" 14 16, 16 1 0, S_0000018abbc99460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0000018abbc97490_0 .net "a", 0 0, L_0000018abbca34e0;  1 drivers
v0000018abbc98110_0 .net "b", 0 0, L_0000018abbca4520;  1 drivers
v0000018abbc97170_0 .net "cin", 0 0, L_0000018abbca3080;  1 drivers
v0000018abbc98390_0 .var "cout", 0 0;
v0000018abbc98430_0 .var "s", 0 0;
E_0000018abbc17000 .event anyedge, v0000018abbc97170_0, v0000018abbc98110_0, v0000018abbc97490_0;
S_0000018abbc9a270 .scope module, "sub_2" "tristate" 3 31, 5 1 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 9 "b";
    .port_info 2 /INPUT 1 "en";
v0000018abbc98750_0 .net8 "a", 8 0, RS_0000018abbc348f8;  alias, 5 drivers
v0000018abbc97210_0 .var "b", 8 0;
v0000018abbc972b0_0 .net "en", 0 0, L_0000018abbca33a0;  1 drivers
E_0000018abbc16a00 .event anyedge, v0000018abbc972b0_0, v0000018abbc263b0_0;
S_0000018abbc9a590 .scope module, "xor_1" "XOR" 3 42, 17 1 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
L_0000018abbcf0750 .functor XOR 8, L_0000018abbca6320, L_0000018abbca4b60, C4<00000000>, C4<00000000>;
v0000018abbc973f0_0 .net "a", 7 0, L_0000018abbca6320;  alias, 1 drivers
v0000018abbc97530_0 .net "b", 7 0, L_0000018abbca4b60;  alias, 1 drivers
v0000018abbc975d0_0 .net "s", 7 0, L_0000018abbcf0750;  1 drivers
S_0000018abbc98b00 .scope module, "xor_2" "tristate" 3 43, 5 1 0, S_0000018abbb21330;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 9 "b";
    .port_info 2 /INPUT 1 "en";
v0000018abbc97670_0 .net8 "a", 8 0, RS_0000018abbc348f8;  alias, 5 drivers
v0000018abbc977b0_0 .var "b", 8 0;
v0000018abbc97850_0 .net "en", 0 0, L_0000018abbca3580;  1 drivers
E_0000018abbc16cc0 .event anyedge, v0000018abbc97850_0, v0000018abbc263b0_0;
    .scope S_0000018abbb19f00;
T_0 ;
    %wait E_0000018abbc14b80;
    %load/vec4 v0000018abbc25870_0;
    %load/vec4 v0000018abbc255f0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc25af0_0, 0, 1;
    %load/vec4 v0000018abbc25af0_0;
    %inv;
    %store/vec4 v0000018abbc257d0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018abbc25870_0;
    %load/vec4 v0000018abbc255f0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc25af0_0, 0, 1;
    %load/vec4 v0000018abbc25af0_0;
    %inv;
    %store/vec4 v0000018abbc257d0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018abbc25870_0;
    %load/vec4 v0000018abbc255f0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc25af0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc257d0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000018abbc25690_0;
    %load/vec4 v0000018abbc25730_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc25af0_0, 0, 1;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0000018abbc25af0_0;
    %store/vec4 v0000018abbc25af0_0, 0, 1;
    %load/vec4 v0000018abbc257d0_0;
    %store/vec4 v0000018abbc257d0_0, 0, 1;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc25af0_0, 0, 1;
    %load/vec4 v0000018abbc25af0_0;
    %inv;
    %store/vec4 v0000018abbc257d0_0, 0, 1;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc25af0_0, 0, 1;
    %load/vec4 v0000018abbc25af0_0;
    %inv;
    %store/vec4 v0000018abbc257d0_0, 0, 1;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0000018abbc25af0_0;
    %inv;
    %store/vec4 v0000018abbc25af0_0, 0, 1;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018abbb21be0;
T_1 ;
    %wait E_0000018abbc147c0;
    %load/vec4 v0000018abbc18dd0_0;
    %load/vec4 v0000018abbc18510_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc81c00_0, 0, 1;
    %load/vec4 v0000018abbc81c00_0;
    %inv;
    %store/vec4 v0000018abbc19410_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018abbc18dd0_0;
    %load/vec4 v0000018abbc18510_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc81c00_0, 0, 1;
    %load/vec4 v0000018abbc81c00_0;
    %inv;
    %store/vec4 v0000018abbc19410_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000018abbc18dd0_0;
    %load/vec4 v0000018abbc18510_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc81c00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc19410_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000018abbc18790_0;
    %load/vec4 v0000018abbc18bf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc81c00_0, 0, 1;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v0000018abbc81c00_0;
    %store/vec4 v0000018abbc81c00_0, 0, 1;
    %load/vec4 v0000018abbc19410_0;
    %store/vec4 v0000018abbc19410_0, 0, 1;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc81c00_0, 0, 1;
    %load/vec4 v0000018abbc81c00_0;
    %inv;
    %store/vec4 v0000018abbc19410_0, 0, 1;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc81c00_0, 0, 1;
    %load/vec4 v0000018abbc81c00_0;
    %inv;
    %store/vec4 v0000018abbc19410_0, 0, 1;
    %jmp T_1.11;
T_1.9 ;
    %load/vec4 v0000018abbc81c00_0;
    %inv;
    %store/vec4 v0000018abbc81c00_0, 0, 1;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018abbb1abf0;
T_2 ;
    %wait E_0000018abbc14400;
    %load/vec4 v0000018abbc835a0_0;
    %load/vec4 v0000018abbc82880_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc81a20_0, 0, 1;
    %load/vec4 v0000018abbc81a20_0;
    %inv;
    %store/vec4 v0000018abbc82ce0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018abbc835a0_0;
    %load/vec4 v0000018abbc82880_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc81a20_0, 0, 1;
    %load/vec4 v0000018abbc81a20_0;
    %inv;
    %store/vec4 v0000018abbc82ce0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000018abbc835a0_0;
    %load/vec4 v0000018abbc82880_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc81a20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc82ce0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000018abbc82600_0;
    %load/vec4 v0000018abbc82060_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc81a20_0, 0, 1;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0000018abbc81a20_0;
    %store/vec4 v0000018abbc81a20_0, 0, 1;
    %load/vec4 v0000018abbc82ce0_0;
    %store/vec4 v0000018abbc82ce0_0, 0, 1;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc81a20_0, 0, 1;
    %load/vec4 v0000018abbc81a20_0;
    %inv;
    %store/vec4 v0000018abbc82ce0_0, 0, 1;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc81a20_0, 0, 1;
    %load/vec4 v0000018abbc81a20_0;
    %inv;
    %store/vec4 v0000018abbc82ce0_0, 0, 1;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0000018abbc81a20_0;
    %inv;
    %store/vec4 v0000018abbc81a20_0, 0, 1;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018abbc83da0;
T_3 ;
    %wait E_0000018abbc14c80;
    %load/vec4 v0000018abbc81b60_0;
    %load/vec4 v0000018abbc82f60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc829c0_0, 0, 1;
    %load/vec4 v0000018abbc829c0_0;
    %inv;
    %store/vec4 v0000018abbc81de0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018abbc81b60_0;
    %load/vec4 v0000018abbc82f60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc829c0_0, 0, 1;
    %load/vec4 v0000018abbc829c0_0;
    %inv;
    %store/vec4 v0000018abbc81de0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000018abbc81b60_0;
    %load/vec4 v0000018abbc82f60_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc829c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc81de0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000018abbc83000_0;
    %load/vec4 v0000018abbc81ca0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc829c0_0, 0, 1;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0000018abbc829c0_0;
    %store/vec4 v0000018abbc829c0_0, 0, 1;
    %load/vec4 v0000018abbc81de0_0;
    %store/vec4 v0000018abbc81de0_0, 0, 1;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc829c0_0, 0, 1;
    %load/vec4 v0000018abbc829c0_0;
    %inv;
    %store/vec4 v0000018abbc81de0_0, 0, 1;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc829c0_0, 0, 1;
    %load/vec4 v0000018abbc829c0_0;
    %inv;
    %store/vec4 v0000018abbc81de0_0, 0, 1;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0000018abbc829c0_0;
    %inv;
    %store/vec4 v0000018abbc829c0_0, 0, 1;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018abbc84250;
T_4 ;
    %wait E_0000018abbc15900;
    %load/vec4 v0000018abbc836e0_0;
    %load/vec4 v0000018abbc83280_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc818e0_0, 0, 1;
    %load/vec4 v0000018abbc818e0_0;
    %inv;
    %store/vec4 v0000018abbc81d40_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018abbc836e0_0;
    %load/vec4 v0000018abbc83280_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc818e0_0, 0, 1;
    %load/vec4 v0000018abbc818e0_0;
    %inv;
    %store/vec4 v0000018abbc81d40_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000018abbc836e0_0;
    %load/vec4 v0000018abbc83280_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc818e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc81d40_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000018abbc82240_0;
    %load/vec4 v0000018abbc83320_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc818e0_0, 0, 1;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0000018abbc818e0_0;
    %store/vec4 v0000018abbc818e0_0, 0, 1;
    %load/vec4 v0000018abbc81d40_0;
    %store/vec4 v0000018abbc81d40_0, 0, 1;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc818e0_0, 0, 1;
    %load/vec4 v0000018abbc818e0_0;
    %inv;
    %store/vec4 v0000018abbc81d40_0, 0, 1;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc818e0_0, 0, 1;
    %load/vec4 v0000018abbc818e0_0;
    %inv;
    %store/vec4 v0000018abbc81d40_0, 0, 1;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0000018abbc818e0_0;
    %inv;
    %store/vec4 v0000018abbc818e0_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018abbc84700;
T_5 ;
    %wait E_0000018abbc15940;
    %load/vec4 v0000018abbc85da0_0;
    %load/vec4 v0000018abbc822e0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc84fe0_0, 0, 1;
    %load/vec4 v0000018abbc84fe0_0;
    %inv;
    %store/vec4 v0000018abbc86020_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018abbc85da0_0;
    %load/vec4 v0000018abbc822e0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc84fe0_0, 0, 1;
    %load/vec4 v0000018abbc84fe0_0;
    %inv;
    %store/vec4 v0000018abbc86020_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000018abbc85da0_0;
    %load/vec4 v0000018abbc822e0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc84fe0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc86020_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000018abbc82380_0;
    %load/vec4 v0000018abbc82420_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc84fe0_0, 0, 1;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0000018abbc84fe0_0;
    %store/vec4 v0000018abbc84fe0_0, 0, 1;
    %load/vec4 v0000018abbc86020_0;
    %store/vec4 v0000018abbc86020_0, 0, 1;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc84fe0_0, 0, 1;
    %load/vec4 v0000018abbc84fe0_0;
    %inv;
    %store/vec4 v0000018abbc86020_0, 0, 1;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc84fe0_0, 0, 1;
    %load/vec4 v0000018abbc84fe0_0;
    %inv;
    %store/vec4 v0000018abbc86020_0, 0, 1;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0000018abbc84fe0_0;
    %inv;
    %store/vec4 v0000018abbc84fe0_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018abbc87400;
T_6 ;
    %wait E_0000018abbc15c80;
    %load/vec4 v0000018abbc85120_0;
    %load/vec4 v0000018abbc85300_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc84a40_0, 0, 1;
    %load/vec4 v0000018abbc84a40_0;
    %inv;
    %store/vec4 v0000018abbc85080_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000018abbc85120_0;
    %load/vec4 v0000018abbc85300_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc84a40_0, 0, 1;
    %load/vec4 v0000018abbc84a40_0;
    %inv;
    %store/vec4 v0000018abbc85080_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000018abbc85120_0;
    %load/vec4 v0000018abbc85300_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc84a40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc85080_0, 0, 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000018abbc84d60_0;
    %load/vec4 v0000018abbc84e00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc84a40_0, 0, 1;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018abbc84a40_0;
    %store/vec4 v0000018abbc84a40_0, 0, 1;
    %load/vec4 v0000018abbc85080_0;
    %store/vec4 v0000018abbc85080_0, 0, 1;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc84a40_0, 0, 1;
    %load/vec4 v0000018abbc84a40_0;
    %inv;
    %store/vec4 v0000018abbc85080_0, 0, 1;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc84a40_0, 0, 1;
    %load/vec4 v0000018abbc84a40_0;
    %inv;
    %store/vec4 v0000018abbc85080_0, 0, 1;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018abbc84a40_0;
    %inv;
    %store/vec4 v0000018abbc84a40_0, 0, 1;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018abbc86dc0;
T_7 ;
    %wait E_0000018abbc15400;
    %load/vec4 v0000018abbc85580_0;
    %load/vec4 v0000018abbc84ae0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc85c60_0, 0, 1;
    %load/vec4 v0000018abbc85c60_0;
    %inv;
    %store/vec4 v0000018abbc84cc0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018abbc85580_0;
    %load/vec4 v0000018abbc84ae0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc85c60_0, 0, 1;
    %load/vec4 v0000018abbc85c60_0;
    %inv;
    %store/vec4 v0000018abbc84cc0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000018abbc85580_0;
    %load/vec4 v0000018abbc84ae0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc85c60_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc84cc0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000018abbc851c0_0;
    %load/vec4 v0000018abbc85bc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc85c60_0, 0, 1;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0000018abbc85c60_0;
    %store/vec4 v0000018abbc85c60_0, 0, 1;
    %load/vec4 v0000018abbc84cc0_0;
    %store/vec4 v0000018abbc84cc0_0, 0, 1;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc85c60_0, 0, 1;
    %load/vec4 v0000018abbc85c60_0;
    %inv;
    %store/vec4 v0000018abbc84cc0_0, 0, 1;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc85c60_0, 0, 1;
    %load/vec4 v0000018abbc85c60_0;
    %inv;
    %store/vec4 v0000018abbc84cc0_0, 0, 1;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0000018abbc85c60_0;
    %inv;
    %store/vec4 v0000018abbc85c60_0, 0, 1;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018abbc870e0;
T_8 ;
    %wait E_0000018abbc15440;
    %load/vec4 v0000018abbc86200_0;
    %load/vec4 v0000018abbc84b80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc863e0_0, 0, 1;
    %load/vec4 v0000018abbc863e0_0;
    %inv;
    %store/vec4 v0000018abbc84f40_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000018abbc86200_0;
    %load/vec4 v0000018abbc84b80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc863e0_0, 0, 1;
    %load/vec4 v0000018abbc863e0_0;
    %inv;
    %store/vec4 v0000018abbc84f40_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000018abbc86200_0;
    %load/vec4 v0000018abbc84b80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc863e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc84f40_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000018abbc85b20_0;
    %load/vec4 v0000018abbc85ee0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc863e0_0, 0, 1;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0000018abbc863e0_0;
    %store/vec4 v0000018abbc863e0_0, 0, 1;
    %load/vec4 v0000018abbc84f40_0;
    %store/vec4 v0000018abbc84f40_0, 0, 1;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc863e0_0, 0, 1;
    %load/vec4 v0000018abbc863e0_0;
    %inv;
    %store/vec4 v0000018abbc84f40_0, 0, 1;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc863e0_0, 0, 1;
    %load/vec4 v0000018abbc863e0_0;
    %inv;
    %store/vec4 v0000018abbc84f40_0, 0, 1;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0000018abbc863e0_0;
    %inv;
    %store/vec4 v0000018abbc863e0_0, 0, 1;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018abbc87720;
T_9 ;
    %wait E_0000018abbc15dc0;
    %load/vec4 v0000018abbc8a550_0;
    %load/vec4 v0000018abbc8a5f0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc88ed0_0, 0, 1;
    %load/vec4 v0000018abbc88ed0_0;
    %inv;
    %store/vec4 v0000018abbc8a190_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000018abbc8a550_0;
    %load/vec4 v0000018abbc8a5f0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc88ed0_0, 0, 1;
    %load/vec4 v0000018abbc88ed0_0;
    %inv;
    %store/vec4 v0000018abbc8a190_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000018abbc8a550_0;
    %load/vec4 v0000018abbc8a5f0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc88ed0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8a190_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0000018abbc898d0_0;
    %load/vec4 v0000018abbc89c90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc88ed0_0, 0, 1;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v0000018abbc88ed0_0;
    %store/vec4 v0000018abbc88ed0_0, 0, 1;
    %load/vec4 v0000018abbc8a190_0;
    %store/vec4 v0000018abbc8a190_0, 0, 1;
    %jmp T_9.11;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc88ed0_0, 0, 1;
    %load/vec4 v0000018abbc88ed0_0;
    %inv;
    %store/vec4 v0000018abbc8a190_0, 0, 1;
    %jmp T_9.11;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc88ed0_0, 0, 1;
    %load/vec4 v0000018abbc88ed0_0;
    %inv;
    %store/vec4 v0000018abbc8a190_0, 0, 1;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0000018abbc88ed0_0;
    %inv;
    %store/vec4 v0000018abbc88ed0_0, 0, 1;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000018abbc886c0;
T_10 ;
    %wait E_0000018abbc159c0;
    %load/vec4 v0000018abbc8aa50_0;
    %load/vec4 v0000018abbc8a2d0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc89f10_0, 0, 1;
    %load/vec4 v0000018abbc89f10_0;
    %inv;
    %store/vec4 v0000018abbc88a70_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018abbc8aa50_0;
    %load/vec4 v0000018abbc8a2d0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc89f10_0, 0, 1;
    %load/vec4 v0000018abbc89f10_0;
    %inv;
    %store/vec4 v0000018abbc88a70_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000018abbc8aa50_0;
    %load/vec4 v0000018abbc8a2d0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc89f10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc88a70_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000018abbc896f0_0;
    %load/vec4 v0000018abbc89b50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc89f10_0, 0, 1;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0000018abbc89f10_0;
    %store/vec4 v0000018abbc89f10_0, 0, 1;
    %load/vec4 v0000018abbc88a70_0;
    %store/vec4 v0000018abbc88a70_0, 0, 1;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc89f10_0, 0, 1;
    %load/vec4 v0000018abbc89f10_0;
    %inv;
    %store/vec4 v0000018abbc88a70_0, 0, 1;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc89f10_0, 0, 1;
    %load/vec4 v0000018abbc89f10_0;
    %inv;
    %store/vec4 v0000018abbc88a70_0, 0, 1;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0000018abbc89f10_0;
    %inv;
    %store/vec4 v0000018abbc89f10_0, 0, 1;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018abbc88210;
T_11 ;
    %wait E_0000018abbc151c0;
    %load/vec4 v0000018abbc89290_0;
    %load/vec4 v0000018abbc8aeb0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc895b0_0, 0, 1;
    %load/vec4 v0000018abbc895b0_0;
    %inv;
    %store/vec4 v0000018abbc8a050_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018abbc89290_0;
    %load/vec4 v0000018abbc8aeb0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc895b0_0, 0, 1;
    %load/vec4 v0000018abbc895b0_0;
    %inv;
    %store/vec4 v0000018abbc8a050_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000018abbc89290_0;
    %load/vec4 v0000018abbc8aeb0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc895b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8a050_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000018abbc89fb0_0;
    %load/vec4 v0000018abbc8ad70_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc895b0_0, 0, 1;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v0000018abbc895b0_0;
    %store/vec4 v0000018abbc895b0_0, 0, 1;
    %load/vec4 v0000018abbc8a050_0;
    %store/vec4 v0000018abbc8a050_0, 0, 1;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc895b0_0, 0, 1;
    %load/vec4 v0000018abbc895b0_0;
    %inv;
    %store/vec4 v0000018abbc8a050_0, 0, 1;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc895b0_0, 0, 1;
    %load/vec4 v0000018abbc895b0_0;
    %inv;
    %store/vec4 v0000018abbc8a050_0, 0, 1;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0000018abbc895b0_0;
    %inv;
    %store/vec4 v0000018abbc895b0_0, 0, 1;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000018abbc8da60;
T_12 ;
    %wait E_0000018abbc15540;
    %load/vec4 v0000018abbc8a4b0_0;
    %load/vec4 v0000018abbc8a370_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8a730_0, 0, 1;
    %load/vec4 v0000018abbc8a730_0;
    %inv;
    %store/vec4 v0000018abbc8a410_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000018abbc8a4b0_0;
    %load/vec4 v0000018abbc8a370_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8a730_0, 0, 1;
    %load/vec4 v0000018abbc8a730_0;
    %inv;
    %store/vec4 v0000018abbc8a410_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000018abbc8a4b0_0;
    %load/vec4 v0000018abbc8a370_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8a730_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8a410_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000018abbc89ab0_0;
    %load/vec4 v0000018abbc8a0f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8a730_0, 0, 1;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v0000018abbc8a730_0;
    %store/vec4 v0000018abbc8a730_0, 0, 1;
    %load/vec4 v0000018abbc8a410_0;
    %store/vec4 v0000018abbc8a410_0, 0, 1;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8a730_0, 0, 1;
    %load/vec4 v0000018abbc8a730_0;
    %inv;
    %store/vec4 v0000018abbc8a410_0, 0, 1;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8a730_0, 0, 1;
    %load/vec4 v0000018abbc8a730_0;
    %inv;
    %store/vec4 v0000018abbc8a410_0, 0, 1;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0000018abbc8a730_0;
    %inv;
    %store/vec4 v0000018abbc8a730_0, 0, 1;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018abbc8d420;
T_13 ;
    %wait E_0000018abbc15f40;
    %load/vec4 v0000018abbc8aff0_0;
    %load/vec4 v0000018abbc8a910_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8b090_0, 0, 1;
    %load/vec4 v0000018abbc8b090_0;
    %inv;
    %store/vec4 v0000018abbc88e30_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000018abbc8aff0_0;
    %load/vec4 v0000018abbc8a910_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8b090_0, 0, 1;
    %load/vec4 v0000018abbc8b090_0;
    %inv;
    %store/vec4 v0000018abbc88e30_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000018abbc8aff0_0;
    %load/vec4 v0000018abbc8a910_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8b090_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc88e30_0, 0, 1;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0000018abbc8a9b0_0;
    %load/vec4 v0000018abbc8af50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8b090_0, 0, 1;
    %jmp T_13.11;
T_13.6 ;
    %load/vec4 v0000018abbc8b090_0;
    %store/vec4 v0000018abbc8b090_0, 0, 1;
    %load/vec4 v0000018abbc88e30_0;
    %store/vec4 v0000018abbc88e30_0, 0, 1;
    %jmp T_13.11;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8b090_0, 0, 1;
    %load/vec4 v0000018abbc8b090_0;
    %inv;
    %store/vec4 v0000018abbc88e30_0, 0, 1;
    %jmp T_13.11;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8b090_0, 0, 1;
    %load/vec4 v0000018abbc8b090_0;
    %inv;
    %store/vec4 v0000018abbc88e30_0, 0, 1;
    %jmp T_13.11;
T_13.9 ;
    %load/vec4 v0000018abbc8b090_0;
    %inv;
    %store/vec4 v0000018abbc8b090_0, 0, 1;
    %jmp T_13.11;
T_13.11 ;
    %pop/vec4 1;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000018abbc8d5b0;
T_14 ;
    %wait E_0000018abbc15ac0;
    %load/vec4 v0000018abbc8b590_0;
    %load/vec4 v0000018abbc8b6d0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8bf90_0, 0, 1;
    %load/vec4 v0000018abbc8bf90_0;
    %inv;
    %store/vec4 v0000018abbc8bbd0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000018abbc8b590_0;
    %load/vec4 v0000018abbc8b6d0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8bf90_0, 0, 1;
    %load/vec4 v0000018abbc8bf90_0;
    %inv;
    %store/vec4 v0000018abbc8bbd0_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000018abbc8b590_0;
    %load/vec4 v0000018abbc8b6d0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8bf90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8bbd0_0, 0, 1;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000018abbc8c5d0_0;
    %load/vec4 v0000018abbc8b770_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8bf90_0, 0, 1;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v0000018abbc8bf90_0;
    %store/vec4 v0000018abbc8bf90_0, 0, 1;
    %load/vec4 v0000018abbc8bbd0_0;
    %store/vec4 v0000018abbc8bbd0_0, 0, 1;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8bf90_0, 0, 1;
    %load/vec4 v0000018abbc8bf90_0;
    %inv;
    %store/vec4 v0000018abbc8bbd0_0, 0, 1;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8bf90_0, 0, 1;
    %load/vec4 v0000018abbc8bf90_0;
    %inv;
    %store/vec4 v0000018abbc8bbd0_0, 0, 1;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0000018abbc8bf90_0;
    %inv;
    %store/vec4 v0000018abbc8bf90_0, 0, 1;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000018abbc8e0a0;
T_15 ;
    %wait E_0000018abbc15a80;
    %load/vec4 v0000018abbc8c670_0;
    %load/vec4 v0000018abbc8b950_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8be50_0, 0, 1;
    %load/vec4 v0000018abbc8be50_0;
    %inv;
    %store/vec4 v0000018abbc8bdb0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000018abbc8c670_0;
    %load/vec4 v0000018abbc8b950_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8be50_0, 0, 1;
    %load/vec4 v0000018abbc8be50_0;
    %inv;
    %store/vec4 v0000018abbc8bdb0_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000018abbc8c670_0;
    %load/vec4 v0000018abbc8b950_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8be50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8bdb0_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0000018abbc8b810_0;
    %load/vec4 v0000018abbc8b8b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8be50_0, 0, 1;
    %jmp T_15.11;
T_15.6 ;
    %load/vec4 v0000018abbc8be50_0;
    %store/vec4 v0000018abbc8be50_0, 0, 1;
    %load/vec4 v0000018abbc8bdb0_0;
    %store/vec4 v0000018abbc8bdb0_0, 0, 1;
    %jmp T_15.11;
T_15.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8be50_0, 0, 1;
    %load/vec4 v0000018abbc8be50_0;
    %inv;
    %store/vec4 v0000018abbc8bdb0_0, 0, 1;
    %jmp T_15.11;
T_15.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8be50_0, 0, 1;
    %load/vec4 v0000018abbc8be50_0;
    %inv;
    %store/vec4 v0000018abbc8bdb0_0, 0, 1;
    %jmp T_15.11;
T_15.9 ;
    %load/vec4 v0000018abbc8be50_0;
    %inv;
    %store/vec4 v0000018abbc8be50_0, 0, 1;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000018abbb2d790;
T_16 ;
    %wait E_0000018abbc14680;
    %load/vec4 v0000018abbc268b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000018abbc25910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
    %jmp T_16.11;
T_16.2 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
    %jmp T_16.11;
T_16.3 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
    %jmp T_16.11;
T_16.4 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
    %jmp T_16.11;
T_16.5 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
    %jmp T_16.11;
T_16.6 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
    %jmp T_16.11;
T_16.7 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
    %jmp T_16.11;
T_16.8 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
    %jmp T_16.11;
T_16.9 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018abbc25eb0_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000018abbc92e00;
T_17 ;
    %wait E_0000018abbc16680;
    %load/vec4 v0000018abbc95d70_0;
    %load/vec4 v0000018abbc96270_0;
    %xor;
    %store/vec4 v0000018abbc952d0_0, 0, 1;
    %load/vec4 v0000018abbc95d70_0;
    %load/vec4 v0000018abbc96270_0;
    %and;
    %store/vec4 v0000018abbc95cd0_0, 0, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000018abbc92f90;
T_18 ;
    %wait E_0000018abbc16200;
    %load/vec4 v0000018abbc94f10_0;
    %load/vec4 v0000018abbc95eb0_0;
    %xor;
    %load/vec4 v0000018abbc94dd0_0;
    %xor;
    %store/vec4 v0000018abbc95370_0, 0, 1;
    %load/vec4 v0000018abbc95eb0_0;
    %load/vec4 v0000018abbc94dd0_0;
    %and;
    %load/vec4 v0000018abbc94f10_0;
    %load/vec4 v0000018abbc94dd0_0;
    %and;
    %or;
    %load/vec4 v0000018abbc94f10_0;
    %load/vec4 v0000018abbc95eb0_0;
    %and;
    %or;
    %store/vec4 v0000018abbc95e10_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000018abbc93da0;
T_19 ;
    %wait E_0000018abbc169c0;
    %load/vec4 v0000018abbc96b30_0;
    %load/vec4 v0000018abbc94e70_0;
    %xor;
    %load/vec4 v0000018abbc959b0_0;
    %xor;
    %store/vec4 v0000018abbc94fb0_0, 0, 1;
    %load/vec4 v0000018abbc94e70_0;
    %load/vec4 v0000018abbc959b0_0;
    %and;
    %load/vec4 v0000018abbc96b30_0;
    %load/vec4 v0000018abbc959b0_0;
    %and;
    %or;
    %load/vec4 v0000018abbc96b30_0;
    %load/vec4 v0000018abbc94e70_0;
    %and;
    %or;
    %store/vec4 v0000018abbc95730_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000018abbc93f30;
T_20 ;
    %wait E_0000018abbc16dc0;
    %load/vec4 v0000018abbc95410_0;
    %load/vec4 v0000018abbc96d10_0;
    %xor;
    %load/vec4 v0000018abbc96db0_0;
    %xor;
    %store/vec4 v0000018abbc954b0_0, 0, 1;
    %load/vec4 v0000018abbc96d10_0;
    %load/vec4 v0000018abbc96db0_0;
    %and;
    %load/vec4 v0000018abbc95410_0;
    %load/vec4 v0000018abbc96db0_0;
    %and;
    %or;
    %load/vec4 v0000018abbc95410_0;
    %load/vec4 v0000018abbc96d10_0;
    %and;
    %or;
    %store/vec4 v0000018abbc95050_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000018abbc992d0;
T_21 ;
    %wait E_0000018abbc16e40;
    %load/vec4 v0000018abbc95550_0;
    %load/vec4 v0000018abbc96810_0;
    %xor;
    %load/vec4 v0000018abbc95f50_0;
    %xor;
    %store/vec4 v0000018abbc96e50_0, 0, 1;
    %load/vec4 v0000018abbc96810_0;
    %load/vec4 v0000018abbc95f50_0;
    %and;
    %load/vec4 v0000018abbc95550_0;
    %load/vec4 v0000018abbc95f50_0;
    %and;
    %or;
    %load/vec4 v0000018abbc95550_0;
    %load/vec4 v0000018abbc96810_0;
    %and;
    %or;
    %store/vec4 v0000018abbc96630_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000018abbc99c30;
T_22 ;
    %wait E_0000018abbc16b40;
    %load/vec4 v0000018abbc95af0_0;
    %load/vec4 v0000018abbc96310_0;
    %xor;
    %load/vec4 v0000018abbc94bf0_0;
    %xor;
    %store/vec4 v0000018abbc968b0_0, 0, 1;
    %load/vec4 v0000018abbc96310_0;
    %load/vec4 v0000018abbc94bf0_0;
    %and;
    %load/vec4 v0000018abbc95af0_0;
    %load/vec4 v0000018abbc94bf0_0;
    %and;
    %or;
    %load/vec4 v0000018abbc95af0_0;
    %load/vec4 v0000018abbc96310_0;
    %and;
    %or;
    %store/vec4 v0000018abbc96770_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000018abbc98fb0;
T_23 ;
    %wait E_0000018abbc16400;
    %load/vec4 v0000018abbc96c70_0;
    %load/vec4 v0000018abbc969f0_0;
    %xor;
    %load/vec4 v0000018abbc96090_0;
    %xor;
    %store/vec4 v0000018abbc95ff0_0, 0, 1;
    %load/vec4 v0000018abbc969f0_0;
    %load/vec4 v0000018abbc96090_0;
    %and;
    %load/vec4 v0000018abbc96c70_0;
    %load/vec4 v0000018abbc96090_0;
    %and;
    %or;
    %load/vec4 v0000018abbc96c70_0;
    %load/vec4 v0000018abbc969f0_0;
    %and;
    %or;
    %store/vec4 v0000018abbc950f0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000018abbc99f50;
T_24 ;
    %wait E_0000018abbc16e00;
    %load/vec4 v0000018abbc94d30_0;
    %load/vec4 v0000018abbc94a10_0;
    %xor;
    %load/vec4 v0000018abbc963b0_0;
    %xor;
    %store/vec4 v0000018abbc95190_0, 0, 1;
    %load/vec4 v0000018abbc94a10_0;
    %load/vec4 v0000018abbc963b0_0;
    %and;
    %load/vec4 v0000018abbc94d30_0;
    %load/vec4 v0000018abbc963b0_0;
    %and;
    %or;
    %load/vec4 v0000018abbc94d30_0;
    %load/vec4 v0000018abbc94a10_0;
    %and;
    %or;
    %store/vec4 v0000018abbc96590_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000018abbc98c90;
T_25 ;
    %wait E_0000018abbc16580;
    %load/vec4 v0000018abbc964f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000018abbc95690_0;
    %store/vec4 v0000018abbc96ef0_0, 0, 9;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 255, 9;
    %store/vec4 v0000018abbc96ef0_0, 0, 9;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000018abbc99dc0;
T_26 ;
    %wait E_0000018abbc16380;
    %load/vec4 v0000018abbc957d0_0;
    %load/vec4 v0000018abbc96a90_0;
    %xor;
    %store/vec4 v0000018abbc96f90_0, 0, 1;
    %load/vec4 v0000018abbc957d0_0;
    %inv;
    %load/vec4 v0000018abbc96a90_0;
    %and;
    %store/vec4 v0000018abbc96bd0_0, 0, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000018abbc99140;
T_27 ;
    %wait E_0000018abbc164c0;
    %load/vec4 v0000018abbc97030_0;
    %load/vec4 v0000018abbc94970_0;
    %xor;
    %load/vec4 v0000018abbc94ab0_0;
    %xor;
    %store/vec4 v0000018abbc95870_0, 0, 1;
    %load/vec4 v0000018abbc97030_0;
    %inv;
    %load/vec4 v0000018abbc94970_0;
    %and;
    %load/vec4 v0000018abbc97030_0;
    %inv;
    %load/vec4 v0000018abbc94ab0_0;
    %and;
    %or;
    %load/vec4 v0000018abbc94970_0;
    %load/vec4 v0000018abbc94ab0_0;
    %and;
    %or;
    %store/vec4 v0000018abbc961d0_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000018abbc995f0;
T_28 ;
    %wait E_0000018abbc16440;
    %load/vec4 v0000018abbc95c30_0;
    %load/vec4 v0000018abbc94c90_0;
    %xor;
    %load/vec4 v0000018abbc95910_0;
    %xor;
    %store/vec4 v0000018abbc94b50_0, 0, 1;
    %load/vec4 v0000018abbc95c30_0;
    %inv;
    %load/vec4 v0000018abbc94c90_0;
    %and;
    %load/vec4 v0000018abbc95c30_0;
    %inv;
    %load/vec4 v0000018abbc95910_0;
    %and;
    %or;
    %load/vec4 v0000018abbc94c90_0;
    %load/vec4 v0000018abbc95910_0;
    %and;
    %or;
    %store/vec4 v0000018abbc95b90_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000018abbc9a400;
T_29 ;
    %wait E_0000018abbc16640;
    %load/vec4 v0000018abbc95230_0;
    %load/vec4 v0000018abbc986b0_0;
    %xor;
    %load/vec4 v0000018abbc981b0_0;
    %xor;
    %store/vec4 v0000018abbc97ad0_0, 0, 1;
    %load/vec4 v0000018abbc95230_0;
    %inv;
    %load/vec4 v0000018abbc986b0_0;
    %and;
    %load/vec4 v0000018abbc95230_0;
    %inv;
    %load/vec4 v0000018abbc981b0_0;
    %and;
    %or;
    %load/vec4 v0000018abbc986b0_0;
    %load/vec4 v0000018abbc981b0_0;
    %and;
    %or;
    %store/vec4 v0000018abbc98570_0, 0, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000018abbc9a0e0;
T_30 ;
    %wait E_0000018abbc17080;
    %load/vec4 v0000018abbc97d50_0;
    %load/vec4 v0000018abbc97c10_0;
    %xor;
    %load/vec4 v0000018abbc97b70_0;
    %xor;
    %store/vec4 v0000018abbc97fd0_0, 0, 1;
    %load/vec4 v0000018abbc97d50_0;
    %inv;
    %load/vec4 v0000018abbc97c10_0;
    %and;
    %load/vec4 v0000018abbc97d50_0;
    %inv;
    %load/vec4 v0000018abbc97b70_0;
    %and;
    %or;
    %load/vec4 v0000018abbc97c10_0;
    %load/vec4 v0000018abbc97b70_0;
    %and;
    %or;
    %store/vec4 v0000018abbc97710_0, 0, 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000018abbc99780;
T_31 ;
    %wait E_0000018abbc16500;
    %load/vec4 v0000018abbc97cb0_0;
    %load/vec4 v0000018abbc987f0_0;
    %xor;
    %load/vec4 v0000018abbc97a30_0;
    %xor;
    %store/vec4 v0000018abbc97e90_0, 0, 1;
    %load/vec4 v0000018abbc97cb0_0;
    %inv;
    %load/vec4 v0000018abbc987f0_0;
    %and;
    %load/vec4 v0000018abbc97cb0_0;
    %inv;
    %load/vec4 v0000018abbc97a30_0;
    %and;
    %or;
    %load/vec4 v0000018abbc987f0_0;
    %load/vec4 v0000018abbc97a30_0;
    %and;
    %or;
    %store/vec4 v0000018abbc97df0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000018abbc99910;
T_32 ;
    %wait E_0000018abbc16800;
    %load/vec4 v0000018abbc978f0_0;
    %load/vec4 v0000018abbc97f30_0;
    %xor;
    %load/vec4 v0000018abbc98070_0;
    %xor;
    %store/vec4 v0000018abbc982f0_0, 0, 1;
    %load/vec4 v0000018abbc978f0_0;
    %inv;
    %load/vec4 v0000018abbc97f30_0;
    %and;
    %load/vec4 v0000018abbc978f0_0;
    %inv;
    %load/vec4 v0000018abbc98070_0;
    %and;
    %or;
    %load/vec4 v0000018abbc97f30_0;
    %load/vec4 v0000018abbc98070_0;
    %and;
    %or;
    %store/vec4 v0000018abbc98250_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000018abbc99aa0;
T_33 ;
    %wait E_0000018abbc17000;
    %load/vec4 v0000018abbc97490_0;
    %load/vec4 v0000018abbc98110_0;
    %xor;
    %load/vec4 v0000018abbc97170_0;
    %xor;
    %store/vec4 v0000018abbc98430_0, 0, 1;
    %load/vec4 v0000018abbc97490_0;
    %inv;
    %load/vec4 v0000018abbc98110_0;
    %and;
    %load/vec4 v0000018abbc97490_0;
    %inv;
    %load/vec4 v0000018abbc97170_0;
    %and;
    %or;
    %load/vec4 v0000018abbc98110_0;
    %load/vec4 v0000018abbc97170_0;
    %and;
    %or;
    %store/vec4 v0000018abbc98390_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000018abbc9a270;
T_34 ;
    %wait E_0000018abbc16a00;
    %load/vec4 v0000018abbc972b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0000018abbc98750_0;
    %store/vec4 v0000018abbc97210_0, 0, 9;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 255, 9;
    %store/vec4 v0000018abbc97210_0, 0, 9;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000018abbb2d600;
T_35 ;
    %wait E_0000018abbc14280;
    %load/vec4 v0000018abbc26ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000018abbc263b0_0;
    %store/vec4 v0000018abbc26c70_0, 0, 9;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 255, 9;
    %store/vec4 v0000018abbc26c70_0, 0, 9;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000018abbb25620;
T_36 ;
    %wait E_0000018abbc14700;
    %load/vec4 v0000018abbc25190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0000018abbc25f50_0;
    %store/vec4 v0000018abbc27030_0, 0, 9;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 0, 255, 9;
    %store/vec4 v0000018abbc27030_0, 0, 9;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000018abbc98b00;
T_37 ;
    %wait E_0000018abbc16cc0;
    %load/vec4 v0000018abbc97850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0000018abbc97670_0;
    %store/vec4 v0000018abbc977b0_0, 0, 9;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 255, 9;
    %store/vec4 v0000018abbc977b0_0, 0, 9;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000018abbc8d100;
T_38 ;
    %wait E_0000018abbc15500;
    %load/vec4 v0000018abbc913d0_0;
    %load/vec4 v0000018abbc8c530_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc91dd0_0, 0, 1;
    %load/vec4 v0000018abbc91dd0_0;
    %inv;
    %store/vec4 v0000018abbc91330_0, 0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000018abbc913d0_0;
    %load/vec4 v0000018abbc8c530_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc91dd0_0, 0, 1;
    %load/vec4 v0000018abbc91dd0_0;
    %inv;
    %store/vec4 v0000018abbc91330_0, 0, 1;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0000018abbc913d0_0;
    %load/vec4 v0000018abbc8c530_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc91dd0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc91330_0, 0, 1;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0000018abbc8c710_0;
    %load/vec4 v0000018abbc8b130_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc91dd0_0, 0, 1;
    %jmp T_38.11;
T_38.6 ;
    %load/vec4 v0000018abbc91dd0_0;
    %store/vec4 v0000018abbc91dd0_0, 0, 1;
    %load/vec4 v0000018abbc91330_0;
    %store/vec4 v0000018abbc91330_0, 0, 1;
    %jmp T_38.11;
T_38.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc91dd0_0, 0, 1;
    %load/vec4 v0000018abbc91dd0_0;
    %inv;
    %store/vec4 v0000018abbc91330_0, 0, 1;
    %jmp T_38.11;
T_38.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc91dd0_0, 0, 1;
    %load/vec4 v0000018abbc91dd0_0;
    %inv;
    %store/vec4 v0000018abbc91330_0, 0, 1;
    %jmp T_38.11;
T_38.9 ;
    %load/vec4 v0000018abbc91dd0_0;
    %inv;
    %store/vec4 v0000018abbc91dd0_0, 0, 1;
    %jmp T_38.11;
T_38.11 ;
    %pop/vec4 1;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000018abbc8cde0;
T_39 ;
    %wait E_0000018abbc15c00;
    %load/vec4 v0000018abbc91290_0;
    %load/vec4 v0000018abbc91510_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc91f10_0, 0, 1;
    %load/vec4 v0000018abbc91f10_0;
    %inv;
    %store/vec4 v0000018abbc91ab0_0, 0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000018abbc91290_0;
    %load/vec4 v0000018abbc91510_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc91f10_0, 0, 1;
    %load/vec4 v0000018abbc91f10_0;
    %inv;
    %store/vec4 v0000018abbc91ab0_0, 0, 1;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0000018abbc91290_0;
    %load/vec4 v0000018abbc91510_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc91f10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc91ab0_0, 0, 1;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0000018abbc91d30_0;
    %load/vec4 v0000018abbc924b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc91f10_0, 0, 1;
    %jmp T_39.11;
T_39.6 ;
    %load/vec4 v0000018abbc91f10_0;
    %store/vec4 v0000018abbc91f10_0, 0, 1;
    %load/vec4 v0000018abbc91ab0_0;
    %store/vec4 v0000018abbc91ab0_0, 0, 1;
    %jmp T_39.11;
T_39.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc91f10_0, 0, 1;
    %load/vec4 v0000018abbc91f10_0;
    %inv;
    %store/vec4 v0000018abbc91ab0_0, 0, 1;
    %jmp T_39.11;
T_39.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc91f10_0, 0, 1;
    %load/vec4 v0000018abbc91f10_0;
    %inv;
    %store/vec4 v0000018abbc91ab0_0, 0, 1;
    %jmp T_39.11;
T_39.9 ;
    %load/vec4 v0000018abbc91f10_0;
    %inv;
    %store/vec4 v0000018abbc91f10_0, 0, 1;
    %jmp T_39.11;
T_39.11 ;
    %pop/vec4 1;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000018abbc8d740;
T_40 ;
    %wait E_0000018abbc158c0;
    %load/vec4 v0000018abbc92190_0;
    %load/vec4 v0000018abbc91970_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_40.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc92410_0, 0, 1;
    %load/vec4 v0000018abbc92410_0;
    %inv;
    %store/vec4 v0000018abbc91c90_0, 0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000018abbc92190_0;
    %load/vec4 v0000018abbc91970_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_40.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc92410_0, 0, 1;
    %load/vec4 v0000018abbc92410_0;
    %inv;
    %store/vec4 v0000018abbc91c90_0, 0, 1;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0000018abbc92190_0;
    %load/vec4 v0000018abbc91970_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_40.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc92410_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc91c90_0, 0, 1;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0000018abbc922d0_0;
    %load/vec4 v0000018abbc91a10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc92410_0, 0, 1;
    %jmp T_40.11;
T_40.6 ;
    %load/vec4 v0000018abbc92410_0;
    %store/vec4 v0000018abbc92410_0, 0, 1;
    %load/vec4 v0000018abbc91c90_0;
    %store/vec4 v0000018abbc91c90_0, 0, 1;
    %jmp T_40.11;
T_40.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc92410_0, 0, 1;
    %load/vec4 v0000018abbc92410_0;
    %inv;
    %store/vec4 v0000018abbc91c90_0, 0, 1;
    %jmp T_40.11;
T_40.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc92410_0, 0, 1;
    %load/vec4 v0000018abbc92410_0;
    %inv;
    %store/vec4 v0000018abbc91c90_0, 0, 1;
    %jmp T_40.11;
T_40.9 ;
    %load/vec4 v0000018abbc92410_0;
    %inv;
    %store/vec4 v0000018abbc92410_0, 0, 1;
    %jmp T_40.11;
T_40.11 ;
    %pop/vec4 1;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000018abbc935d0;
T_41 ;
    %wait E_0000018abbc168c0;
    %load/vec4 v0000018abbc8f530_0;
    %load/vec4 v0000018abbc927d0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_41.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc90250_0, 0, 1;
    %load/vec4 v0000018abbc90250_0;
    %inv;
    %store/vec4 v0000018abbc90930_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000018abbc8f530_0;
    %load/vec4 v0000018abbc927d0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_41.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc90250_0, 0, 1;
    %load/vec4 v0000018abbc90250_0;
    %inv;
    %store/vec4 v0000018abbc90930_0, 0, 1;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0000018abbc8f530_0;
    %load/vec4 v0000018abbc927d0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_41.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc90250_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc90930_0, 0, 1;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0000018abbc8ffd0_0;
    %load/vec4 v0000018abbc901b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc90250_0, 0, 1;
    %jmp T_41.11;
T_41.6 ;
    %load/vec4 v0000018abbc90250_0;
    %store/vec4 v0000018abbc90250_0, 0, 1;
    %load/vec4 v0000018abbc90930_0;
    %store/vec4 v0000018abbc90930_0, 0, 1;
    %jmp T_41.11;
T_41.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc90250_0, 0, 1;
    %load/vec4 v0000018abbc90250_0;
    %inv;
    %store/vec4 v0000018abbc90930_0, 0, 1;
    %jmp T_41.11;
T_41.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc90250_0, 0, 1;
    %load/vec4 v0000018abbc90250_0;
    %inv;
    %store/vec4 v0000018abbc90930_0, 0, 1;
    %jmp T_41.11;
T_41.9 ;
    %load/vec4 v0000018abbc90250_0;
    %inv;
    %store/vec4 v0000018abbc90250_0, 0, 1;
    %jmp T_41.11;
T_41.11 ;
    %pop/vec4 1;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000018abbc92950;
T_42 ;
    %wait E_0000018abbc16300;
    %load/vec4 v0000018abbc90430_0;
    %load/vec4 v0000018abbc90390_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_42.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8f210_0, 0, 1;
    %load/vec4 v0000018abbc8f210_0;
    %inv;
    %store/vec4 v0000018abbc90750_0, 0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000018abbc90430_0;
    %load/vec4 v0000018abbc90390_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8f210_0, 0, 1;
    %load/vec4 v0000018abbc8f210_0;
    %inv;
    %store/vec4 v0000018abbc90750_0, 0, 1;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0000018abbc90430_0;
    %load/vec4 v0000018abbc90390_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8f210_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc90750_0, 0, 1;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0000018abbc90610_0;
    %load/vec4 v0000018abbc8fe90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8f210_0, 0, 1;
    %jmp T_42.11;
T_42.6 ;
    %load/vec4 v0000018abbc8f210_0;
    %store/vec4 v0000018abbc8f210_0, 0, 1;
    %load/vec4 v0000018abbc90750_0;
    %store/vec4 v0000018abbc90750_0, 0, 1;
    %jmp T_42.11;
T_42.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8f210_0, 0, 1;
    %load/vec4 v0000018abbc8f210_0;
    %inv;
    %store/vec4 v0000018abbc90750_0, 0, 1;
    %jmp T_42.11;
T_42.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8f210_0, 0, 1;
    %load/vec4 v0000018abbc8f210_0;
    %inv;
    %store/vec4 v0000018abbc90750_0, 0, 1;
    %jmp T_42.11;
T_42.9 ;
    %load/vec4 v0000018abbc8f210_0;
    %inv;
    %store/vec4 v0000018abbc8f210_0, 0, 1;
    %jmp T_42.11;
T_42.11 ;
    %pop/vec4 1;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000018abbc94250;
T_43 ;
    %wait E_0000018abbc16b00;
    %load/vec4 v0000018abbc8fdf0_0;
    %load/vec4 v0000018abbc90cf0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_43.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc90e30_0, 0, 1;
    %load/vec4 v0000018abbc90e30_0;
    %inv;
    %store/vec4 v0000018abbc90a70_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000018abbc8fdf0_0;
    %load/vec4 v0000018abbc90cf0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_43.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc90e30_0, 0, 1;
    %load/vec4 v0000018abbc90e30_0;
    %inv;
    %store/vec4 v0000018abbc90a70_0, 0, 1;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0000018abbc8fdf0_0;
    %load/vec4 v0000018abbc90cf0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_43.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc90e30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc90a70_0, 0, 1;
    %jmp T_43.5;
T_43.4 ;
    %load/vec4 v0000018abbc8fb70_0;
    %load/vec4 v0000018abbc8fcb0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc90e30_0, 0, 1;
    %jmp T_43.11;
T_43.6 ;
    %load/vec4 v0000018abbc90e30_0;
    %store/vec4 v0000018abbc90e30_0, 0, 1;
    %load/vec4 v0000018abbc90a70_0;
    %store/vec4 v0000018abbc90a70_0, 0, 1;
    %jmp T_43.11;
T_43.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc90e30_0, 0, 1;
    %load/vec4 v0000018abbc90e30_0;
    %inv;
    %store/vec4 v0000018abbc90a70_0, 0, 1;
    %jmp T_43.11;
T_43.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc90e30_0, 0, 1;
    %load/vec4 v0000018abbc90e30_0;
    %inv;
    %store/vec4 v0000018abbc90a70_0, 0, 1;
    %jmp T_43.11;
T_43.9 ;
    %load/vec4 v0000018abbc90e30_0;
    %inv;
    %store/vec4 v0000018abbc90e30_0, 0, 1;
    %jmp T_43.11;
T_43.11 ;
    %pop/vec4 1;
T_43.5 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000018abbc93440;
T_44 ;
    %wait E_0000018abbc16780;
    %load/vec4 v0000018abbc8f670_0;
    %load/vec4 v0000018abbc90ed0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_44.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc906b0_0, 0, 1;
    %load/vec4 v0000018abbc906b0_0;
    %inv;
    %store/vec4 v0000018abbc8f490_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000018abbc8f670_0;
    %load/vec4 v0000018abbc90ed0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc906b0_0, 0, 1;
    %load/vec4 v0000018abbc906b0_0;
    %inv;
    %store/vec4 v0000018abbc8f490_0, 0, 1;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0000018abbc8f670_0;
    %load/vec4 v0000018abbc90ed0_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc906b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8f490_0, 0, 1;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0000018abbc90110_0;
    %load/vec4 v0000018abbc90b10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc906b0_0, 0, 1;
    %jmp T_44.11;
T_44.6 ;
    %load/vec4 v0000018abbc906b0_0;
    %store/vec4 v0000018abbc906b0_0, 0, 1;
    %load/vec4 v0000018abbc8f490_0;
    %store/vec4 v0000018abbc8f490_0, 0, 1;
    %jmp T_44.11;
T_44.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc906b0_0, 0, 1;
    %load/vec4 v0000018abbc906b0_0;
    %inv;
    %store/vec4 v0000018abbc8f490_0, 0, 1;
    %jmp T_44.11;
T_44.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc906b0_0, 0, 1;
    %load/vec4 v0000018abbc906b0_0;
    %inv;
    %store/vec4 v0000018abbc8f490_0, 0, 1;
    %jmp T_44.11;
T_44.9 ;
    %load/vec4 v0000018abbc906b0_0;
    %inv;
    %store/vec4 v0000018abbc906b0_0, 0, 1;
    %jmp T_44.11;
T_44.11 ;
    %pop/vec4 1;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000018abbc94700;
T_45 ;
    %wait E_0000018abbc16d80;
    %load/vec4 v0000018abbc910b0_0;
    %load/vec4 v0000018abbc90f70_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8ebd0_0, 0, 1;
    %load/vec4 v0000018abbc8ebd0_0;
    %inv;
    %store/vec4 v0000018abbc8eb30_0, 0, 1;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000018abbc910b0_0;
    %load/vec4 v0000018abbc90f70_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8ebd0_0, 0, 1;
    %load/vec4 v0000018abbc8ebd0_0;
    %inv;
    %store/vec4 v0000018abbc8eb30_0, 0, 1;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0000018abbc910b0_0;
    %load/vec4 v0000018abbc90f70_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8ebd0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000018abbc8eb30_0, 0, 1;
    %jmp T_45.5;
T_45.4 ;
    %load/vec4 v0000018abbc8f850_0;
    %load/vec4 v0000018abbc91010_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8ebd0_0, 0, 1;
    %jmp T_45.11;
T_45.6 ;
    %load/vec4 v0000018abbc8ebd0_0;
    %store/vec4 v0000018abbc8ebd0_0, 0, 1;
    %load/vec4 v0000018abbc8eb30_0;
    %store/vec4 v0000018abbc8eb30_0, 0, 1;
    %jmp T_45.11;
T_45.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbc8ebd0_0, 0, 1;
    %load/vec4 v0000018abbc8ebd0_0;
    %inv;
    %store/vec4 v0000018abbc8eb30_0, 0, 1;
    %jmp T_45.11;
T_45.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018abbc8ebd0_0, 0, 1;
    %load/vec4 v0000018abbc8ebd0_0;
    %inv;
    %store/vec4 v0000018abbc8eb30_0, 0, 1;
    %jmp T_45.11;
T_45.9 ;
    %load/vec4 v0000018abbc8ebd0_0;
    %inv;
    %store/vec4 v0000018abbc8ebd0_0, 0, 1;
    %jmp T_45.11;
T_45.11 ;
    %pop/vec4 1;
T_45.5 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000018abbc34430;
T_46 ;
    %vpi_call 2 13 "$dumpfile", "ULA_tb.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018abbc34430 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018abbca59c0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018abbca65a0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018abbca5e20_0, 0, 3;
    %vpi_call 2 19 "$display", "Teste completo" {0 0 0};
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_46;
    .scope S_0000018abbc34430;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018abbca56a0_0, 0, 1;
T_47.0 ;
    %delay 10, 0;
    %load/vec4 v0000018abbca56a0_0;
    %inv;
    %store/vec4 v0000018abbca56a0_0, 0, 1;
    %jmp T_47.0;
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "ULA_tb.v";
    "./ULA.v";
    "./AND.v";
    "./tristate.v";
    "./decodificador.v";
    "./OR.v";
    "./reg_8_bit.v";
    "./FF_d.v";
    "./FF_JK.v";
    "./somador_completo.v";
    "./meio_somador.v";
    "./somador.v";
    "./subtrator_completo.v";
    "./meio_subtrator.v";
    "./subtrator.v";
    "./XOR.v";
