<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3576" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3576{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3576{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3576{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t4_3576{left:69px;bottom:1088px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t5_3576{left:165px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t6_3576{left:69px;bottom:1057px;letter-spacing:-0.11px;}
#t7_3576{left:69px;bottom:1041px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t8_3576{left:88px;bottom:1025px;letter-spacing:0.12px;}
#t9_3576{left:88px;bottom:1010px;letter-spacing:0.09px;}
#ta_3576{left:107px;bottom:995px;letter-spacing:0.14px;}
#tb_3576{left:127px;bottom:979px;letter-spacing:0.11px;}
#tc_3576{left:205px;bottom:979px;}
#td_3576{left:208px;bottom:979px;letter-spacing:0.1px;}
#te_3576{left:127px;bottom:964px;letter-spacing:0.09px;}
#tf_3576{left:223px;bottom:963px;}
#tg_3576{left:230px;bottom:964px;letter-spacing:0.1px;}
#th_3576{left:246px;bottom:964px;}
#ti_3576{left:249px;bottom:964px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tj_3576{left:146px;bottom:949px;letter-spacing:0.12px;}
#tk_3576{left:165px;bottom:934px;letter-spacing:0.1px;}
#tl_3576{left:299px;bottom:934px;}
#tm_3576{left:302px;bottom:934px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tn_3576{left:184px;bottom:918px;letter-spacing:0.12px;}
#to_3576{left:295px;bottom:918px;}
#tp_3576{left:298px;bottom:918px;letter-spacing:0.1px;}
#tq_3576{left:165px;bottom:903px;letter-spacing:0.07px;}
#tr_3576{left:165px;bottom:888px;letter-spacing:0.1px;}
#ts_3576{left:294px;bottom:888px;}
#tt_3576{left:297px;bottom:888px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tu_3576{left:184px;bottom:872px;letter-spacing:0.12px;}
#tv_3576{left:295px;bottom:872px;}
#tw_3576{left:298px;bottom:872px;letter-spacing:0.09px;}
#tx_3576{left:165px;bottom:857px;letter-spacing:0.07px;}
#ty_3576{left:165px;bottom:842px;letter-spacing:0.1px;}
#tz_3576{left:184px;bottom:827px;letter-spacing:0.09px;}
#t10_3576{left:184px;bottom:811px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t11_3576{left:314px;bottom:811px;}
#t12_3576{left:317px;bottom:811px;letter-spacing:0.12px;}
#t13_3576{left:184px;bottom:796px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t14_3576{left:184px;bottom:781px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t15_3576{left:204px;bottom:766px;letter-spacing:0.1px;}
#t16_3576{left:223px;bottom:750px;letter-spacing:0.11px;}
#t17_3576{left:223px;bottom:735px;letter-spacing:0.1px;}
#t18_3576{left:165px;bottom:720px;letter-spacing:0.07px;}
#t19_3576{left:165px;bottom:704px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1a_3576{left:165px;bottom:689px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1b_3576{left:232px;bottom:689px;}
#t1c_3576{left:235px;bottom:689px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1d_3576{left:165px;bottom:674px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t1e_3576{left:127px;bottom:659px;letter-spacing:0.07px;}
#t1f_3576{left:107px;bottom:643px;letter-spacing:0.11px;}
#t1g_3576{left:69px;bottom:628px;letter-spacing:0.07px;}
#t1h_3576{left:69px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_3576{left:69px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_3576{left:636px;bottom:588px;}
#t1k_3576{left:640px;bottom:588px;letter-spacing:-0.29px;word-spacing:-0.3px;}
#t1l_3576{left:774px;bottom:588px;}
#t1m_3576{left:778px;bottom:588px;letter-spacing:-0.15px;}
#t1n_3576{left:69px;bottom:571px;letter-spacing:-0.18px;}
#t1o_3576{left:131px;bottom:571px;}
#t1p_3576{left:135px;bottom:571px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1q_3576{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1r_3576{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_3576{left:69px;bottom:515px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1t_3576{left:69px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1u_3576{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1v_3576{left:69px;bottom:458px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1w_3576{left:69px;bottom:441px;}
#t1x_3576{left:78px;bottom:441px;}
#t1y_3576{left:82px;bottom:441px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t1z_3576{left:69px;bottom:425px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t20_3576{left:69px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t21_3576{left:69px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t22_3576{left:69px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t23_3576{left:69px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t24_3576{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t25_3576{left:69px;bottom:318px;letter-spacing:-0.18px;}
#t26_3576{left:131px;bottom:318px;}
#t27_3576{left:135px;bottom:318px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t28_3576{left:69px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t29_3576{left:305px;bottom:301px;}
#t2a_3576{left:308px;bottom:301px;letter-spacing:-0.19px;word-spacing:-0.82px;}
#t2b_3576{left:69px;bottom:284px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t2c_3576{left:69px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t2d_3576{left:69px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2e_3576{left:69px;bottom:228px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t2f_3576{left:69px;bottom:211px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t2g_3576{left:69px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2h_3576{left:69px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t2i_3576{left:69px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t2j_3576{left:69px;bottom:137px;letter-spacing:-0.14px;word-spacing:-1.03px;}

.s1_3576{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3576{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3576{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3576{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_3576{font-size:12px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s6_3576{font-size:15px;font-family:Symbol_b5z;color:#000;}
.s7_3576{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s8_3576{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3576" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3576Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3576" style="-webkit-user-select: none;"><object width="935" height="1210" data="3576/3576.svg" type="image/svg+xml" id="pdf3576" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3576" class="t s1_3576">16-30 </span><span id="t2_3576" class="t s1_3576">Vol. 3B </span>
<span id="t3_3576" class="t s2_3576">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3576" class="t s3_3576">Example 16-3. </span><span id="t5_3576" class="t s3_3576">Machine-Check Error Logging Pseudocode </span>
<span id="t6_3576" class="t s4_3576">Assume that execution is restartable; </span>
<span id="t7_3576" class="t s1_3576">IF the processor supports MCA </span>
<span id="t8_3576" class="t s1_3576">THEN </span>
<span id="t9_3576" class="t s1_3576">FOR each bank of machine-check registers </span>
<span id="ta_3576" class="t s1_3576">DO </span>
<span id="tb_3576" class="t s1_3576">READ IA32_MC</span><span id="tc_3576" class="t s5_3576">i</span><span id="td_3576" class="t s1_3576">_STATUS; </span>
<span id="te_3576" class="t s1_3576">IF VAL flag in IA32</span><span id="tf_3576" class="t s6_3576">_</span><span id="tg_3576" class="t s1_3576">MC</span><span id="th_3576" class="t s5_3576">i</span><span id="ti_3576" class="t s1_3576">_STATUS = 1 </span>
<span id="tj_3576" class="t s1_3576">THEN </span>
<span id="tk_3576" class="t s1_3576">IF ADDRV flag in IA32_MC</span><span id="tl_3576" class="t s5_3576">i</span><span id="tm_3576" class="t s1_3576">_STATUS = 1 </span>
<span id="tn_3576" class="t s1_3576">THEN READ IA32_MC</span><span id="to_3576" class="t s5_3576">i</span><span id="tp_3576" class="t s1_3576">_ADDR; </span>
<span id="tq_3576" class="t s1_3576">FI; </span>
<span id="tr_3576" class="t s1_3576">IF MISCV flag in IA32_MC</span><span id="ts_3576" class="t s5_3576">i</span><span id="tt_3576" class="t s1_3576">_STATUS = 1 </span>
<span id="tu_3576" class="t s1_3576">THEN READ IA32_MC</span><span id="tv_3576" class="t s5_3576">i</span><span id="tw_3576" class="t s1_3576">_MISC; </span>
<span id="tx_3576" class="t s1_3576">FI; </span>
<span id="ty_3576" class="t s1_3576">IF MCIP flag in IA32_MCG_STATUS = 1 </span>
<span id="tz_3576" class="t s1_3576">(* Machine-check exception is in progress *) </span>
<span id="t10_3576" class="t s1_3576">AND PCC flag in IA32_MC</span><span id="t11_3576" class="t s5_3576">i</span><span id="t12_3576" class="t s1_3576">_STATUS = 1 </span>
<span id="t13_3576" class="t s1_3576">OR RIPV flag in IA32_MCG_STATUS = 0 </span>
<span id="t14_3576" class="t s1_3576">(* execution is not restartable *) </span>
<span id="t15_3576" class="t s1_3576">THEN </span>
<span id="t16_3576" class="t s1_3576">RESTARTABILITY = FALSE; </span>
<span id="t17_3576" class="t s1_3576">return RESTARTABILITY to calling procedure; </span>
<span id="t18_3576" class="t s1_3576">FI; </span>
<span id="t19_3576" class="t s1_3576">Save time-stamp counter and processor ID; </span>
<span id="t1a_3576" class="t s1_3576">Set IA32_MC</span><span id="t1b_3576" class="t s5_3576">i</span><span id="t1c_3576" class="t s1_3576">_STATUS to all 0s; </span>
<span id="t1d_3576" class="t s1_3576">Execute serializing instruction (i.e., CPUID); </span>
<span id="t1e_3576" class="t s1_3576">FI; </span>
<span id="t1f_3576" class="t s1_3576">OD; </span>
<span id="t1g_3576" class="t s1_3576">FI; </span>
<span id="t1h_3576" class="t s7_3576">If the processor supports the machine-check architecture, the utility reads through the banks of error-reporting </span>
<span id="t1i_3576" class="t s7_3576">registers looking for valid register entries. It then saves the values of the IA32_MC</span><span id="t1j_3576" class="t s8_3576">i</span><span id="t1k_3576" class="t s7_3576">_STATUS, IA32_MC</span><span id="t1l_3576" class="t s8_3576">i</span><span id="t1m_3576" class="t s7_3576">_ADDR, </span>
<span id="t1n_3576" class="t s7_3576">IA32_MC</span><span id="t1o_3576" class="t s8_3576">i</span><span id="t1p_3576" class="t s7_3576">_MISC, and IA32_MCG_STATUS registers for each bank that is valid. The routine minimizes processing </span>
<span id="t1q_3576" class="t s7_3576">time by recording the raw data into a system data structure or file, reducing the overhead associated with polling. </span>
<span id="t1r_3576" class="t s7_3576">User utilities analyze the collected data in an off-line environment. </span>
<span id="t1s_3576" class="t s7_3576">When the MCIP flag is set in the IA32_MCG_STATUS register, a machine-check exception is in progress and the </span>
<span id="t1t_3576" class="t s7_3576">machine-check exception handler has called the exception logging routine. </span>
<span id="t1u_3576" class="t s7_3576">Once the logging process has been completed the exception-handling routine must determine whether execution </span>
<span id="t1v_3576" class="t s7_3576">can be restarted, which is usually possible when damage has not occurred (The PCC flag is clear, in the IA32_M- </span>
<span id="t1w_3576" class="t s7_3576">C</span><span id="t1x_3576" class="t s8_3576">i</span><span id="t1y_3576" class="t s7_3576">_STATUS register) and when the processor can guarantee that execution is restartable (the RIPV flag is set in the </span>
<span id="t1z_3576" class="t s7_3576">IA32_MCG_STATUS register). If execution cannot be restarted, the system is not recoverable and the exception- </span>
<span id="t20_3576" class="t s7_3576">handling routine should signal the console appropriately before returning the error status to the Operating System </span>
<span id="t21_3576" class="t s7_3576">kernel for subsequent shutdown. </span>
<span id="t22_3576" class="t s7_3576">The machine-check architecture allows buffering of exceptions from a given error-reporting bank although the </span>
<span id="t23_3576" class="t s7_3576">Pentium 4, Intel Xeon, Intel Atom, and P6 family processors do not implement this feature. The error logging </span>
<span id="t24_3576" class="t s7_3576">routine should provide compatibility with future processors by reading each hardware error-reporting bank's </span>
<span id="t25_3576" class="t s7_3576">IA32_MC</span><span id="t26_3576" class="t s8_3576">i</span><span id="t27_3576" class="t s7_3576">_STATUS register and then writing 0s to clear the OVER and VAL flags in this register. The error logging </span>
<span id="t28_3576" class="t s7_3576">utility should re-read the IA32_MC</span><span id="t29_3576" class="t s8_3576">i</span><span id="t2a_3576" class="t s7_3576">_STATUS register for the bank ensuring that the valid bit is clear. The processor </span>
<span id="t2b_3576" class="t s7_3576">will write the next error into the register bank and set the VAL flags. </span>
<span id="t2c_3576" class="t s7_3576">Additional information that should be stored by the exception-logging routine includes the processor’s time-stamp </span>
<span id="t2d_3576" class="t s7_3576">counter value, which provides a mechanism to indicate the frequency of exceptions. A multiprocessing operating </span>
<span id="t2e_3576" class="t s7_3576">system stores the identity of the processor node incurring the exception using a unique identifier, such as the </span>
<span id="t2f_3576" class="t s7_3576">processor’s APIC ID (see Section 11.8, “Handling Interrupts”). </span>
<span id="t2g_3576" class="t s7_3576">The basic algorithm given in Example 16-3 can be modified to provide more robust recovery techniques. For </span>
<span id="t2h_3576" class="t s7_3576">example, software has the flexibility to attempt recovery using information unavailable to the hardware. Specifi- </span>
<span id="t2i_3576" class="t s7_3576">cally, the machine-check exception handler can, after logging carefully analyze the error-reporting registers when </span>
<span id="t2j_3576" class="t s7_3576">the error-logging routine reports an error that does not allow execution to be restarted. These recovery techniques </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
