#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 23 13:36:21 2024
# Process ID: 498651
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV
# Command line: vivado
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/vivado.log
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/vivado.jou
#-----------------------------------------------------------
start_gui
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
basic_red_pitaya_bd.tcl
cfg
cores
frequency_counter.v
make_cores.tcl
make_project.tcl
pow2.v
scripts
server
signal_decoder.v
signal_split.v
sim
tmp
vivado_495915.backup.jou
vivado_495915.backup.log
vivado.jou
vivado.log
vivado_pid498651.str
source make_project.tcl
# source make_cores.tcl
## set part_name xc7z010clg400-1
## if {! [file exists cores]} {
## 	puts "Failed !";
## 	puts "Please change directory to red-pitaya-notes-master/";
## 	return
## } 
## cd cores
## set core_names [glob -type d *]
## cd ..
## foreach core $core_names {
## 	set argv "$core $part_name"
## 	puts "Generating $core";
## 	puts "===========================";
## 	
## 	source scripts/core.tcl
## }
Generating axis_red_pitaya_adc_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'adc_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk_p' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI4-Stream Red Pitaya ADC}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {pavel-demin} $core
#### set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#### set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
#### core_parameter AXIS_TDATA_WIDTH {AXIS TDATA WIDTH} {Width of the M_AXIS data bus.}
#### core_parameter ADC_DATA_WIDTH {ADC DATA WIDTH} {Width of the ADC data bus.}
#### set bus [ipx::get_bus_interfaces -of_objects $core m_axis]
#### set_property NAME M_AXIS $bus
#### set_property INTERFACE_MODE master $bus
#### set bus [ipx::get_bus_interfaces adc_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE M_AXIS $parameter
#### set parameter [ipx::add_bus_parameter FREQ_HZ $bus]
#### set_property VALUE 125000000 $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axis_red_pitaya_dac_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dac_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ddr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'dac_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'dac_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'dac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'dac_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'ddr_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI4-Stream Red Pitaya DAC}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {pavel-demin} $core
#### set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#### set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
#### core_parameter AXIS_TDATA_WIDTH {AXIS TDATA WIDTH} {Width of the S_AXIS data bus.}
#### core_parameter DAC_DATA_WIDTH {DAC DATA WIDTH} {Width of the DAC data bus.}
#### set bus [ipx::get_bus_interfaces -of_objects $core s_axis]
#### set_property NAME S_AXIS $bus
#### set_property INTERFACE_MODE slave $bus
#### set bus [ipx::get_bus_interfaces aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE S_AXIS $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axi_cfg_register_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_data_mux' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_ce_wire' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 's_axi').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI Configuration Register}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {pavel-demin} $core
#### set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#### set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
#### core_parameter AXI_DATA_WIDTH {AXI DATA WIDTH} {Width of the AXI data bus.}
#### core_parameter AXI_ADDR_WIDTH {AXI ADDR WIDTH} {Width of the AXI address bus.}
#### core_parameter CFG_DATA_WIDTH {CFG DATA WIDTH} {Width of the configuration data.}
#### set bus [ipx::get_bus_interfaces -of_objects $core s_axi]
#### set_property NAME S_AXI $bus
#### set_property INTERFACE_MODE slave $bus
#### set bus [ipx::get_bus_interfaces aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE S_AXI $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axis_averager_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portb_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portb_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_portb_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_portb_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'bram_porta_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_portb_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'bram_portb_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI4-Stream Averager}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {anton-potocnik} $core
#### set_property VENDOR_DISPLAY_NAME {Anton Potocnik} $core
#### set_property COMPANY_URL {http://antonpotocnik.com} $core
#### core_parameter AXIS_TDATA_WIDTH {AXIS TDATA WIDTH} {Width of the S_AXIS data bus.}
#### core_parameter BRAM_DATA_WIDTH {BRAM DATA WIDTH} {Width of the BRAM data port.}
#### core_parameter BRAM_ADDR_WIDTH {BRAM ADDR WIDTH} {Width of the BRAM address port.}
#### set bus [ipx::get_bus_interfaces -of_objects $core s_axis]
#### set_property NAME S_AXIS $bus
#### set_property INTERFACE_MODE slave $bus
#### set bus [ipx::get_bus_interfaces aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE S_AXIS $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTA $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE master $bus
#### foreach {logical physical} {
####   RST  bram_porta_rst
####   CLK  bram_porta_clk
####   ADDR bram_porta_addr
####   DIN  bram_porta_wrdata
####   DOUT bram_porta_rddata
####   WE   bram_porta_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_porta_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTA $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTB $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE master $bus
#### foreach {logical physical} {
####   RST  bram_portb_rst
####   CLK  bram_portb_clk
####   ADDR bram_portb_addr
####   DIN  bram_portb_wrdata
####   DOUT bram_portb_rddata
####   WE   bram_portb_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_portb_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTB $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axis_constant_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI4-Stream Constant}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {pavel-demin} $core
#### set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#### set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
#### core_parameter AXIS_TDATA_WIDTH {AXIS TDATA WIDTH} {Width of the M_AXIS data bus.}
#### set bus [ipx::get_bus_interfaces -of_objects $core m_axis]
#### set_property NAME M_AXIS $bus
#### set_property INTERFACE_MODE master $bus
#### set bus [ipx::get_bus_interfaces aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE M_AXIS $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axi_bram_reader_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'bram_porta_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI BRAM Reader}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {anton-potocnik} $core
#### set_property VENDOR_DISPLAY_NAME {Anton Potocnik} $core
#### set_property COMPANY_URL {http://antonpotocnik.com} $core
#### core_parameter C_S00_AXI_DATA_WIDTH {C S00 AXI DATA WIDTH} {Width of the S_AXI data bus.}
#### core_parameter C_S00_AXI_ADDR_WIDTH {C S00 AXI ADDR WIDTH} {Width of the S_AXI addr bus.}
#### core_parameter BRAM_DATA_WIDTH {BRAM DATA WIDTH} {Width of the BRAM data port.}
#### core_parameter BRAM_ADDR_WIDTH {BRAM ADDR WIDTH} {Width of the BRAM address port.}
#### set bus [ipx::get_bus_interfaces -of_objects $core s00_axi]
#### set_property NAME S_AXI $bus
#### set_property INTERFACE_MODE slave $bus
#### set bus [ipx::get_bus_interfaces s00_axi_aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE S_AXI $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTA $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE master $bus
#### foreach {logical physical} {
####   RST  bram_porta_rst
####   CLK  bram_porta_clk
####   ADDR bram_porta_addr
####   DIN  bram_porta_din
####   DOUT bram_porta_dout
####   WE   bram_porta_we
####   EN   bram_porta_en
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_porta_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTA $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating bram_switch_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portb_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portc_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portb_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_portb_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_portb_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_portc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_portc_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_portb_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_portc_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'bram_portc_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {BRAM Switch}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {anton-potocnik} $core
#### set_property VENDOR_DISPLAY_NAME {Anton Potocnik} $core
#### set_property COMPANY_URL {http://antonpotocnik.com} $core
#### core_parameter BRAM_DATA_WIDTH {BRAM DATA WIDTH} {Width of the BRAM data port.}
#### core_parameter BRAM_ADDR_WIDTH {BRAM ADDR WIDTH} {Width of the BRAM address port.}
#### set bus [ipx::add_bus_interface BRAM_PORTA $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE slave $bus
#### foreach {logical physical} {
####   RST  bram_porta_rst
####   CLK  bram_porta_clk
####   ADDR bram_porta_addr
####   DIN  bram_porta_wrdata
####   DOUT bram_porta_rddata
####   WE   bram_porta_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_porta_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTA $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTB $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE slave $bus
#### foreach {logical physical} {
####   RST  bram_portb_rst
####   CLK  bram_portb_clk
####   ADDR bram_portb_addr
####   DIN  bram_portb_wrdata
####   DOUT bram_portb_rddata
####   WE   bram_portb_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_portb_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTB $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTC $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE master $bus
#### foreach {logical physical} {
####   RST  bram_portc_rst
####   CLK  bram_portc_clk
####   ADDR bram_portc_addr
####   DIN  bram_portc_wrdata
####   DOUT bram_portc_rddata
####   WE   bram_portc_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_portc_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTB $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
# source basic_red_pitaya_bd.tcl
## set project_name freq
## set part_name xc7z010clg400-1
## set bd_path tmp/$project_name/$project_name.srcs/sources_1/bd/system
## file delete -force tmp/$project_name
## create_project $project_name tmp/$project_name -part $part_name
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
## create_bd_design system
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
## source cfg/ports.tcl
### create_bd_port -dir I -from 13 -to 0 adc_dat_a_i
### create_bd_port -dir I -from 13 -to 0 adc_dat_b_i
### create_bd_port -dir I adc_clk_p_i
### create_bd_port -dir I adc_clk_n_i
### create_bd_port -dir O adc_enc_p_o
### create_bd_port -dir O adc_enc_n_o
### create_bd_port -dir O adc_csn_o
### create_bd_port -dir O -from 13 -to 0 dac_dat_o
### create_bd_port -dir O dac_clk_o
### create_bd_port -dir O dac_rst_o
### create_bd_port -dir O dac_sel_o
### create_bd_port -dir O dac_wrt_o
### create_bd_port -dir O -from 3 -to 0 dac_pwm_o
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux0
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux1
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux9
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux8
### create_bd_port -dir IO -from 7 -to 0 exp_p_tri_io
### create_bd_port -dir IO -from 7 -to 0 exp_n_tri_io
### create_bd_port -dir O -from 1 -to 0 daisy_p_o
### create_bd_port -dir O -from 1 -to 0 daisy_n_o
### create_bd_port -dir I -from 1 -to 0 daisy_p_i
### create_bd_port -dir I -from 1 -to 0 daisy_n_i
### create_bd_port -dir O -from 7 -to 0 led_o
## set_property IP_REPO_PATHS tmp/cores [current_project]
## update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
## set files [glob -nocomplain projects/$project_name/*.v projects/$project_name/*.sv]
## if {[llength $files] > 0} {
##   add_files -norecurse $files
## }
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
## set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
## set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {cfg/red_pitaya.xml}] [get_bd_cells processing_system7_0]
INFO: [PS7-1] Applying Custom Preset cfg/red_pitaya.xml...
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf util_ds_buf_1
## set_property -dict [list CONFIG.C_SIZE {2}] [get_bd_cells util_ds_buf_1]
## create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf util_ds_buf_2
## set_property -dict [list CONFIG.C_SIZE {2}] [get_bd_cells util_ds_buf_2]
## set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_2]
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio axi_gpio_0
## set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_adc axis_red_pitaya_adc_0
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_dac axis_red_pitaya_dac_0
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz clk_wiz_0
## set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
## set_property -dict [list CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} CONFIG.CLKOUT1_JITTER {104.759} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '8.000' to '8.0' has been ignored for IP 'clk_wiz_0'
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler dds_compiler_0
## set_property -dict [list CONFIG.PartsPresent {Phase_Generator_and_SIN_COS_LUT} CONFIG.Parameter_Entry {System_Parameters} CONFIG.Spurious_Free_Dynamic_Range {84} CONFIG.Frequency_Resolution {0.5} CONFIG.Amplitude_Mode {Unit_Circle} CONFIG.DDS_Clock_Rate {125} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {28} CONFIG.Output_Width {14} CONFIG.Has_Phase_Out {false} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {8} CONFIG.Output_Frequency1 {3.90625} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PINC1' from '100000000000000000000000' to '0' has been ignored for IP 'dds_compiler_0'
## endgroup
## connect_bd_net [get_bd_ports daisy_p_i] [get_bd_pins util_ds_buf_1/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_1/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
## connect_bd_net [get_bd_ports daisy_n_i] [get_bd_pins util_ds_buf_1/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_1/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
## connect_bd_net [get_bd_ports daisy_p_o] [get_bd_pins util_ds_buf_2/OBUF_DS_P]
## connect_bd_net [get_bd_ports daisy_n_o] [get_bd_pins util_ds_buf_2/OBUF_DS_N]
## connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins util_ds_buf_2/OBUF_IN]
## apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
## connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
## connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
## connect_bd_net [get_bd_ports adc_clk_p_i] [get_bd_pins axis_red_pitaya_adc_0/adc_clk_p]
## connect_bd_net [get_bd_ports adc_clk_n_i] [get_bd_pins axis_red_pitaya_adc_0/adc_clk_n]
## connect_bd_net [get_bd_ports adc_dat_a_i] [get_bd_pins axis_red_pitaya_adc_0/adc_dat_a]
## connect_bd_net [get_bd_ports adc_dat_b_i] [get_bd_pins axis_red_pitaya_adc_0/adc_dat_b]
## connect_bd_net [get_bd_ports adc_csn_o] [get_bd_pins axis_red_pitaya_adc_0/adc_csn]
## connect_bd_net [get_bd_ports dac_clk_o] [get_bd_pins axis_red_pitaya_dac_0/dac_clk]
## connect_bd_net [get_bd_ports dac_rst_o] [get_bd_pins axis_red_pitaya_dac_0/dac_rst]
## connect_bd_net [get_bd_ports dac_sel_o] [get_bd_pins axis_red_pitaya_dac_0/dac_sel]
## connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins axis_red_pitaya_dac_0/dac_wrt]
## connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins axis_red_pitaya_dac_0/dac_dat]
## connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins axis_red_pitaya_dac_0/locked]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_red_pitaya_dac_0/ddr_clk]
## connect_bd_net [get_bd_pins axis_red_pitaya_dac_0/aclk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
## connect_bd_intf_net [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins dds_compiler_0/aclk]
## connect_bd_net [get_bd_pins dds_compiler_0/aclk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
## apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
## set_property offset 0x42000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
## set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
## generate_target all [get_files  $bd_path/system.bd]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_red_pitaya_adc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_red_pitaya_dac_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_125M .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 7087.797 ; gain = 0.000 ; free physical = 8574 ; free virtual = 30772
## make_wrapper -files [get_files $bd_path/system.bd] -top
## add_files -norecurse $bd_path/hdl/system_wrapper.v
## set files [glob -nocomplain cfg/*.xdc]
## if {[llength $files] > 0} {
##   add_files -norecurse -fileset constrs_1 $files
## }
## set_property VERILOG_DEFINE {TOOL_VIVADO} [current_fileset]
## set_property STRATEGY Flow_PerfOptimized_High [get_runs synth_1]
## set_property STRATEGY Performance_NetDelay_high [get_runs impl_1]
# add_files -norecurse frequency_counter.v
# add_files -norecurse pow2.v
# add_files -norecurse signal_decoder.v
# add_files -norecurse signal_split.v
# set_property -dict [list CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {0}] [get_bd_cells axi_gpio_0]
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xls_log2Ncycles
# set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {4}] [get_bd_cells xls_log2Ncycles]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xls_phase
# set_property -dict [list CONFIG.DIN_TO {5} CONFIG.DIN_FROM {31}] [get_bd_cells xls_phase]
# endgroup
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlc_reset
# endgroup
# set_property -dict [list CONFIG.Parameter_Entry {System_Parameters} CONFIG.Phase_Increment {Streaming} CONFIG.Phase_offset {None} CONFIG.Amplitude_Mode {Full_Range} CONFIG.Has_Phase_Out {false} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Latency_Configuration {Auto} CONFIG.Frequency_Resolution {0.5} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {28} CONFIG.Output_Width {14} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.M_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {8} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
# create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant axis_constant_0
# create_bd_cell -type module -reference signal_split signal_split_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
# create_bd_cell -type module -reference pow2 pos2_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
# create_bd_cell -type module -reference signal_decoder signal_decoder_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
# create_bd_cell -type module -reference frequency_counter frequency_counter_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_OUT' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS_OUT'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
# connect_bd_intf_net [get_bd_intf_pins signal_split_0/S_AXIS] [get_bd_intf_pins axis_red_pitaya_adc_0/M_AXIS]
# connect_bd_intf_net [get_bd_intf_pins frequency_counter_0/M_AXIS_OUT] [get_bd_intf_pins signal_decoder_0/S_AXIS]
# connect_bd_net [get_bd_pins signal_decoder_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
# connect_bd_net [get_bd_pins xlc_reset/dout] [get_bd_pins signal_decoder_0/rst]
# connect_bd_net [get_bd_ports led_o] [get_bd_pins signal_decoder_0/led_out]
# connect_bd_intf_net [get_bd_intf_pins frequency_counter_0/S_AXIS_IN] [get_bd_intf_pins signal_split_0/M_AXIS_PORT1]
# connect_bd_net [get_bd_pins frequency_counter_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
# connect_bd_net [get_bd_pins frequency_counter_0/rst] [get_bd_pins xlc_reset/dout]
# connect_bd_net [get_bd_pins pos2_0/N] [get_bd_pins frequency_counter_0/Ncycles]
# connect_bd_net [get_bd_pins xls_log2Ncycles/Dout] [get_bd_pins pos2_0/log2N]
# connect_bd_net [get_bd_pins frequency_counter_0/counter_output] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
# connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins axi_gpio_0/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
# connect_bd_net [get_bd_pins xls_log2Ncycles/Din] [get_bd_pins axi_gpio_0/gpio2_io_o]
# connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins dds_compiler_0/S_AXIS_PHASE]
# connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
# connect_bd_net [get_bd_pins xls_phase/Dout] [get_bd_pins axis_constant_0/cfg_data]
# connect_bd_net [get_bd_pins xls_phase/Din] [get_bd_pins axi_gpio_0/gpio2_io_o]
# group_bd_cells SignalGenerator [get_bd_cells axis_red_pitaya_dac_0] [get_bd_cells dds_compiler_0] [get_bd_cells clk_wiz_0] [get_bd_cells axis_constant_0] [get_bd_cells xls_phase]
# group_bd_cells DataAcquisition [get_bd_cells axis_red_pitaya_adc_0] [get_bd_cells signal_split_0]
# group_bd_cells FrequencyCounter [get_bd_cells xls_log2Ncycles] [get_bd_cells pos2_0] [get_bd_cells frequency_counter_0]
# group_bd_cells PS7 [get_bd_cells processing_system7_0] [get_bd_cells rst_ps7_0_125M] [get_bd_cells ps7_0_axi_periph]
/PS7
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'group_bd_cells'
ungroup_bd_cells [get_bd_cells DataAcquisition]
delete_bd_objs [get_bd_intf_nets frequency_counter_0_M_AXIS_OUT] [get_bd_intf_nets signal_split_0_M_AXIS_PORT1] [get_bd_nets frequency_counter_0_counter_output] [get_bd_cells FrequencyCounter]
delete_bd_objs [get_bd_nets signal_decoder_0_led_out] [get_bd_nets xlc_reset_dout] [get_bd_cells signal_decoder_0]
delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk] [get_bd_nets axis_red_pitaya_dac_0_dac_clk] [get_bd_nets axis_red_pitaya_dac_0_dac_rst] [get_bd_nets axis_red_pitaya_dac_0_dac_sel] [get_bd_nets axis_red_pitaya_dac_0_dac_wrt] [get_bd_nets axis_red_pitaya_dac_0_dac_dat] [get_bd_cells SignalGenerator]
set_property location {2 799 964} [get_bd_cells util_ds_buf_2]
set_property location {2 701 972} [get_bd_cells util_ds_buf_2]
set_property location {-142 986} [get_bd_ports daisy_n_i]
set_property location {-114 984} [get_bd_ports daisy_p_i]
set_property location {3324 639} [get_bd_ports daisy_p_o]
set_property location {3352 606} [get_bd_ports daisy_n_o]
set_property location {3328 989} [get_bd_ports daisy_p_o]
set_property location {3378 931} [get_bd_ports daisy_n_o]
set_property location {3358 971} [get_bd_ports daisy_p_o]
set_property location {3358 995} [get_bd_ports daisy_n_o]
set_property location {3338 950} [get_bd_ports daisy_p_o]
set_property location {3364 956} [get_bd_ports daisy_p_o]
set_property location {3362 985} [get_bd_ports daisy_n_o]
set_property location {1 159 635} [get_bd_cells processing_system7_0]
set_property location {2 715 711} [get_bd_cells rst_ps7_0_125M]
set_property location {2 714 746} [get_bd_cells rst_ps7_0_125M]
set_property location {2 728 428} [get_bd_cells ps7_0_axi_periph]
set_property location {3 1171 423} [get_bd_cells axi_gpio_0]
set_property location {1 217 828} [get_bd_cells rst_ps7_0_125M]
set_property location {2 652 773} [get_bd_cells rst_ps7_0_125M]
delete_bd_objs [get_bd_cells xlc_reset]
set_property location {3 1200 141} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {-109 122} [get_bd_ports adc_clk_p_i]
set_property location {2106 163} [get_bd_ports adc_csn_o]
set_property location {1 179 138} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 224 155} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {2099 176} [get_bd_ports adc_csn_o]
set_property location {2091 178} [get_bd_ports adc_csn_o]
set_property location {2377 182} [get_bd_ports adc_csn_o]
set_property location {2095 172} [get_bd_ports adc_csn_o]
set_property location {2 644 109} [get_bd_cells signal_split_0]
set_property location {2 684 129} [get_bd_cells signal_split_0]
set_property location {2105 663} [get_bd_intf_ports FIXED_IO]
set_property location {2109 623} [get_bd_intf_ports FIXED_IO]
set_property location {2112 626} [get_bd_intf_ports FIXED_IO]
set_property location {2103 646} [get_bd_intf_ports DDR]
set_property location {1443 281} [get_bd_ports adc_csn_o]
set_property location {1437 89} [get_bd_ports adc_csn_o]
set_property location {1445 69} [get_bd_ports adc_csn_o]
set_property location {1446 55} [get_bd_ports adc_csn_o]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3 1060 129} [get_bd_cells xlslice_0]
set_property name xlslice_CH1 [get_bd_cells xlslice_0]
set_property CONFIG.DIN_FROM 13 [get_bd_cells /xlslice_CH1]
copy_bd_objs /  [get_bd_cells {xlslice_CH1}]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins xlslice_CH2/Din]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT2_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT2
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins xlslice_CH1/Din]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property CONFIG.DIN_WIDTH 14 [get_bd_cells /xlslice_0]
set_property CONFIG.DIN_FROM 12 [get_bd_cells /xlslice_0]
set_property CONFIG.DIN_TO 5 [get_bd_cells /xlslice_0]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins xlslice_0/Din]
set_property location {1549 284} [get_bd_ports dac_rst_o]
set_property location {1573 302} [get_bd_ports dac_pwm_o]
set_property location {1549 141} [get_bd_ports led_o]
set_property location {1537 137} [get_bd_ports led_o]
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlslice_0/Dout]
set_property location {1541 134} [get_bd_ports led_o]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_split_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_CH1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_CH2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
[Tue Apr 23 13:50:22 2024] Launched system_signal_split_0_0_synth_1, system_axis_red_pitaya_adc_0_0_synth_1, system_axi_gpio_0_0_synth_1, system_util_ds_buf_2_0_synth_1, system_util_ds_buf_1_0_synth_1, system_rst_ps7_0_125M_0_synth_1, system_processing_system7_0_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_signal_split_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_signal_split_0_0_synth_1/runme.log
system_axis_red_pitaya_adc_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_axis_red_pitaya_adc_0_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_axi_gpio_0_0_synth_1/runme.log
system_util_ds_buf_2_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_util_ds_buf_2_0_synth_1/runme.log
system_util_ds_buf_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_util_ds_buf_1_0_synth_1/runme.log
system_rst_ps7_0_125M_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_rst_ps7_0_125M_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_processing_system7_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_auto_pc_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 13:50:22 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 7454.965 ; gain = 79.039 ; free physical = 8506 ; free virtual = 30701
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
basic_red_pitaya_bd.tcl
cfg
cores
frequency_counter.v
make_cores.tcl
make_project.tcl
pow2.v
scripts
server
signal_decoder.v
signal_split.v
sim
tmp
vivado_495915.backup.jou
vivado_495915.backup.log
vivado.jou
vivado.log
vivado_pid498651.str
cd tmp
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
cores
freq
cd freq
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
freq.cache
freq.hbs
freq.hw
freq.ip_user_files
freq.runs
freq.sim
freq.srcs
freq.xpr
cd freq.runs
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
impl_1
synth_1
system_auto_pc_0_synth_1
system_axi_gpio_0_0_synth_1
system_axis_red_pitaya_adc_0_0_synth_1
system_processing_system7_0_0_synth_1
system_rst_ps7_0_125M_0_synth_1
system_signal_split_0_0_synth_1
system_util_ds_buf_1_0_synth_1
system_util_ds_buf_2_0_synth_1
cd impl_
couldn't change working directory to "impl_": no such file or directory
cd impl_1
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
gen_run.xml
htr.txt
init_design.pb
ISEWrap.js
ISEWrap.sh
job.id.log
opt_design.pb
phys_opt_design.pb
place_design.pb
project.wdf
route_design.pb
rundef.js
runme.bat
runme.log
runme.sh
system_wrapper.bit
system_wrapper_bus_skew_routed.pb
system_wrapper_bus_skew_routed.rpt
system_wrapper_bus_skew_routed.rpx
system_wrapper_clock_utilization_routed.rpt
system_wrapper_control_sets_placed.rpt
system_wrapper_drc_opted.pb
system_wrapper_drc_opted.rpt
system_wrapper_drc_opted.rpx
system_wrapper_drc_routed.pb
system_wrapper_drc_routed.rpt
system_wrapper_drc_routed.rpx
system_wrapper.hwdef
system_wrapper_io_placed.rpt
system_wrapper_methodology_drc_routed.pb
system_wrapper_methodology_drc_routed.rpt
system_wrapper_methodology_drc_routed.rpx
system_wrapper_opt.dcp
system_wrapper_physopt.dcp
system_wrapper_placed.dcp
system_wrapper_power_routed.rpt
system_wrapper_power_routed.rpx
system_wrapper_power_summary_routed.pb
system_wrapper_routed.dcp
system_wrapper_route_status.pb
system_wrapper_route_status.rpt
system_wrapper.tcl
system_wrapper_timing_summary_routed.pb
system_wrapper_timing_summary_routed.rpt
system_wrapper_timing_summary_routed.rpx
system_wrapper_utilization_placed.pb
system_wrapper_utilization_placed.rpt
system_wrapper.vdi
usage_statistics_webtalk.html
usage_statistics_webtalk.xml
vivado.jou
vivado.pb
write_bitstream.pb
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7454.965 ; gain = 0.000 ; free physical = 8448 ; free virtual = 30654
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 7845.719 ; gain = 0.000 ; free physical = 7938 ; free virtual = 30145
Restored from archive | CPU: 0.180000 secs | Memory: 2.129662 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 7845.719 ; gain = 0.000 ; free physical = 7938 ; free virtual = 30145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7845.719 ; gain = 0.000 ; free physical = 7938 ; free virtual = 30145
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 8044.543 ; gain = 589.578 ; free physical = 7851 ; free virtual = 30058
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.DIN_TO {6} CONFIG.DIN_FROM {13} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins xlconcat_0/In0]
set_property CONFIG.IN0_WIDTH 14 [get_bd_cells /xlconcat_0]
set_property CONFIG.IN1_WIDTH 18 [get_bd_cells /xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property CONFIG.CONST_WIDTH 18 [get_bd_cells /xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 14:08:42 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 14:08:42 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 8185.609 ; gain = 37.023 ; free physical = 7867 ; free virtual = 30064
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property CONFIG.CONST_VAL 0 [get_bd_cells /xlconstant_0]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 14:16:19 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 14:16:19 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 8205.641 ; gain = 15.016 ; free physical = 7872 ; free virtual = 30070
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
file mkdir /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/low_threshold.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/low_threshold.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets xlslice_0_Dout]
create_bd_cell -type module -reference low_threshold low_threshold_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
set_property location {1523 -32} [get_bd_ports led_o]
connect_bd_net [get_bd_pins low_threshold_0/adc_clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins low_threshold_0/adc_dat_a]
copy_bd_objs /  [get_bd_cells {xlconcat_0}]
set_property CONFIG.IN0_WIDTH 1 [get_bd_cells /xlconcat_1]
set_property CONFIG.IN1_WIDTH 7 [get_bd_cells /xlconcat_1]
set_property location {4 1269 -53} [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins xlconcat_1/In0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property CONFIG.CONST_WIDTH 7 [get_bd_cells /xlconstant_1]
set_property CONFIG.CONST_VAL 0 [get_bd_cells /xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlconcat_1/dout]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/low_threshold_0/rst

Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 15:19:08 2024] Launched system_low_threshold_0_0_synth_1, synth_1...
Run output will be captured here:
system_low_threshold_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_low_threshold_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 15:19:08 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 8455.754 ; gain = 53.027 ; free physical = 7840 ; free virtual = 30042
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins low_threshold_0/rst]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 15:23:38 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 15:23:38 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 8482.766 ; gain = 27.012 ; free physical = 6143 ; free virtual = 28346
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property CONFIG.DIN_WIDTH 14 [get_bd_cells /xlslice_1]
set_property CONFIG.DIN_FROM 13 [get_bd_cells /xlslice_1]
set_property CONFIG.DIN_TO 7 [get_bd_cells /xlslice_1]
connect_bd_net [get_bd_pins xlslice_1/Din] [get_bd_pins xlslice_CH1/Dout]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins xlconcat_1/In1]
reset_run impl_1
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 15:26:10 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 15:26:10 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 8591.820 ; gain = 101.051 ; free physical = 6136 ; free virtual = 28339
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/high_threshold.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/high_threshold.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference high_threshold high_threshold_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
WARNING: [IP_Flow 19-3571] IP 'system_high_threshold_0_0' is restricted:
* Detected changes to module reference file(s).
set_property location {3 849 -192} [get_bd_cells high_threshold_0]
set_property location {1.5 694 -185} [get_bd_cells high_threshold_0]
connect_bd_net [get_bd_pins high_threshold_0/adc_clk] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
WARNING: [BD 41-1731] Type mismatch between connected pins: /signal_split_0/M_AXIS_PORT1_tdata(undef) and /high_threshold_0/adc_clk(clk)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins high_threshold_0/adc_clk] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]'
connect_bd_net [get_bd_pins high_threshold_0/adc_clk] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
WARNING: [BD 41-1731] Type mismatch between connected pins: /signal_split_0/M_AXIS_PORT1_tdata(undef) and /high_threshold_0/adc_clk(clk)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins high_threshold_0/adc_clk] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]'
connect_bd_net [get_bd_pins high_threshold_0/rst] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins high_threshold_0/adc_clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins high_threshold_0/adc_dat_a] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
set_property CONFIG.NUM_PORTS 3 [get_bd_cells /xlconcat_1]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlslice_1_Dout]'
undo
INFO: [Common 17-17] undo 'set_property CONFIG.NUM_PORTS 3 [get_bd_cells /xlconcat_1]'
copy_bd_objs /  [get_bd_cells {xlconcat_1}]
set_property CONFIG.NUM_PORTS 3 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN1_WIDTH 1 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN2_WIDTH 6 [get_bd_cells /xlconcat_2]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins xlconcat_2/In0]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
copy_bd_objs /  [get_bd_cells {xlslice_1}]
set_property CONFIG.DIN_TO 8 [get_bd_cells /xlslice_2]
connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins xlslice_CH1/Dout]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins xlconcat_2/In2]
connect_bd_net [get_bd_pins high_threshold_0/vlh] [get_bd_pins xlconcat_2/In1]
delete_bd_objs [get_bd_nets xlconcat_1_dout]
set_property location {2047 -298} [get_bd_ports led_o]
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlconcat_2/dout]
set_property location {2031 -281} [get_bd_ports led_o]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block high_threshold_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 16:50:27 2024] Launched system_high_threshold_0_0_synth_1, synth_1...
Run output will be captured here:
system_high_threshold_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_high_threshold_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 16:50:27 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 8655.852 ; gain = 21.008 ; free physical = 6111 ; free virtual = 28318
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets high_threshold_0_vlh] [get_bd_cells high_threshold_0]
delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_nets xlconcat_2_dout] [get_bd_cells xlconcat_2]
update_compile_order -fileset sources_1
regenerate_bd_layout
delete_bd_objs [get_bd_cells xlconstant_1]
set_property location {1 169 158} [get_bd_cells processing_system7_0]
set_property location {1 93 442} [get_bd_cells rst_ps7_0_125M]
set_property location {2 567 201} [get_bd_cells ps7_0_axi_periph]
set_property location {2 590 383} [get_bd_cells axi_gpio_0]
undo
INFO: [Common 17-17] undo 'set_property location {2 590 383} [get_bd_cells axi_gpio_0]'
undo
INFO: [Common 17-17] undo 'set_property location {2 567 201} [get_bd_cells ps7_0_axi_periph]'
undo
INFO: [Common 17-17] undo 'set_property location {1 93 442} [get_bd_cells rst_ps7_0_125M]'
undo
INFO: [Common 17-17] undo 'set_property location {1 169 158} [get_bd_cells processing_system7_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells xlconstant_1]'
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_nets xlconcat_2_dout] [get_bd_cells xlconcat_2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets high_threshold_0_vlh] [get_bd_cells high_threshold_0]'
update_compile_order -fileset sources_1
update_module_reference system_low_threshold_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_low_threshold_0_0 from low_threshold_v1_0 1.0 to low_threshold_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 17:19:56 2024] Launched system_low_threshold_0_0_synth_1, synth_1...
Run output will be captured here:
system_low_threshold_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_low_threshold_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 17:19:56 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 8869.891 ; gain = 69.035 ; free physical = 5985 ; free virtual = 28316
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
update_module_reference system_low_threshold_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_low_threshold_0_0 from low_threshold_v1_0 1.0 to low_threshold_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'input_low_threshold'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_low_threshold_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_low_threshold_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
connect_bd_net [get_bd_pins low_threshold_0/input_low_threshold] [get_bd_pins xlconstant_3/dout]
set_property CONFIG.CONST_WIDTH 14 [get_bd_cells /xlconstant_3]
set_property -name CONFIG.CONST_VAL -value -4096 -objects [get_bd_cells /xlconstant_3]
update_module_reference system_low_threshold_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_low_threshold_0_0 from low_threshold_v1_0 1.0 to low_threshold_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 17:39:44 2024] Launched system_low_threshold_0_0_synth_1, synth_1...
Run output will be captured here:
system_low_threshold_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_low_threshold_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 17:39:44 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 8936.891 ; gain = 67.000 ; free physical = 5949 ; free virtual = 28282
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/low_threshold.v:49]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/low_threshold.v:49]
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
update_module_reference system_low_threshold_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_low_threshold_0_0 from low_threshold_v1_0 1.0 to low_threshold_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 17:51:09 2024] Launched system_low_threshold_0_0_synth_1, synth_1...
Run output will be captured here:
system_low_threshold_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_low_threshold_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 17:51:09 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 9014.863 ; gain = 58.961 ; free physical = 5945 ; free virtual = 28278
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property -name CONFIG.CONST_VAL -value -2048 -objects [get_bd_cells /xlconstant_3]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 17:55:35 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 17:55:35 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 9014.863 ; gain = 0.000 ; free physical = 5944 ; free virtual = 28278
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property CONFIG.DIN_TO 10 [get_bd_cells /xlslice_2]
set_property CONFIG.IN2_WIDTH 4 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN2_WIDTH 1 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN5_WIDTH 4 [get_bd_cells /xlconcat_2]
set_property CONFIG.NUM_PORTS 5 [get_bd_cells /xlconcat_2]
delete_bd_objs [get_bd_nets xlslice_2_Dout]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins xlconcat_2/In4]
set_property CONFIG.IN5_WIDTH 1 [get_bd_cells /xlconcat_2]
set_property CONFIG.IN4_WIDTH 4 [get_bd_cells /xlconcat_2]
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/rising.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/rising.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference rising rising_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
connect_bd_net [get_bd_pins rising_0/adc_clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins rising_0/rst] [get_bd_pins xlconstant_2/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins rising_0/rst] [get_bd_pins xlconstant_2/dout]'
connect_bd_net [get_bd_pins rising_0/rst] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins rising_0/adc_dat_a] [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata]
connect_bd_net [get_bd_pins rising_0/rising] [get_bd_pins xlconcat_2/In2]
connect_bd_net [get_bd_pins rising_0/falling] [get_bd_pins xlconcat_2/In3]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rising_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 18:22:47 2024] Launched system_rising_0_0_synth_1, synth_1...
Run output will be captured here:
system_rising_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_rising_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 18:22:47 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 9187.043 ; gain = 58.027 ; free physical = 5924 ; free virtual = 28260
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk]'
delete_bd_objs [get_bd_nets axis_red_pitaya_adc_0_adc_clk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins low_threshold_0/adc_clk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins high_threshold_0/adc_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0
endgroup
set_property location {1 303 -270} [get_bd_cells c_counter_binary_0]
set_property CONFIG.Output_Width 32 [get_bd_cells /c_counter_binary_0]
connect_bd_net [get_bd_pins c_counter_binary_0/CLK] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3
endgroup
set_property location {1 321 -302} [get_bd_cells xlslice_3]
set_property location {1.5 480 -333} [get_bd_cells xlslice_3]
connect_bd_net [get_bd_pins c_counter_binary_0/Q] [get_bd_pins xlslice_3/Din]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins rising_0/adc_clk]
set_property CONFIG.DIN_FROM 16 [get_bd_cells /xlslice_3]
set_property CONFIG.DIN_TO 16 [get_bd_cells /xlslice_3]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.046 MB.
[Tue Apr 23 20:25:53 2024] Launched system_c_counter_binary_0_0_synth_1, synth_1...
Run output will be captured here:
system_c_counter_binary_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_c_counter_binary_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 20:25:53 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 9311.195 ; gain = 59.961 ; free physical = 5891 ; free virtual = 28234
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property CONFIG.IN4_WIDTH 1 [get_bd_cells /xlconcat_2]
set_property CONFIG.NUM_PORTS 8 [get_bd_cells /xlconcat_2]
delete_bd_objs [get_bd_nets xlslice_2_Dout]
set_property CONFIG.DIN_TO 13 [get_bd_cells /xlslice_2]
set_property location {6 1778 -122} [get_bd_cells xlslice_2]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins xlconcat_2/In7]
delete_bd_objs [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlconstant_1]
set_property location {4 1188 -332} [get_bd_cells high_threshold_0]
set_property location {4 1272 -141} [get_bd_cells low_threshold_0]
set_property location {3 789 -112} [get_bd_cells xlconstant_3]
set_property location {4 1253 -493} [get_bd_cells rising_0]
set_property location {4 1268 -16} [get_bd_cells rising_0]
set_property location {3 807 -19} [get_bd_cells xlconstant_2]
set_property location {1 109 -335} [get_bd_cells c_counter_binary_0]
set_property location {3 787 -330} [get_bd_cells xlslice_3]
set_property location {1.5 514 -326} [get_bd_cells c_counter_binary_0]
update_module_reference system_low_threshold_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_low_threshold_0_0 from low_threshold_v1_0 1.0 to low_threshold_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'input_low_threshold'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'input_low'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_low_threshold_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'input_low_threshold' is not found on the upgraded version of the cell '/low_threshold_0'. Its connection to the net 'xlconstant_3_dout' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_low_threshold_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 9375.277 ; gain = 0.000 ; free physical = 5827 ; free virtual = 28183
set_property location {3 830 -143} [get_bd_cells xlconstant_3]
delete_bd_objs [get_bd_nets xlconstant_3_dout]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins low_threshold_0/input_low]
set_property NAME reset [get_bd_cells /xlconstant_2]
set_property NAME low_threshold [get_bd_cells /xlconstant_3]
set_property location {3 837 -248} [get_bd_cells reset]
set_property location {3 829 -28} [get_bd_cells xlslice_3]
set_property location {3 848 -46} [get_bd_cells xlslice_3]
set_property location {3 845 -44} [get_bd_cells xlslice_3]
set_property location {2 484 -49} [get_bd_cells c_counter_binary_0]
set_property location {2 504 -42} [get_bd_cells c_counter_binary_0]
set_property location {1 107 186} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {6 1776 283} [get_bd_cells xlconcat_0]
set_property location {6 1763 491} [get_bd_cells axi_gpio_0]
set_property location {1 95 1242} [get_bd_cells util_ds_buf_1]
set_property location {3 865 1230} [get_bd_cells util_ds_buf_2]
set_property location {3 838 1231} [get_bd_cells util_ds_buf_2]
set_property location {-200 1227} [get_bd_ports daisy_p_i]
set_property location {-205 1259} [get_bd_ports daisy_n_i]
set_property location {-198 1248} [get_bd_ports daisy_p_i]
set_property location {-197 1238} [get_bd_ports daisy_p_i]
set_property location {-202 1262} [get_bd_ports daisy_n_i]
set_property location {3 843 1236} [get_bd_cells util_ds_buf_2]
set_property location {2211 1224} [get_bd_ports daisy_p_o]
set_property location {2211 1229} [get_bd_ports daisy_p_o]
set_property location {2197 1258} [get_bd_ports daisy_n_o]
set_property location {2202 1254} [get_bd_ports daisy_n_o]
set_property location {1 111 882} [get_bd_cells processing_system7_0]
set_property location {3 863 1061} [get_bd_cells rst_ps7_0_125M]
set_property location {3 859 978} [get_bd_cells rst_ps7_0_125M]
set_property location {3 847 989} [get_bd_cells rst_ps7_0_125M]
set_property location {3 855 996} [get_bd_cells rst_ps7_0_125M]
set_property location {3 859 771} [get_bd_cells ps7_0_axi_periph]
set_property location {2194 805} [get_bd_intf_ports FIXED_IO]
set_property location {2198 886} [get_bd_intf_ports DDR]
set_property location {3 874 688} [get_bd_cells ps7_0_axi_periph]
set_property location {2195 827} [get_bd_intf_ports FIXED_IO]
set_property location {2206 797} [get_bd_intf_ports DDR]
set_property location {6 1772 681} [get_bd_cells axi_gpio_0]
set_property location {2206 813} [get_bd_intf_ports DDR]
set_property location {6 1779 420} [get_bd_cells xlconcat_0]
set_property location {4 1218 429} [get_bd_cells xlconstant_0]
set_property location {6 1781 452} [get_bd_cells xlconcat_0]
set_property location {4 1229 453} [get_bd_cells xlconstant_0]
set_property location {4 1218 456} [get_bd_cells xlconstant_0]
set_property location {3 828 255} [get_bd_cells signal_split_0]
set_property location {1 121 260} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 98 269} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {-261 242} [get_bd_ports adc_clk_p_i]
set_property location {-232 259} [get_bd_ports adc_clk_n_i]
set_property location {-238 278} [get_bd_ports adc_dat_a_i]
set_property location {-243 298} [get_bd_ports adc_dat_b_i]
set_property location {4 1227 277} [get_bd_cells xlslice_CH2]
set_property location {2237 368} [get_bd_ports exp_n_tri_io]
set_property location {2285 349} [get_bd_ports exp_p_tri_io]
set_property location {2251 325} [get_bd_ports dac_rst_o]
set_property location {2253 411} [get_bd_ports dac_pwm_o]
set_property location {2253 448} [get_bd_ports dac_rst_o]
set_property location {2253 286} [get_bd_ports adc_csn_o]
set_property location {2202 88} [get_bd_ports exp_p_tri_io]
set_property location {2219 154} [get_bd_ports exp_n_tri_io]
set_property location {2243 341} [get_bd_ports adc_csn_o]
set_property location {2256 360} [get_bd_ports adc_csn_o]
set_property location {4 1223 210} [get_bd_cells xlslice_CH1]
set_property location {4 1228 178} [get_bd_cells xlslice_CH1]
set_property location {7 2068 -204} [get_bd_cells xlconcat_2]
set_property location {7 2070 -195} [get_bd_cells xlconcat_2]
delete_bd_objs [get_bd_cells xlconcat_1]
update_module_reference system_high_threshold_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'adc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_high_threshold_0_0 from high_threshold_v1_0 1.0 to high_threshold_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'input_high'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_high_threshold_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_high_threshold_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property NAME high_threshold [get_bd_cells /xlconstant_1]
set_property CONFIG.CONST_VAL 4096 [get_bd_cells /high_threshold]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Const Val(CONST_VAL)' with value '4096' for BD Cell 'high_threshold'. Const Value is out of range -0:1 allowed by width
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Const Width(CONST_WIDTH)' with value '1' for BD Cell 'high_threshold'. "Const Value is out of range -0:1 allowed by width"
INFO: [IP_Flow 19-3438] Customization errors found on 'high_threshold'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'Const Val(CONST_VAL)' with value '4096' for BD Cell 'high_threshold'. Const Value is out of range -0:1 allowed by width
Validation failed for parameter 'Const Width(CONST_WIDTH)' with value '1' for BD Cell 'high_threshold'. "Const Value is out of range -0:1 allowed by width"
Customization errors found on 'high_threshold'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property CONFIG.CONST_WIDTH 14 [get_bd_cells /high_threshold]
set_property CONFIG.CONST_VAL 4096 [get_bd_cells /high_threshold]
set_property location {4 1211 -523} [get_bd_cells low_threshold_0]
set_property location {4 1216 -179} [get_bd_cells high_threshold_0]
set_property location {3 887 -488} [get_bd_cells low_threshold]
set_property location {3 837 -163} [get_bd_cells high_threshold]
set_property location {3 818 -271} [get_bd_cells reset]
set_property location {2 474 -271} [get_bd_cells reset]
set_property location {2 511 -332} [get_bd_cells reset]
set_property location {4 1231 -365} [get_bd_cells low_threshold_0]
set_property location {2 511 -449} [get_bd_cells reset]
set_property location {3 827 -328} [get_bd_cells low_threshold]
set_property location {3 841 -182} [get_bd_cells high_threshold]
connect_bd_net [get_bd_pins high_threshold/dout] [get_bd_pins high_threshold_0/input_high]
set_property location {3 833 -165} [get_bd_cells high_threshold]
set_property location {3 834 -169} [get_bd_cells high_threshold]
set_property NAME 954HZ [get_bd_cells /xlslice_3]
ERROR: [BD 41-175] The name '954HZ' is illegal, it must begin with a letter of the alphabet.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property NAME SlowClock [get_bd_cells /xlslice_3]
set_property -name CONFIG.CONST_VAL -value -4096 -objects [get_bd_cells /low_threshold]
set_property location {5 1781 180} [get_bd_cells xlslice_2]
set_property NAME sign [get_bd_cells /xlslice_2]
set_property location {3 822 394} [get_bd_cells signal_split_0]
set_property location {1 107 398} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 106 405} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 103 422} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 104 396} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 109 407} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {5 1783 502} [get_bd_cells xlconcat_0]
set_property location {4 1216 509} [get_bd_cells xlconstant_0]
set_property location {4 1243 413} [get_bd_cells xlslice_CH2]
set_property location {4 1229 412} [get_bd_cells xlslice_CH2]
set_property location {3 851 703} [get_bd_cells ps7_0_axi_periph]
set_property location {3 853 759} [get_bd_cells ps7_0_axi_periph]
set_property location {4 1223 430} [get_bd_cells xlslice_CH2]
set_property location {4 1232 415} [get_bd_cells xlslice_CH2]
set_property location {4 1230 414} [get_bd_cells xlslice_CH2]
set_property location {4 1232 414} [get_bd_cells xlslice_CH2]
set_property location {4 1236 418} [get_bd_cells xlslice_CH2]
set_property location {5 1783 509} [get_bd_cells xlconcat_0]
set_property location {5 1779 522} [get_bd_cells xlconcat_0]
set_property location {4 1208 290} [get_bd_cells xlslice_CH1]
set_property location {5 1766 282} [get_bd_cells sign]
set_property location {5 1782 292} [get_bd_cells sign]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property CONFIG.C_SIZE 1 [get_bd_cells /util_vector_logic_0]
set_property location {4.5 1628 -320} [get_bd_cells util_vector_logic_0]
set_property location {5 1652 -218} [get_bd_cells util_vector_logic_0]
set_property location {5 1624 -267} [get_bd_cells util_vector_logic_0]
set_property location {5 1659 -506} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins high_threshold_0/vlh] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_2/In4]
set_property NAME skim [get_bd_cells /util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {6 1956 -443} [get_bd_cells util_vector_logic_0]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
set_property location {6 1975 -111} [get_bd_cells util_vector_logic_1]
set_property location {6 1953 -8} [get_bd_cells util_vector_logic_1]
set_property location {6 1957 60} [get_bd_cells util_vector_logic_1]
set_property location {6 1956 -125} [get_bd_cells util_vector_logic_0]
set_property CONFIG.C_SIZE 1 [get_bd_cells /util_vector_logic_0]
set_property CONFIG.C_SIZE 1 [get_bd_cells /util_vector_logic_1]
connect_bd_net [get_bd_pins skim/Res] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins skim/Res] [get_bd_pins util_vector_logic_1/Op1]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins skim/Res] [get_bd_pins util_vector_logic_1/Op1]'
connect_bd_net [get_bd_pins util_vector_logic_1/Op1] [get_bd_pins skim/Res]
connect_bd_net [get_bd_pins rising_0/rising] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins rising_0/falling] [get_bd_pins util_vector_logic_1/Op2]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins xlconcat_2/In6]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_2/In5]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block high_threshold_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sign .
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold .
INFO: [BD 41-1029] Generation completed for the IP Integrator block high_threshold .
INFO: [BD 41-1029] Generation completed for the IP Integrator block skim .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.188 MB.
[Tue Apr 23 22:03:20 2024] Launched system_high_threshold_0_0_synth_1, system_low_threshold_0_0_synth_1, system_util_vector_logic_0_2_synth_1, system_util_vector_logic_0_1_synth_1, system_util_vector_logic_0_0_synth_1, synth_1...
Run output will be captured here:
system_high_threshold_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_high_threshold_0_0_synth_1/runme.log
system_low_threshold_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_low_threshold_0_0_synth_1/runme.log
system_util_vector_logic_0_2_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_util_vector_logic_0_2_synth_1/runme.log
system_util_vector_logic_0_1_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_util_vector_logic_0_1_synth_1/runme.log
system_util_vector_logic_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_util_vector_logic_0_0_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 22:03:20 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 9511.156 ; gain = 134.031 ; free physical = 5817 ; free virtual = 28164
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property CONFIG.DIN_FROM 17 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_TO 17 [get_bd_cells /SlowClock]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SlowClock .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.206 MB.
[Tue Apr 23 22:09:31 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 22:09:31 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 9511.156 ; gain = 0.000 ; free physical = 5822 ; free virtual = 28171
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
startgroup
set_property -dict [list CONFIG.DIN_TO {19} CONFIG.DIN_FROM {19} CONFIG.DOUT_WIDTH {1}] [get_bd_cells SlowClock]
endgroup
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SlowClock .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.206 MB.
[Tue Apr 23 22:14:36 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 22:14:36 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 9643.152 ; gain = 131.996 ; free physical = 5816 ; free virtual = 28165
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property location {2397 -446} [get_bd_ports exp_p_tri_io]
set_property location {2419 -400} [get_bd_ports exp_n_tri_io]
startgroup
set_property -dict [list CONFIG.DIN_TO {20} CONFIG.DIN_FROM {20} CONFIG.DOUT_WIDTH {1}] [get_bd_cells SlowClock]
endgroup
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SlowClock .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.206 MB.
[Tue Apr 23 22:24:44 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 22:24:44 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 9659.941 ; gain = 16.789 ; free physical = 5815 ; free virtual = 28165
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property NAME forward_skim [get_bd_cells /util_vector_logic_0]
set_property NAME backward_skim [get_bd_cells /util_vector_logic_1]
copy_bd_objs /  [get_bd_cells {xlconcat_2}]
set_property NAME led_concat [get_bd_cells /xlconcat_2]
set_property location {2446 -510} [get_bd_ports exp_p_tri_io]
connect_bd_net [get_bd_pins forward_skim/Res] [get_bd_pins xlconcat_3/In0]
connect_bd_net [get_bd_pins xlconcat_3/In1] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In2] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In3] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In4] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In5] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In6] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_3/In7] [get_bd_pins forward_skim/Res]
set_property location {2434 -523} [get_bd_ports exp_p_tri_io]
undo
INFO: [Common 17-17] undo 'set_property location {2434 -523} [get_bd_ports exp_p_tri_io]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlconcat_3/In7] [get_bd_pins forward_skim/Res]'
delete_bd_objs [get_bd_ports exp_p_tri_io]
delete_bd_objs [get_bd_ports exp_n_tri_io]
create_bd_port -dir O -from 7 to 0 exp_p_tri_io
ERROR: [Common 17-165] Too many positional options when parsing 'exp_p_tri_io', please type 'create_bd_port -help' for usage info.
create_bd_port -dir O -from 7 -to 0 exp_p_tri_io
/exp_p_tri_io
create_bd_port -dir O -from 7 -to 0 exp_n_tri_io
/exp_n_tri_io
set_property location {2512 -408} [get_bd_ports exp_n_tri_io]
set_property location {2432 -514} [get_bd_ports exp_p_tri_io]
set_property location {2416 -522} [get_bd_ports exp_p_tri_io]
connect_bd_net [get_bd_ports exp_p_tri_io] [get_bd_pins xlconcat_3/dout]
copy_bd_objs /  [get_bd_cells {xlconcat_3}]
connect_bd_net [get_bd_pins xlconcat_4/In0] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In1] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In2] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In3] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In4] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In5] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In6] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_4/In7] [get_bd_pins backward_skim/Res]
set_property location {2432 69} [get_bd_ports exp_n_tri_io]
set_property location {2419 93} [get_bd_ports exp_n_tri_io]
connect_bd_net [get_bd_ports exp_n_tri_io] [get_bd_pins xlconcat_4/dout]
set_property location {2429 88} [get_bd_ports exp_n_tri_io]
set_property location {2454 90} [get_bd_ports exp_n_tri_io]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_4 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.206 MB.
[Tue Apr 23 22:34:59 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 22:34:59 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 9659.941 ; gain = 0.000 ; free physical = 5791 ; free virtual = 28143
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
delete_bd_objs [get_bd_nets util_vector_logic_1_Res]
connect_bd_net [get_bd_pins backward_skim/Res] [get_bd_pins led_concat/In6]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res1]
connect_bd_net [get_bd_pins forward_skim/Res] [get_bd_pins led_concat/In5]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins xlconcat_3/In1]
connect_bd_net [get_bd_pins xlconcat_4/In1] [get_bd_pins high_threshold_0/vlh]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_5
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
open_bd_design {/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.206 MB.
[Tue Apr 23 22:48:22 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 22:48:22 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 9659.941 ; gain = 0.000 ; free physical = 5773 ; free virtual = 28125
connect_bd_net [get_bd_pins rising_0/rising] [get_bd_pins xlconcat_3/In2]
connect_bd_net [get_bd_pins rising_0/falling] [get_bd_pins xlconcat_4/In2]
connect_bd_net [get_bd_pins forward_skim/Res] [get_bd_pins xlconcat_3/In3]
connect_bd_net [get_bd_pins backward_skim/Res] [get_bd_pins xlconcat_4/In3]
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
connect_bd_net [get_bd_pins skim/Res] [get_bd_pins xlconcat_3/In4]
connect_bd_net [get_bd_pins skim/Res] [get_bd_pins xlconcat_4/In4]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.206 MB.
[Tue Apr 23 23:03:26 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 23:03:26 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 9812.078 ; gain = 40.020 ; free physical = 5781 ; free virtual = 28134
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
delete_bd_objs [get_bd_nets xlconcat_4_dout] [get_bd_cells xlconcat_4]
delete_bd_objs [get_bd_nets xlconcat_3_dout] [get_bd_cells xlconcat_3]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_dac:1.0 axis_red_pitaya_dac_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {4.5 1382 990} [get_bd_cells util_vector_logic_0]
set_property CONFIG.C_SIZE 16 [get_bd_cells /util_vector_logic_0]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins util_vector_logic_0/Op1]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins util_vector_logic_0/Op1]'
connect_bd_net [get_bd_pins xlslice_CH2/Dout] [get_bd_pins util_vector_logic_1/Op1]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins util_vector_logic_0/Op1]
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/sixteen_bit.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/sixteen_bit.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference sixteen_bit sixteen_bit_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
copy_bd_objs /  [get_bd_cells {sixteen_bit_0}]
connect_bd_net [get_bd_pins sixteen_bit_0/expanded_bit] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_pins sixteen_bit_1/expanded_bit] [get_bd_pins util_vector_logic_1/Op2]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins sixteen_bit_1/expanded_bit] [get_bd_pins util_vector_logic_1/Op2]'
connect_bd_net [get_bd_pins backward_skim/Res] [get_bd_pins sixteen_bit_0/single_bit]
connect_bd_net [get_bd_pins forward_skim/Res] [get_bd_pins sixteen_bit_1/single_bit]
connect_bd_net [get_bd_pins sixteen_bit_1/expanded_bit] [get_bd_pins util_vector_logic_1/Op2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.IN0_WIDTH 16 [get_bd_cells /xlconcat_1]
set_property CONFIG.IN1_WIDTH 16 [get_bd_cells /xlconcat_1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_pins xlconcat_1/dout] [get_bd_pins axis_red_pitaya_dac_0/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /axis_red_pitaya_dac_0/s_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {8 2274 1045} [get_bd_cells axis_red_pitaya_dac_0]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins axis_red_pitaya_dac_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /axis_red_pitaya_dac_0/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
connect_bd_net [get_bd_pins axis_red_pitaya_dac_0/aclk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {6 1762 1149} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_red_pitaya_dac_0/ddr_clk]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins axis_red_pitaya_dac_0/locked]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_0/Op1'(16) to pin '/xlslice_CH1/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_1/Op1'(16) to pin '/xlslice_CH2/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_0/Op1'(16) to pin '/xlslice_CH1/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_1/Op1'(16) to pin '/xlslice_CH2/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_red_pitaya_dac_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sixteen_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sixteen_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.206 MB.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 9965.055 ; gain = 0.000 ; free physical = 5730 ; free virtual = 28085
INFO: [Common 17-344] 'launch_runs' was cancelled
set_property location {2695 1079} [get_bd_ports dac_rst_o]
set_property location {2709 1070} [get_bd_ports dac_sel_o]
set_property location {2690 229} [get_bd_ports dac_rst_o]
set_property location {2704 1009} [get_bd_ports dac_rst_o]
set_property location {2661 586} [get_bd_ports dac_clk_o]
set_property location {2695 980} [get_bd_ports dac_clk_o]
set_property location {2754 643} [get_bd_ports dac_wrt_o]
set_property location {2774 939} [get_bd_ports dac_dat_o]
set_property location {2751 1050} [get_bd_ports dac_wrt_o]
delete_bd_objs [get_bd_nets xlslice_CH1_Dout]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins sign/Din]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins xlslice_CH2/Dout]
connect_bd_net [get_bd_ports dac_clk_o] [get_bd_pins axis_red_pitaya_dac_0/dac_clk]
connect_bd_net [get_bd_ports dac_rst_o] [get_bd_pins axis_red_pitaya_dac_0/dac_rst]
connect_bd_net [get_bd_ports dac_sel_o] [get_bd_pins axis_red_pitaya_dac_0/dac_sel]
connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins axis_red_pitaya_dac_0/dac_wrt]
connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins axis_red_pitaya_dac_0/dac_dat]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_1/Op1'(16) to pin '/xlslice_CH2/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_0/Op1'(16) to pin '/xlslice_CH2/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_1/Op1'(16) to pin '/xlslice_CH2/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/util_vector_logic_0/Op1'(16) to pin '/xlslice_CH2/Dout'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.206 MB.
[Tue Apr 23 23:25:05 2024] Launched system_sixteen_bit_0_0_synth_1, system_axis_red_pitaya_dac_0_0_synth_1, system_sixteen_bit_0_1_synth_1, system_clk_wiz_0_0_synth_1, system_util_vector_logic_0_3_synth_1, system_util_vector_logic_0_4_synth_1, synth_1...
Run output will be captured here:
system_sixteen_bit_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_sixteen_bit_0_0_synth_1/runme.log
system_axis_red_pitaya_dac_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_axis_red_pitaya_dac_0_0_synth_1/runme.log
system_sixteen_bit_0_1_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_sixteen_bit_0_1_synth_1/runme.log
system_clk_wiz_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_clk_wiz_0_0_synth_1/runme.log
system_util_vector_logic_0_3_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_util_vector_logic_0_3_synth_1/runme.log
system_util_vector_logic_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_util_vector_logic_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 23:25:05 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:00:29 . Memory (MB): peak = 10042.746 ; gain = 77.691 ; free physical = 5711 ; free virtual = 28067
set_property CONFIG.DIN_FROM 15 [get_bd_cells /xlslice_CH2]
reset_run synth_1
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_CH2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Tue Apr 23 23:26:59 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 23:26:59 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 10178.812 ; gain = 0.000 ; free physical = 6475 ; free virtual = 28194
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
delete_bd_objs [get_bd_nets sixteen_bit_0_expanded_bit] [get_bd_cells sixteen_bit_0]
delete_bd_objs [get_bd_nets sixteen_bit_1_expanded_bit] [get_bd_cells sixteen_bit_1]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res1] [get_bd_cells util_vector_logic_0]
delete_bd_objs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 10178.812 ; gain = 0.000 ; free physical = 6440 ; free virtual = 28172
delete_bd_objs [get_bd_nets xlslice_CH2_Dout] [get_bd_nets util_vector_logic_1_Res] [get_bd_cells util_vector_logic_1]
delete_bd_objs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 10178.812 ; gain = 0.000 ; free physical = 6455 ; free virtual = 28186
delete_bd_objs [get_bd_nets xlconcat_1_dout] [get_bd_cells xlconcat_1]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets axis_red_pitaya_dac_0_dac_wrt] [get_bd_nets axis_red_pitaya_dac_0_dac_dat] [get_bd_nets axis_red_pitaya_dac_0_dac_sel] [get_bd_nets axis_red_pitaya_dac_0_dac_rst] [get_bd_nets axis_red_pitaya_dac_0_dac_clk] [get_bd_nets xlconstant_1_dout] [get_bd_nets clk_wiz_0_locked] [get_bd_cells axis_red_pitaya_dac_0]
delete_bd_objs [get_bd_nets xlconstant_2_dout1] [get_bd_cells clk_wiz_0]
delete_bd_objs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 10178.812 ; gain = 0.000 ; free physical = 6439 ; free virtual = 28170
delete_bd_objs [get_bd_cells xlconstant_1]
delete_bd_objs [get_bd_cells xlconstant_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.NUM_PORTS 8 [get_bd_cells /xlconcat_1]
set_property location {2706 -88} [get_bd_ports adc_enc_n_o]
set_property location {2672 -69} [get_bd_ports adc_enc_p_o]
startgroup
connect_bd_net [get_bd_pins xlconcat_1/In0] [get_bd_pins low_threshold_0/vgl]
connect_bd_net [get_bd_ports adc_enc_n_o] [get_bd_pins low_threshold_0/vgl]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports adc_enc_n_o] [get_bd_pins low_threshold_0/vgl]'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlconcat_1/In0] [get_bd_pins low_threshold_0/vgl]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins xlconcat_1/In0] [get_bd_pins low_threshold_0/vgl]
connect_bd_net [get_bd_pins xlconcat_1/In1] [get_bd_pins high_threshold_0/vlh]
connect_bd_net [get_bd_pins xlconcat_1/In2] [get_bd_pins rising_0/rising]
connect_bd_net [get_bd_pins xlconcat_1/In3] [get_bd_pins rising_0/falling]
connect_bd_net [get_bd_pins xlconcat_1/In4] [get_bd_pins skim/Res]
connect_bd_net [get_bd_pins xlconcat_1/In5] [get_bd_pins forward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_1/In6] [get_bd_pins backward_skim/Res]
connect_bd_net [get_bd_pins xlconcat_1/In7] [get_bd_pins sign/Dout]
connect_bd_net [get_bd_ports exp_p_tri_io] [get_bd_pins xlconcat_1/dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property CONFIG.CONST_VAL 0 [get_bd_cells /xlconstant_1]
set_property CONFIG.CONST_WIDTH 8 [get_bd_cells /xlconstant_1]
set_property location {7 2387 107} [get_bd_cells xlconstant_1]
set_property location {7 2390 91} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_ports exp_n_tri_io] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Tue Apr 23 23:42:58 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Tue Apr 23 23:42:59 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 10334.945 ; gain = 119.949 ; free physical = 6432 ; free virtual = 28151
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
startgroup
set_property -dict [list CONFIG.DIN_TO {21} CONFIG.DIN_FROM {21} CONFIG.DOUT_WIDTH {1}] [get_bd_cells SlowClock]
endgroup
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SlowClock .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 00:02:11 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 00:02:12 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 10362.926 ; gain = 27.980 ; free physical = 6397 ; free virtual = 28127
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
delete_bd_objs [get_bd_nets xlconcat_1_dout] [get_bd_cells xlconcat_1]
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/rising_trigger.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/rising_trigger.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference rising_trigger rising_trigger_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
set_property location {6 1628 -362} [get_bd_cells rising_trigger_0]
connect_bd_net [get_bd_pins low_threshold_0/vgl] [get_bd_pins rising_trigger_0/trigger]
connect_bd_net [get_bd_pins rising_trigger_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
delete_bd_objs [get_bd_nets forward_skim_Res]
connect_bd_net [get_bd_pins rising_trigger_0/enable] [get_bd_pins led_concat/In5]
copy_bd_objs /  [get_bd_cells {rising_trigger_0}]
delete_bd_objs [get_bd_nets backward_skim_Res]
connect_bd_net [get_bd_pins high_threshold_0/vlh] [get_bd_pins rising_trigger_1/trigger]
connect_bd_net [get_bd_pins rising_trigger_1/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins rising_trigger_1/enable] [get_bd_pins led_concat/In6]
set_property NAME backward_skim [get_bd_cells /rising_trigger_1]
WARNING: [BD 41-159] Requested name '' is already in use, renaming to 'backward_skim_1'
set_property NAME forward_skim [get_bd_cells /rising_trigger_0]
WARNING: [BD 41-159] Requested name '' is already in use, renaming to 'forward_skim_1'
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /forward_skim_1/clk have been updated from connected ip, but BD cell '/forward_skim_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </forward_skim_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /backward_skim_1/clk have been updated from connected ip, but BD cell '/backward_skim_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </backward_skim_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block forward_skim_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block backward_skim_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 00:31:50 2024] Launched system_rising_trigger_0_0_synth_1, system_rising_trigger_0_1_synth_1, synth_1...
Run output will be captured here:
system_rising_trigger_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_rising_trigger_0_0_synth_1/runme.log
system_rising_trigger_0_1_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_rising_trigger_0_1_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 00:31:50 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 10537.477 ; gain = 107.051 ; free physical = 6311 ; free virtual = 28059
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/trigger_mossbauer.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/trigger_mossbauer.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets rising_trigger_0_enable] [get_bd_cells forward_skim_1]
delete_bd_objs [get_bd_nets rising_trigger_1_enable] [get_bd_cells backward_skim_1]
delete_bd_objs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 10589.504 ; gain = 0.000 ; free physical = 6308 ; free virtual = 28069
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_signal_split_0_0_synth_1]
set_property needs_refresh false [get_runs system_axis_red_pitaya_adc_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_2_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_1_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_125M_0_synth_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rising_0_0_synth_1]
set_property needs_refresh false [get_runs system_c_counter_binary_0_0_synth_1]
set_property needs_refresh false [get_runs system_high_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_low_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_2_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_1_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_0_synth_1]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/trigger_mossbauer.v
WARNING: [filemgmt 56-12] File '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/trigger_mossbauer.v' cannot be added to the project because it already exists in the project, skipping this file
close [ open /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/skim_trigger.v w ]
add_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/skim_trigger.v
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_signal_split_0_0_synth_1]
set_property needs_refresh false [get_runs system_axis_red_pitaya_adc_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_2_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_1_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_125M_0_synth_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rising_0_0_synth_1]
set_property needs_refresh false [get_runs system_c_counter_binary_0_0_synth_1]
set_property needs_refresh false [get_runs system_high_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_low_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_2_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_1_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_0_synth_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_signal_split_0_0_synth_1]
set_property needs_refresh false [get_runs system_axis_red_pitaya_adc_0_0_synth_1]
set_property needs_refresh false [get_runs system_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_2_0_synth_1]
set_property needs_refresh false [get_runs system_util_ds_buf_1_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_125M_0_synth_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rising_0_0_synth_1]
set_property needs_refresh false [get_runs system_c_counter_binary_0_0_synth_1]
set_property needs_refresh false [get_runs system_high_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_low_threshold_0_0_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_2_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_1_synth_1]
set_property needs_refresh false [get_runs system_util_vector_logic_0_0_synth_1]
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_0'
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_0
connect_bd_net [get_bd_pins trigger_mossbauer_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins trigger_mossbauer_0/trigger] [get_bd_pins low_threshold_0/vgl]
connect_bd_net [get_bd_pins trigger_mossbauer_0/enable] [get_bd_pins led_concat/In5]
copy_bd_objs /  [get_bd_cells {trigger_mossbauer_0}]
connect_bd_net [get_bd_pins high_threshold_0/vlh] [get_bd_pins trigger_mossbauer_1/clk]
WARNING: [BD 41-1731] Type mismatch between connected pins: /high_threshold_0/vlh(undef) and /trigger_mossbauer_1/clk(clk)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins high_threshold_0/vlh] [get_bd_pins trigger_mossbauer_1/clk]'
connect_bd_net [get_bd_pins trigger_mossbauer_1/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins trigger_mossbauer_1/trigger] [get_bd_pins high_threshold_0/vlh]
connect_bd_net [get_bd_pins trigger_mossbauer_1/enable] [get_bd_pins led_concat/In6]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 00:41:58 2024] Launched system_trigger_mossbauer_0_2_synth_1, system_trigger_mossbauer_0_1_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_0_2_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_2_synth_1/runme.log
system_trigger_mossbauer_0_1_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_1_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 00:41:58 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 10750.609 ; gain = 24.012 ; free physical = 6287 ; free virtual = 28036
export_ip_user_files -of_objects  [get_files /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/skim_trigger.v] -no_script -reset -force -quiet
remove_files  /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/new/skim_trigger.v
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_ports exp_n_tri_io] [get_bd_pins xlconstant_1/dout]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 00:45:31 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 00:45:31 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 10814.688 ; gain = 48.020 ; free physical = 6280 ; free virtual = 28030
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
delete_bd_objs [get_bd_nets trigger_mossbauer_1_enable] [get_bd_cells trigger_mossbauer_1]
delete_bd_objs [get_bd_nets trigger_mossbauer_0_enable] [get_bd_cells trigger_mossbauer_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_0
delete_bd_objs [get_bd_cells trigger_mossbauer_0]
create_bd_cell -type module -reference rising_trigger rising_trigger_0
delete_bd_objs [get_bd_cells rising_trigger_0]
update_module_reference {system_trigger_mossbauer_0_1 system_trigger_mossbauer_0_2 system_trigger_mossbauer_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
WARNING: [Coretcl 2-176] No IPs found
ERROR: [Common 17-69] Command failed: No IP specified.  Please specify IP with 'objects'
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_0
connect_bd_net [get_bd_pins trigger_mossbauer_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins trigger_mossbauer_0/trigger] [get_bd_pins low_threshold_0/vgl]
connect_bd_net [get_bd_pins trigger_mossbauer_0/mask] [get_bd_pins rising_0/rising]
connect_bd_net [get_bd_pins trigger_mossbauer_0/enable] [get_bd_pins led_concat/In5]
create_bd_cell -type module -reference trigger_mossbauer trigger_mossbauer_1
connect_bd_net [get_bd_pins trigger_mossbauer_1/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins trigger_mossbauer_1/trigger] [get_bd_pins high_threshold_0/vlh]
connect_bd_net [get_bd_pins trigger_mossbauer_1/mask] [get_bd_pins rising_0/falling]
connect_bd_net [get_bd_pins trigger_mossbauer_1/enable] [get_bd_pins led_concat/In6]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 01:03:17 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 01:03:18 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 11092.789 ; gain = 131.031 ; free physical = 6254 ; free virtual = 28007
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property CONFIG.DURATION 3125000 [get_bd_cells /trigger_mossbauer_0]
set_property CONFIG.DURATION 3125000 [get_bd_cells /trigger_mossbauer_1]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
reset_run system_trigger_mossbauer_1_0_synth_1
reset_run system_trigger_mossbauer_0_4_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 01:15:36 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 01:15:36 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 11140.812 ; gain = 0.000 ; free physical = 6191 ; free virtual = 27948
set_property CONFIG.DIN_TO 20 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_FROM 20 [get_bd_cells /SlowClock]
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property CONFIG.NUM_PORTS 8 [get_bd_cells /xlconcat_1]
set_property location {7 2410 -536} [get_bd_cells xlconcat_1]
set_property location {7 2424 -505} [get_bd_cells xlconcat_1]
set_property location {7 2418 -504} [get_bd_cells xlconcat_1]
set_property location {7 2417 -184} [get_bd_cells led_concat]
connect_bd_net [get_bd_pins xlconcat_1/In0] [get_bd_pins trigger_mossbauer_1/enable]
connect_bd_net [get_bd_pins xlconcat_1/In1] [get_bd_pins trigger_mossbauer_0/enable]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SlowClock .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 11175.766 ; gain = 0.000 ; free physical = 6183 ; free virtual = 27942
INFO: [Common 17-344] 'launch_runs' was cancelled
set_property CONFIG.DURATION {} [get_bd_cells /trigger_mossbauer_0]
ERROR: [IP_Flow 19-3452] Invalid long/float value '' specified for parameter 'Duration(DURATION)' for BD Cell 'trigger_mossbauer_0'.
INFO: [IP_Flow 19-3438] Customization errors found on 'trigger_mossbauer_0'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Invalid long/float value '' specified for parameter 'Duration(DURATION)' for BD Cell 'trigger_mossbauer_0'.
Customization errors found on 'trigger_mossbauer_0'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property CONFIG.DURATION 1000000 [get_bd_cells /trigger_mossbauer_0]
set_property CONFIG.DURATION 1000000 [get_bd_cells /trigger_mossbauer_1]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
reset_run system_trigger_mossbauer_1_0_synth_1
reset_run system_trigger_mossbauer_0_4_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 01:25:53 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 01:25:53 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 11177.699 ; gain = 0.000 ; free physical = 6177 ; free virtual = 27935
reset_run synth_1
reset_run system_trigger_mossbauer_1_0_synth_1
reset_run system_trigger_mossbauer_0_4_synth_1
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_0_4 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_1_0 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 01:26:52 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 01:26:52 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 11177.699 ; gain = 0.000 ; free physical = 6164 ; free virtual = 27923
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property CONFIG.DURATION 31250000 [get_bd_cells /trigger_mossbauer_0]
set_property CONFIG.DURATION 31250000 [get_bd_cells /trigger_mossbauer_1]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_trigger_mossbauer_1_0_synth_1
reset_run system_trigger_mossbauer_0_4_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 01:31:05 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 01:31:05 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 11177.699 ; gain = 0.000 ; free physical = 6160 ; free virtual = 27919
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
connect_bd_net [get_bd_ports exp_p_tri_io] [get_bd_pins xlconcat_1/dout]
set_property location {2608 -507} [get_bd_ports exp_p_tri_io]
set_property location {2612 -498} [get_bd_ports exp_p_tri_io]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 13:04:04 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 13:04:04 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 11244.699 ; gain = 0.000 ; free physical = 4627 ; free virtual = 27834
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_0_4 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_1_0 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 13:04:54 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 13:04:54 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 11244.699 ; gain = 0.000 ; free physical = 4625 ; free virtual = 27832
set_property CONFIG.CONST_VAL 3500 [get_bd_cells /high_threshold]
set_property CONFIG.CONST_VAL 800 [get_bd_cells /low_threshold]
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_0_4 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_1_0 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 11333.613 ; gain = 80.039 ; free physical = 4578 ; free virtual = 27797
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_0/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /trigger_mossbauer_1/clk have been updated from connected ip, but BD cell '/trigger_mossbauer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </trigger_mossbauer_1> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold .
INFO: [BD 41-1029] Generation completed for the IP Integrator block high_threshold .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 13:10:16 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 13:10:16 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 11333.613 ; gain = 0.000 ; free physical = 4604 ; free virtual = 27812
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
delete_bd_objs [get_bd_nets xlconcat_0_dout]
set_property CONFIG.C_ALL_INPUTS 0 [get_bd_cells /axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins axi_gpio_0/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
WARNING: [IP_Flow 19-4316] Parameter 'DURATION' is no longer present on the upgraded IP 'system_trigger_mossbauer_0_4', and cannot be set to '31250000'
WARNING: [IP_Flow 19-3501] Upgraded system_trigger_mossbauer_0_4 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0, with warnings. Please review the message log.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'DURATION'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_trigger_mossbauer_0_4'. These changes may impact your design.
WARNING: [IP_Flow 19-4316] Parameter 'DURATION' is no longer present on the upgraded IP 'system_trigger_mossbauer_1_0', and cannot be set to '31250000'
WARNING: [IP_Flow 19-3501] Upgraded system_trigger_mossbauer_1_0 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0, with warnings. Please review the message log.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'DURATION'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_trigger_mossbauer_1_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_trigger_mossbauer_0_4' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_trigger_mossbauer_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 11451.539 ; gain = 0.000 ; free physical = 4557 ; free virtual = 27894
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {5 1352 83} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins trigger_mossbauer_1/DURATION]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {31250000}] [get_bd_cells xlconstant_2]
endgroup
delete_bd_objs [get_bd_nets xlconstant_2_dout1] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins trigger_mossbauer_1/DURATION] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins trigger_mossbauer_0/DURATION] [get_bd_pins axi_gpio_0/gpio_io_o]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 3.374 MB.
[Wed Apr 24 13:48:31 2024] Launched system_axi_gpio_0_0_synth_1, system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_axi_gpio_0_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_axi_gpio_0_0_synth_1/runme.log
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 13:48:31 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 11451.539 ; gain = 0.000 ; free physical = 4572 ; free virtual = 27897
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property CONFIG.CONST_WIDTH 32 [get_bd_cells /xlconstant_2]
set_property CONFIG.CONST_VAL 31250000 [get_bd_cells /xlconstant_2]
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_0_4 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_1_0 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
[Wed Apr 24 14:13:57 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 14:13:57 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 11464.414 ; gain = 12.875 ; free physical = 4533 ; free virtual = 27878
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]'
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]'
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins axi_gpio_0/gpio2_io_o]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins axi_gpio_0/gpio2_io_o]'
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]'
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o]
connect_bd_net [get_bd_pins trigger_mossbauer_0/DURATION] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins trigger_mossbauer_1/DURATION] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins axi_gpio_0/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins axi_gpio_0/gpio_io_o]'
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins axi_gpio_0/gpio_io_i]'
connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_ports dac_pwm_o] [get_bd_pins xlconcat_0/dout]'
connect_bd_net /xlconcat_0/dout /axi_gpio_0/gpio_io_o
ERROR: [Common 17-161] Invalid option value '/xlconcat_0/dout' specified for 'objects'.
connect_bd_net [ get_bd_pins /xlconcat_0/dout ] [get_bd_pins /axi_gpio_0/gpio_io_o ]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
ERROR: [BD 41-249] Net 'xlconcat_0_dout' already has a source port '/xlconcat_0/dout' connected to it; Another source port cannot be connected to this net.
ERROR: [BD 5-4] Error: running connect_bd_net.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins trigger_mossbauer_1/DURATION] [get_bd_pins xlconstant_2/dout]'
connect_bd_net [get_bd_pins trigger_mossbauer_1/DURATION] [get_bd_pins xlconstant_2/dout]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconcat_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconcat_0]'
copy_bd_objs /  [get_bd_cells {xlconcat_0}]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins xlconcat_2/In0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_2/In1]
connect_bd_net [get_bd_pins xlconcat_2/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlconcat_2/dout] [get_bd_pins axi_gpio_0/gpio_io_i]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_2/In1]'
delete_bd_objs [get_bd_ports dac_pwm_o]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_ports dac_pwm_o]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlslice_CH1/Dout] [get_bd_pins xlconcat_2/In0]'
connect_bd_net [get_bd_pins xlslice_CH2/Dout] [get_bd_pins xlconcat_2/In0]
connect_bd_net [get_bd_pins xlconcat_2/In1] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins xlconcat_2/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlconcat_2/dout] [get_bd_pins axi_gpio_0/gpio_io_i]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins xlconcat_2/In1] [get_bd_pins xlconstant_0/dout]'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property CONFIG.IN0_WIDTH 14 [get_bd_cells /xlconcat_0]
set_property CONFIG.IN1_WIDTH 18 [get_bd_cells /xlconcat_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins axi_gpio_0/gpio_io_i]'
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
set_property CONFIG.C_ALL_INPUTS 1 [get_bd_cells /axi_gpio_0]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xlslice_CH2/Dout]
delete_bd_objs [get_bd_cells xlconcat_2]
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins xlconstant_0/dout]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter In0_width(14) on '/xlconcat_0' with propagated value(16). Command ignored
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/xlconcat_0/In0'(14) to pin '/xlslice_CH2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/xlconcat_0/In0'(14) to pin '/xlslice_CH2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_0, cache-ID = a8417d981ca4f34d; cache size = 4.332 MB.
[Wed Apr 24 14:32:46 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 14:32:46 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 11955.070 ; gain = 0.000 ; free physical = 4428 ; free virtual = 27775
delete_bd_objs [get_bd_nets xlslice_CH2_Dout]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xlslice_CH1/Dout]
reset_run impl_1
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
[Wed Apr 24 14:34:30 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 14:34:30 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 11955.070 ; gain = 0.000 ; free physical = 4425 ; free virtual = 27773
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property CONFIG.CONST_VAL 400 [get_bd_cells /low_threshold]
set_property CONFIG.CONST_VAL 2000 [get_bd_cells /high_threshold]
set_property CONFIG.DIN_FROM 22 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_TO 22 [get_bd_cells /SlowClock]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SlowClock .
INFO: [BD 41-1029] Generation completed for the IP Integrator block high_threshold .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
[Wed Apr 24 14:41:48 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 14:41:48 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 11955.070 ; gain = 0.000 ; free physical = 4405 ; free virtual = 27753
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_0_4 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_1_0 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 11955.070 ; gain = 0.000 ; free physical = 4361 ; free virtual = 27720
set_property CONFIG.CONST_VAL 200 [get_bd_cells /low_threshold]
set_property CONFIG.CONST_VAL 1500 [get_bd_cells /high_threshold]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold .
INFO: [BD 41-1029] Generation completed for the IP Integrator block high_threshold .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trigger_mossbauer_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
[Wed Apr 24 14:48:09 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 14:48:09 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 11955.070 ; gain = 0.000 ; free physical = 4378 ; free virtual = 27726
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property NAME back_skim [get_bd_cells /trigger_mossbauer_1]
set_property NAME forward_skim [get_bd_cells /trigger_mossbauer_0]
WARNING: [BD 41-159] Requested name '' is already in use, renaming to 'forward_skim_1'
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_0_4 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_1_0 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 12030.105 ; gain = 0.000 ; free physical = 4354 ; free virtual = 27725
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block forward_skim_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block back_skim .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
[Wed Apr 24 15:00:43 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 15:00:43 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 12030.105 ; gain = 0.000 ; free physical = 4383 ; free virtual = 27743
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 24 15:05:42 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 15:05:42 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property CONFIG.CONST_VAL 400 [get_bd_cells /low_threshold]
set_property CONFIG.CONST_VAL 800 [get_bd_cells /low_threshold]
set_property CONFIG.DIN_TO 21 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_FROM 21 [get_bd_cells /SlowClock]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block low_threshold .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SlowClock .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
[Wed Apr 24 15:10:45 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 15:10:45 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 12030.105 ; gain = 0.000 ; free physical = 4367 ; free virtual = 27730
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
update_module_reference {system_trigger_mossbauer_0_4 system_trigger_mossbauer_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
Upgrading '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_0_4 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_trigger_mossbauer_1_0 from trigger_mossbauer_v1_0 1.0 to trigger_mossbauer_v1_0 1.0
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
set_property CONFIG.DIN_FROM 23 [get_bd_cells /SlowClock]
set_property CONFIG.DIN_TO 23 [get_bd_cells /SlowClock]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SlowClock .
INFO: [BD 41-1029] Generation completed for the IP Integrator block forward_skim_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block back_skim .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
[Wed Apr 24 15:19:25 2024] Launched system_trigger_mossbauer_1_0_synth_1, system_trigger_mossbauer_0_4_synth_1, synth_1...
Run output will be captured here:
system_trigger_mossbauer_1_0_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_1_0_synth_1/runme.log
system_trigger_mossbauer_0_4_synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/system_trigger_mossbauer_0_4_synth_1/runme.log
synth_1: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 15:19:25 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 12030.105 ; gain = 0.000 ; free physical = 4356 ; free virtual = 27719
set_property CONFIG.CONST_VAL 2400 [get_bd_cells /high_threshold]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block high_threshold .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
[Wed Apr 24 15:22:54 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 15:22:54 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 12030.105 ; gain = 0.000 ; free physical = 4357 ; free virtual = 27721
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
set_property CONFIG.CONST_VAL 250000000 [get_bd_cells /xlconstant_2]
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [BD 41-927] Following properties on pin /rising_0/adc_clk have been updated from connected ip, but BD cell '/rising_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </rising_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /low_threshold_0/adc_clk have been updated from connected ip, but BD cell '/low_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </low_threshold_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /high_threshold_0/adc_clk have been updated from connected ip, but BD cell '/high_threshold_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </high_threshold_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 4.332 MB.
[Wed Apr 24 15:28:05 2024] Launched synth_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/synth_1/runme.log
[Wed Apr 24 15:28:05 2024] Launched impl_1...
Run output will be captured here: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 12078.129 ; gain = 48.023 ; free physical = 4351 ; free virtual = 27715
echo -n "all:{ system_wrapper.bit }" >  system_wrapper.bif
WARNING: [Common 17-259] Unknown Tcl command 'echo -n all:{ system_wrapper.bit } > system_wrapper.bif' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w
WARNING: [Common 17-259] Unknown Tcl command 'bootgen -image system_wrapper.bif -arch zynq -process_bitstream bin -o system_wrapper.bit.bin -w' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.


****** Xilinx Bootgen v2020.1
  **** Build date : May 27 2020-20:33:36
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


[INFO]   : Bootimage generated successfully
