{"version":3,"sources":["../../src/cpu/rl.ts"],"names":["createRlR","opCode","register","InstructionDefinition","rotateLeft","createRlMHl"],"mappings":";;;;;;;AAAA;;AAGO,IAAMA,SAAS,GAAG,SAAZA,SAAY,CAACC,MAAD,EAAiBC,QAAjB;AAAA,SACvB,IAAIC,mCAAJ,CAA0BF,MAA1B,eAAwCC,QAAxC,GACGE,UADH,CACcF,QADd,CADuB;AAAA,CAAlB;;;;AAIA,IAAMG,WAAW,GAAG,SAAdA,WAAc,CAACJ,MAAD;AAAA,SACzB,IAAIE,mCAAJ,CAA0BF,MAA1B,EAAkC,SAAlC,CADyB;AAAA,CAApB","sourcesContent":["import { Instruction, InstructionDefinition, OpCode } from \"./instructions\";\nimport { ByteRegister } from \"./registers\";\n\nexport const createRlR = (opCode: OpCode, register: ByteRegister): Instruction =>\n  new InstructionDefinition(opCode, `RL ${register}`)\n    .rotateLeft(register)\n\nexport const createRlMHl = (opCode: OpCode): Instruction =>\n  new InstructionDefinition(opCode, 'RL (hl)')\n"],"file":"rl.js"}