
Winter_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a0b4  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000108cc  0800a23c  0800a23c  0001a23c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801ab08  0801ab08  0002ab08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801ab10  0801ab10  0002ab10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801ab14  0801ab14  0002ab14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000030  20000000  0801ab18  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000588  20000030  0801ab48  00030030  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200005b8  0801ab48  000305b8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00030030  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002420b  00000000  00000000  00030060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004c9e  00000000  00000000  0005426b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001860  00000000  00000000  00058f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001640  00000000  00000000  0005a770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002cc5e  00000000  00000000  0005bdb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001fab5  00000000  00000000  00088a0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f7ea4  00000000  00000000  000a84c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  001a0367  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000060c0  00000000  00000000  001a03bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a224 	.word	0x0800a224

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	0800a224 	.word	0x0800a224

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b082      	sub	sp, #8
 80004d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004d6:	2300      	movs	r3, #0
 80004d8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004da:	2003      	movs	r0, #3
 80004dc:	f000 f9d2 	bl	8000884 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004e0:	2000      	movs	r0, #0
 80004e2:	f000 f80d 	bl	8000500 <HAL_InitTick>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d002      	beq.n	80004f2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004ec:	2301      	movs	r3, #1
 80004ee:	71fb      	strb	r3, [r7, #7]
 80004f0:	e001      	b.n	80004f6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004f2:	f005 fa95 	bl	8005a20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004f6:	79fb      	ldrb	r3, [r7, #7]
}
 80004f8:	4618      	mov	r0, r3
 80004fa:	3708      	adds	r7, #8
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}

08000500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000508:	2300      	movs	r3, #0
 800050a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800050c:	4b16      	ldr	r3, [pc, #88]	; (8000568 <HAL_InitTick+0x68>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d022      	beq.n	800055a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000514:	4b15      	ldr	r3, [pc, #84]	; (800056c <HAL_InitTick+0x6c>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b13      	ldr	r3, [pc, #76]	; (8000568 <HAL_InitTick+0x68>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000520:	fbb1 f3f3 	udiv	r3, r1, r3
 8000524:	fbb2 f3f3 	udiv	r3, r2, r3
 8000528:	4618      	mov	r0, r3
 800052a:	f000 f9f2 	bl	8000912 <HAL_SYSTICK_Config>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d10f      	bne.n	8000554 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	2b0f      	cmp	r3, #15
 8000538:	d809      	bhi.n	800054e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800053a:	2200      	movs	r2, #0
 800053c:	6879      	ldr	r1, [r7, #4]
 800053e:	f04f 30ff 	mov.w	r0, #4294967295
 8000542:	f000 f9aa 	bl	800089a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000546:	4a0a      	ldr	r2, [pc, #40]	; (8000570 <HAL_InitTick+0x70>)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	6013      	str	r3, [r2, #0]
 800054c:	e007      	b.n	800055e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800054e:	2301      	movs	r3, #1
 8000550:	73fb      	strb	r3, [r7, #15]
 8000552:	e004      	b.n	800055e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000554:	2301      	movs	r3, #1
 8000556:	73fb      	strb	r3, [r7, #15]
 8000558:	e001      	b.n	800055e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800055a:	2301      	movs	r3, #1
 800055c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800055e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000560:	4618      	mov	r0, r3
 8000562:	3710      	adds	r7, #16
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	20000004 	.word	0x20000004
 800056c:	20000028 	.word	0x20000028
 8000570:	20000000 	.word	0x20000000

08000574 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000578:	4b05      	ldr	r3, [pc, #20]	; (8000590 <HAL_IncTick+0x1c>)
 800057a:	681a      	ldr	r2, [r3, #0]
 800057c:	4b05      	ldr	r3, [pc, #20]	; (8000594 <HAL_IncTick+0x20>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4413      	add	r3, r2
 8000582:	4a03      	ldr	r2, [pc, #12]	; (8000590 <HAL_IncTick+0x1c>)
 8000584:	6013      	str	r3, [r2, #0]
}
 8000586:	bf00      	nop
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr
 8000590:	20000350 	.word	0x20000350
 8000594:	20000004 	.word	0x20000004

08000598 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  return uwTick;
 800059c:	4b03      	ldr	r3, [pc, #12]	; (80005ac <HAL_GetTick+0x14>)
 800059e:	681b      	ldr	r3, [r3, #0]
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	20000350 	.word	0x20000350

080005b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b8:	f7ff ffee 	bl	8000598 <HAL_GetTick>
 80005bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c8:	d004      	beq.n	80005d4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80005ca:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <HAL_Delay+0x40>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	68fa      	ldr	r2, [r7, #12]
 80005d0:	4413      	add	r3, r2
 80005d2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005d4:	bf00      	nop
 80005d6:	f7ff ffdf 	bl	8000598 <HAL_GetTick>
 80005da:	4602      	mov	r2, r0
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	1ad3      	subs	r3, r2, r3
 80005e0:	68fa      	ldr	r2, [r7, #12]
 80005e2:	429a      	cmp	r2, r3
 80005e4:	d8f7      	bhi.n	80005d6 <HAL_Delay+0x26>
  {
  }
}
 80005e6:	bf00      	nop
 80005e8:	bf00      	nop
 80005ea:	3710      	adds	r7, #16
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000004 	.word	0x20000004

080005f4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80005f8:	4b05      	ldr	r3, [pc, #20]	; (8000610 <HAL_SuspendTick+0x1c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a04      	ldr	r2, [pc, #16]	; (8000610 <HAL_SuspendTick+0x1c>)
 80005fe:	f023 0302 	bic.w	r3, r3, #2
 8000602:	6013      	str	r3, [r2, #0]
}
 8000604:	bf00      	nop
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	e000e010 	.word	0xe000e010

08000614 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000618:	4b05      	ldr	r3, [pc, #20]	; (8000630 <HAL_ResumeTick+0x1c>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a04      	ldr	r2, [pc, #16]	; (8000630 <HAL_ResumeTick+0x1c>)
 800061e:	f043 0302 	orr.w	r3, r3, #2
 8000622:	6013      	str	r3, [r2, #0]
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	e000e010 	.word	0xe000e010

08000634 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	f003 0307 	and.w	r3, r3, #7
 8000642:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <__NVIC_SetPriorityGrouping+0x44>)
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800064a:	68ba      	ldr	r2, [r7, #8]
 800064c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000650:	4013      	ands	r3, r2
 8000652:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800065c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000664:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000666:	4a04      	ldr	r2, [pc, #16]	; (8000678 <__NVIC_SetPriorityGrouping+0x44>)
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	60d3      	str	r3, [r2, #12]
}
 800066c:	bf00      	nop
 800066e:	3714      	adds	r7, #20
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000680:	4b04      	ldr	r3, [pc, #16]	; (8000694 <__NVIC_GetPriorityGrouping+0x18>)
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	0a1b      	lsrs	r3, r3, #8
 8000686:	f003 0307 	and.w	r3, r3, #7
}
 800068a:	4618      	mov	r0, r3
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr
 8000694:	e000ed00 	.word	0xe000ed00

08000698 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	db0b      	blt.n	80006c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006aa:	79fb      	ldrb	r3, [r7, #7]
 80006ac:	f003 021f 	and.w	r2, r3, #31
 80006b0:	4907      	ldr	r1, [pc, #28]	; (80006d0 <__NVIC_EnableIRQ+0x38>)
 80006b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b6:	095b      	lsrs	r3, r3, #5
 80006b8:	2001      	movs	r0, #1
 80006ba:	fa00 f202 	lsl.w	r2, r0, r2
 80006be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80006c2:	bf00      	nop
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	e000e100 	.word	0xe000e100

080006d4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	db12      	blt.n	800070c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	f003 021f 	and.w	r2, r3, #31
 80006ec:	490a      	ldr	r1, [pc, #40]	; (8000718 <__NVIC_DisableIRQ+0x44>)
 80006ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f2:	095b      	lsrs	r3, r3, #5
 80006f4:	2001      	movs	r0, #1
 80006f6:	fa00 f202 	lsl.w	r2, r0, r2
 80006fa:	3320      	adds	r3, #32
 80006fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000700:	f3bf 8f4f 	dsb	sy
}
 8000704:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000706:	f3bf 8f6f 	isb	sy
}
 800070a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800070c:	bf00      	nop
 800070e:	370c      	adds	r7, #12
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr
 8000718:	e000e100 	.word	0xe000e100

0800071c <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072a:	2b00      	cmp	r3, #0
 800072c:	db0c      	blt.n	8000748 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	f003 021f 	and.w	r2, r3, #31
 8000734:	4907      	ldr	r1, [pc, #28]	; (8000754 <__NVIC_SetPendingIRQ+0x38>)
 8000736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073a:	095b      	lsrs	r3, r3, #5
 800073c:	2001      	movs	r0, #1
 800073e:	fa00 f202 	lsl.w	r2, r0, r2
 8000742:	3340      	adds	r3, #64	; 0x40
 8000744:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000748:	bf00      	nop
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	e000e100 	.word	0xe000e100

08000758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	6039      	str	r1, [r7, #0]
 8000762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000768:	2b00      	cmp	r3, #0
 800076a:	db0a      	blt.n	8000782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	b2da      	uxtb	r2, r3
 8000770:	490c      	ldr	r1, [pc, #48]	; (80007a4 <__NVIC_SetPriority+0x4c>)
 8000772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000776:	0112      	lsls	r2, r2, #4
 8000778:	b2d2      	uxtb	r2, r2
 800077a:	440b      	add	r3, r1
 800077c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000780:	e00a      	b.n	8000798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	b2da      	uxtb	r2, r3
 8000786:	4908      	ldr	r1, [pc, #32]	; (80007a8 <__NVIC_SetPriority+0x50>)
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	f003 030f 	and.w	r3, r3, #15
 800078e:	3b04      	subs	r3, #4
 8000790:	0112      	lsls	r2, r2, #4
 8000792:	b2d2      	uxtb	r2, r2
 8000794:	440b      	add	r3, r1
 8000796:	761a      	strb	r2, [r3, #24]
}
 8000798:	bf00      	nop
 800079a:	370c      	adds	r7, #12
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	e000e100 	.word	0xe000e100
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b089      	sub	sp, #36	; 0x24
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	f003 0307 	and.w	r3, r3, #7
 80007be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007c0:	69fb      	ldr	r3, [r7, #28]
 80007c2:	f1c3 0307 	rsb	r3, r3, #7
 80007c6:	2b04      	cmp	r3, #4
 80007c8:	bf28      	it	cs
 80007ca:	2304      	movcs	r3, #4
 80007cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ce:	69fb      	ldr	r3, [r7, #28]
 80007d0:	3304      	adds	r3, #4
 80007d2:	2b06      	cmp	r3, #6
 80007d4:	d902      	bls.n	80007dc <NVIC_EncodePriority+0x30>
 80007d6:	69fb      	ldr	r3, [r7, #28]
 80007d8:	3b03      	subs	r3, #3
 80007da:	e000      	b.n	80007de <NVIC_EncodePriority+0x32>
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e0:	f04f 32ff 	mov.w	r2, #4294967295
 80007e4:	69bb      	ldr	r3, [r7, #24]
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	43da      	mvns	r2, r3
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	401a      	ands	r2, r3
 80007f0:	697b      	ldr	r3, [r7, #20]
 80007f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007f4:	f04f 31ff 	mov.w	r1, #4294967295
 80007f8:	697b      	ldr	r3, [r7, #20]
 80007fa:	fa01 f303 	lsl.w	r3, r1, r3
 80007fe:	43d9      	mvns	r1, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000804:	4313      	orrs	r3, r2
         );
}
 8000806:	4618      	mov	r0, r3
 8000808:	3724      	adds	r7, #36	; 0x24
 800080a:	46bd      	mov	sp, r7
 800080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000810:	4770      	bx	lr
	...

08000814 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000818:	f3bf 8f4f 	dsb	sy
}
 800081c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800081e:	4b06      	ldr	r3, [pc, #24]	; (8000838 <__NVIC_SystemReset+0x24>)
 8000820:	68db      	ldr	r3, [r3, #12]
 8000822:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000826:	4904      	ldr	r1, [pc, #16]	; (8000838 <__NVIC_SystemReset+0x24>)
 8000828:	4b04      	ldr	r3, [pc, #16]	; (800083c <__NVIC_SystemReset+0x28>)
 800082a:	4313      	orrs	r3, r2
 800082c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800082e:	f3bf 8f4f 	dsb	sy
}
 8000832:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000834:	bf00      	nop
 8000836:	e7fd      	b.n	8000834 <__NVIC_SystemReset+0x20>
 8000838:	e000ed00 	.word	0xe000ed00
 800083c:	05fa0004 	.word	0x05fa0004

08000840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	3b01      	subs	r3, #1
 800084c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000850:	d301      	bcc.n	8000856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000852:	2301      	movs	r3, #1
 8000854:	e00f      	b.n	8000876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000856:	4a0a      	ldr	r2, [pc, #40]	; (8000880 <SysTick_Config+0x40>)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	3b01      	subs	r3, #1
 800085c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800085e:	210f      	movs	r1, #15
 8000860:	f04f 30ff 	mov.w	r0, #4294967295
 8000864:	f7ff ff78 	bl	8000758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000868:	4b05      	ldr	r3, [pc, #20]	; (8000880 <SysTick_Config+0x40>)
 800086a:	2200      	movs	r2, #0
 800086c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800086e:	4b04      	ldr	r3, [pc, #16]	; (8000880 <SysTick_Config+0x40>)
 8000870:	2207      	movs	r2, #7
 8000872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000874:	2300      	movs	r3, #0
}
 8000876:	4618      	mov	r0, r3
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	e000e010 	.word	0xe000e010

08000884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f7ff fed1 	bl	8000634 <__NVIC_SetPriorityGrouping>
}
 8000892:	bf00      	nop
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	b086      	sub	sp, #24
 800089e:	af00      	add	r7, sp, #0
 80008a0:	4603      	mov	r3, r0
 80008a2:	60b9      	str	r1, [r7, #8]
 80008a4:	607a      	str	r2, [r7, #4]
 80008a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008ac:	f7ff fee6 	bl	800067c <__NVIC_GetPriorityGrouping>
 80008b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008b2:	687a      	ldr	r2, [r7, #4]
 80008b4:	68b9      	ldr	r1, [r7, #8]
 80008b6:	6978      	ldr	r0, [r7, #20]
 80008b8:	f7ff ff78 	bl	80007ac <NVIC_EncodePriority>
 80008bc:	4602      	mov	r2, r0
 80008be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008c2:	4611      	mov	r1, r2
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff ff47 	bl	8000758 <__NVIC_SetPriority>
}
 80008ca:	bf00      	nop
 80008cc:	3718      	adds	r7, #24
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}

080008d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008d2:	b580      	push	{r7, lr}
 80008d4:	b082      	sub	sp, #8
 80008d6:	af00      	add	r7, sp, #0
 80008d8:	4603      	mov	r3, r0
 80008da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fed9 	bl	8000698 <__NVIC_EnableIRQ>
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b082      	sub	sp, #8
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	4603      	mov	r3, r0
 80008f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80008f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fee9 	bl	80006d4 <__NVIC_DisableIRQ>
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800090a:	b580      	push	{r7, lr}
 800090c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800090e:	f7ff ff81 	bl	8000814 <__NVIC_SystemReset>

08000912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000912:	b580      	push	{r7, lr}
 8000914:	b082      	sub	sp, #8
 8000916:	af00      	add	r7, sp, #0
 8000918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800091a:	6878      	ldr	r0, [r7, #4]
 800091c:	f7ff ff90 	bl	8000840 <SysTick_Config>
 8000920:	4603      	mov	r3, r0
}
 8000922:	4618      	mov	r0, r3
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b082      	sub	sp, #8
 800092e:	af00      	add	r7, sp, #0
 8000930:	4603      	mov	r3, r0
 8000932:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8000934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000938:	4618      	mov	r0, r3
 800093a:	f7ff feef 	bl	800071c <__NVIC_SetPendingIRQ>
}
 800093e:	bf00      	nop
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
	...

08000948 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000948:	b480      	push	{r7}
 800094a:	b087      	sub	sp, #28
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000952:	2300      	movs	r3, #0
 8000954:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000956:	e17f      	b.n	8000c58 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	681a      	ldr	r2, [r3, #0]
 800095c:	2101      	movs	r1, #1
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	fa01 f303 	lsl.w	r3, r1, r3
 8000964:	4013      	ands	r3, r2
 8000966:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	2b00      	cmp	r3, #0
 800096c:	f000 8171 	beq.w	8000c52 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	685b      	ldr	r3, [r3, #4]
 8000974:	2b01      	cmp	r3, #1
 8000976:	d00b      	beq.n	8000990 <HAL_GPIO_Init+0x48>
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	2b02      	cmp	r3, #2
 800097e:	d007      	beq.n	8000990 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000984:	2b11      	cmp	r3, #17
 8000986:	d003      	beq.n	8000990 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	2b12      	cmp	r3, #18
 800098e:	d130      	bne.n	80009f2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	689b      	ldr	r3, [r3, #8]
 8000994:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	005b      	lsls	r3, r3, #1
 800099a:	2203      	movs	r2, #3
 800099c:	fa02 f303 	lsl.w	r3, r2, r3
 80009a0:	43db      	mvns	r3, r3
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	4013      	ands	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	68da      	ldr	r2, [r3, #12]
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	005b      	lsls	r3, r3, #1
 80009b0:	fa02 f303 	lsl.w	r3, r2, r3
 80009b4:	693a      	ldr	r2, [r7, #16]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80009c6:	2201      	movs	r2, #1
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	43db      	mvns	r3, r3
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	4013      	ands	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	091b      	lsrs	r3, r3, #4
 80009dc:	f003 0201 	and.w	r2, r3, #1
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f003 0303 	and.w	r3, r3, #3
 80009fa:	2b03      	cmp	r3, #3
 80009fc:	d118      	bne.n	8000a30 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000a04:	2201      	movs	r2, #1
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	fa02 f303 	lsl.w	r3, r2, r3
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4013      	ands	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	08db      	lsrs	r3, r3, #3
 8000a1a:	f003 0201 	and.w	r2, r3, #1
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	fa02 f303 	lsl.w	r3, r2, r3
 8000a24:	693a      	ldr	r2, [r7, #16]
 8000a26:	4313      	orrs	r3, r2
 8000a28:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	2203      	movs	r2, #3
 8000a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a40:	43db      	mvns	r3, r3
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	4013      	ands	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	689a      	ldr	r2, [r3, #8]
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	fa02 f303 	lsl.w	r3, r2, r3
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	2b02      	cmp	r3, #2
 8000a66:	d003      	beq.n	8000a70 <HAL_GPIO_Init+0x128>
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	685b      	ldr	r3, [r3, #4]
 8000a6c:	2b12      	cmp	r3, #18
 8000a6e:	d123      	bne.n	8000ab8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	08da      	lsrs	r2, r3, #3
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3208      	adds	r2, #8
 8000a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	f003 0307 	and.w	r3, r3, #7
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	220f      	movs	r2, #15
 8000a88:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	4013      	ands	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	691a      	ldr	r2, [r3, #16]
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	f003 0307 	and.w	r3, r3, #7
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	08da      	lsrs	r2, r3, #3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	3208      	adds	r2, #8
 8000ab2:	6939      	ldr	r1, [r7, #16]
 8000ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	005b      	lsls	r3, r3, #1
 8000ac2:	2203      	movs	r2, #3
 8000ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac8:	43db      	mvns	r3, r3
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	4013      	ands	r3, r2
 8000ace:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f003 0203 	and.w	r2, r3, #3
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	005b      	lsls	r3, r3, #1
 8000adc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	693a      	ldr	r2, [r7, #16]
 8000aea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	f000 80ac 	beq.w	8000c52 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000afa:	4b5f      	ldr	r3, [pc, #380]	; (8000c78 <HAL_GPIO_Init+0x330>)
 8000afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000afe:	4a5e      	ldr	r2, [pc, #376]	; (8000c78 <HAL_GPIO_Init+0x330>)
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	6613      	str	r3, [r2, #96]	; 0x60
 8000b06:	4b5c      	ldr	r3, [pc, #368]	; (8000c78 <HAL_GPIO_Init+0x330>)
 8000b08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	60bb      	str	r3, [r7, #8]
 8000b10:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b12:	4a5a      	ldr	r2, [pc, #360]	; (8000c7c <HAL_GPIO_Init+0x334>)
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	089b      	lsrs	r3, r3, #2
 8000b18:	3302      	adds	r3, #2
 8000b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b20:	697b      	ldr	r3, [r7, #20]
 8000b22:	f003 0303 	and.w	r3, r3, #3
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	220f      	movs	r2, #15
 8000b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2e:	43db      	mvns	r3, r3
 8000b30:	693a      	ldr	r2, [r7, #16]
 8000b32:	4013      	ands	r3, r2
 8000b34:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b3c:	d025      	beq.n	8000b8a <HAL_GPIO_Init+0x242>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a4f      	ldr	r2, [pc, #316]	; (8000c80 <HAL_GPIO_Init+0x338>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d01f      	beq.n	8000b86 <HAL_GPIO_Init+0x23e>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a4e      	ldr	r2, [pc, #312]	; (8000c84 <HAL_GPIO_Init+0x33c>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d019      	beq.n	8000b82 <HAL_GPIO_Init+0x23a>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a4d      	ldr	r2, [pc, #308]	; (8000c88 <HAL_GPIO_Init+0x340>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d013      	beq.n	8000b7e <HAL_GPIO_Init+0x236>
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	4a4c      	ldr	r2, [pc, #304]	; (8000c8c <HAL_GPIO_Init+0x344>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d00d      	beq.n	8000b7a <HAL_GPIO_Init+0x232>
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4a4b      	ldr	r2, [pc, #300]	; (8000c90 <HAL_GPIO_Init+0x348>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d007      	beq.n	8000b76 <HAL_GPIO_Init+0x22e>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4a4a      	ldr	r2, [pc, #296]	; (8000c94 <HAL_GPIO_Init+0x34c>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d101      	bne.n	8000b72 <HAL_GPIO_Init+0x22a>
 8000b6e:	2306      	movs	r3, #6
 8000b70:	e00c      	b.n	8000b8c <HAL_GPIO_Init+0x244>
 8000b72:	2307      	movs	r3, #7
 8000b74:	e00a      	b.n	8000b8c <HAL_GPIO_Init+0x244>
 8000b76:	2305      	movs	r3, #5
 8000b78:	e008      	b.n	8000b8c <HAL_GPIO_Init+0x244>
 8000b7a:	2304      	movs	r3, #4
 8000b7c:	e006      	b.n	8000b8c <HAL_GPIO_Init+0x244>
 8000b7e:	2303      	movs	r3, #3
 8000b80:	e004      	b.n	8000b8c <HAL_GPIO_Init+0x244>
 8000b82:	2302      	movs	r3, #2
 8000b84:	e002      	b.n	8000b8c <HAL_GPIO_Init+0x244>
 8000b86:	2301      	movs	r3, #1
 8000b88:	e000      	b.n	8000b8c <HAL_GPIO_Init+0x244>
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	697a      	ldr	r2, [r7, #20]
 8000b8e:	f002 0203 	and.w	r2, r2, #3
 8000b92:	0092      	lsls	r2, r2, #2
 8000b94:	4093      	lsls	r3, r2
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b9c:	4937      	ldr	r1, [pc, #220]	; (8000c7c <HAL_GPIO_Init+0x334>)
 8000b9e:	697b      	ldr	r3, [r7, #20]
 8000ba0:	089b      	lsrs	r3, r3, #2
 8000ba2:	3302      	adds	r3, #2
 8000ba4:	693a      	ldr	r2, [r7, #16]
 8000ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000baa:	4b3b      	ldr	r3, [pc, #236]	; (8000c98 <HAL_GPIO_Init+0x350>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	43db      	mvns	r3, r3
 8000bb4:	693a      	ldr	r2, [r7, #16]
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d003      	beq.n	8000bce <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000bce:	4a32      	ldr	r2, [pc, #200]	; (8000c98 <HAL_GPIO_Init+0x350>)
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000bd4:	4b30      	ldr	r3, [pc, #192]	; (8000c98 <HAL_GPIO_Init+0x350>)
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	43db      	mvns	r3, r3
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	4013      	ands	r3, r2
 8000be2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d003      	beq.n	8000bf8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	4313      	orrs	r3, r2
 8000bf6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000bf8:	4a27      	ldr	r2, [pc, #156]	; (8000c98 <HAL_GPIO_Init+0x350>)
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000bfe:	4b26      	ldr	r3, [pc, #152]	; (8000c98 <HAL_GPIO_Init+0x350>)
 8000c00:	689b      	ldr	r3, [r3, #8]
 8000c02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	43db      	mvns	r3, r3
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d003      	beq.n	8000c22 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c22:	4a1d      	ldr	r2, [pc, #116]	; (8000c98 <HAL_GPIO_Init+0x350>)
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000c28:	4b1b      	ldr	r3, [pc, #108]	; (8000c98 <HAL_GPIO_Init+0x350>)
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	43db      	mvns	r3, r3
 8000c32:	693a      	ldr	r2, [r7, #16]
 8000c34:	4013      	ands	r3, r2
 8000c36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	685b      	ldr	r3, [r3, #4]
 8000c3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d003      	beq.n	8000c4c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c4c:	4a12      	ldr	r2, [pc, #72]	; (8000c98 <HAL_GPIO_Init+0x350>)
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	3301      	adds	r3, #1
 8000c56:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	f47f ae78 	bne.w	8000958 <HAL_GPIO_Init+0x10>
  }
}
 8000c68:	bf00      	nop
 8000c6a:	bf00      	nop
 8000c6c:	371c      	adds	r7, #28
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	40021000 	.word	0x40021000
 8000c7c:	40010000 	.word	0x40010000
 8000c80:	48000400 	.word	0x48000400
 8000c84:	48000800 	.word	0x48000800
 8000c88:	48000c00 	.word	0x48000c00
 8000c8c:	48001000 	.word	0x48001000
 8000c90:	48001400 	.word	0x48001400
 8000c94:	48001800 	.word	0x48001800
 8000c98:	40010400 	.word	0x40010400

08000c9c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b087      	sub	sp, #28
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8000caa:	e0cd      	b.n	8000e48 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8000cac:	2201      	movs	r2, #1
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb4:	683a      	ldr	r2, [r7, #0]
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	f000 80c0 	beq.w	8000e42 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8000cc2:	4a68      	ldr	r2, [pc, #416]	; (8000e64 <HAL_GPIO_DeInit+0x1c8>)
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	089b      	lsrs	r3, r3, #2
 8000cc8:	3302      	adds	r3, #2
 8000cca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cce:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	f003 0303 	and.w	r3, r3, #3
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	220f      	movs	r2, #15
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000cea:	d025      	beq.n	8000d38 <HAL_GPIO_DeInit+0x9c>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4a5e      	ldr	r2, [pc, #376]	; (8000e68 <HAL_GPIO_DeInit+0x1cc>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d01f      	beq.n	8000d34 <HAL_GPIO_DeInit+0x98>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4a5d      	ldr	r2, [pc, #372]	; (8000e6c <HAL_GPIO_DeInit+0x1d0>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d019      	beq.n	8000d30 <HAL_GPIO_DeInit+0x94>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	4a5c      	ldr	r2, [pc, #368]	; (8000e70 <HAL_GPIO_DeInit+0x1d4>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d013      	beq.n	8000d2c <HAL_GPIO_DeInit+0x90>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	4a5b      	ldr	r2, [pc, #364]	; (8000e74 <HAL_GPIO_DeInit+0x1d8>)
 8000d08:	4293      	cmp	r3, r2
 8000d0a:	d00d      	beq.n	8000d28 <HAL_GPIO_DeInit+0x8c>
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	4a5a      	ldr	r2, [pc, #360]	; (8000e78 <HAL_GPIO_DeInit+0x1dc>)
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d007      	beq.n	8000d24 <HAL_GPIO_DeInit+0x88>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4a59      	ldr	r2, [pc, #356]	; (8000e7c <HAL_GPIO_DeInit+0x1e0>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d101      	bne.n	8000d20 <HAL_GPIO_DeInit+0x84>
 8000d1c:	2306      	movs	r3, #6
 8000d1e:	e00c      	b.n	8000d3a <HAL_GPIO_DeInit+0x9e>
 8000d20:	2307      	movs	r3, #7
 8000d22:	e00a      	b.n	8000d3a <HAL_GPIO_DeInit+0x9e>
 8000d24:	2305      	movs	r3, #5
 8000d26:	e008      	b.n	8000d3a <HAL_GPIO_DeInit+0x9e>
 8000d28:	2304      	movs	r3, #4
 8000d2a:	e006      	b.n	8000d3a <HAL_GPIO_DeInit+0x9e>
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	e004      	b.n	8000d3a <HAL_GPIO_DeInit+0x9e>
 8000d30:	2302      	movs	r3, #2
 8000d32:	e002      	b.n	8000d3a <HAL_GPIO_DeInit+0x9e>
 8000d34:	2301      	movs	r3, #1
 8000d36:	e000      	b.n	8000d3a <HAL_GPIO_DeInit+0x9e>
 8000d38:	2300      	movs	r3, #0
 8000d3a:	697a      	ldr	r2, [r7, #20]
 8000d3c:	f002 0203 	and.w	r2, r2, #3
 8000d40:	0092      	lsls	r2, r2, #2
 8000d42:	4093      	lsls	r3, r2
 8000d44:	68fa      	ldr	r2, [r7, #12]
 8000d46:	429a      	cmp	r2, r3
 8000d48:	d132      	bne.n	8000db0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8000d4a:	4b4d      	ldr	r3, [pc, #308]	; (8000e80 <HAL_GPIO_DeInit+0x1e4>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	43db      	mvns	r3, r3
 8000d52:	494b      	ldr	r1, [pc, #300]	; (8000e80 <HAL_GPIO_DeInit+0x1e4>)
 8000d54:	4013      	ands	r3, r2
 8000d56:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8000d58:	4b49      	ldr	r3, [pc, #292]	; (8000e80 <HAL_GPIO_DeInit+0x1e4>)
 8000d5a:	685a      	ldr	r2, [r3, #4]
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	4947      	ldr	r1, [pc, #284]	; (8000e80 <HAL_GPIO_DeInit+0x1e4>)
 8000d62:	4013      	ands	r3, r2
 8000d64:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8000d66:	4b46      	ldr	r3, [pc, #280]	; (8000e80 <HAL_GPIO_DeInit+0x1e4>)
 8000d68:	689a      	ldr	r2, [r3, #8]
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	4944      	ldr	r1, [pc, #272]	; (8000e80 <HAL_GPIO_DeInit+0x1e4>)
 8000d70:	4013      	ands	r3, r2
 8000d72:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8000d74:	4b42      	ldr	r3, [pc, #264]	; (8000e80 <HAL_GPIO_DeInit+0x1e4>)
 8000d76:	68da      	ldr	r2, [r3, #12]
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	43db      	mvns	r3, r3
 8000d7c:	4940      	ldr	r1, [pc, #256]	; (8000e80 <HAL_GPIO_DeInit+0x1e4>)
 8000d7e:	4013      	ands	r3, r2
 8000d80:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	f003 0303 	and.w	r3, r3, #3
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	220f      	movs	r2, #15
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8000d92:	4a34      	ldr	r2, [pc, #208]	; (8000e64 <HAL_GPIO_DeInit+0x1c8>)
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	089b      	lsrs	r3, r3, #2
 8000d98:	3302      	adds	r3, #2
 8000d9a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	43da      	mvns	r2, r3
 8000da2:	4830      	ldr	r0, [pc, #192]	; (8000e64 <HAL_GPIO_DeInit+0x1c8>)
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	089b      	lsrs	r3, r3, #2
 8000da8:	400a      	ands	r2, r1
 8000daa:	3302      	adds	r3, #2
 8000dac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	005b      	lsls	r3, r3, #1
 8000db8:	2103      	movs	r1, #3
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	431a      	orrs	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	08da      	lsrs	r2, r3, #3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	3208      	adds	r2, #8
 8000dcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	220f      	movs	r2, #15
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	697a      	ldr	r2, [r7, #20]
 8000de2:	08d2      	lsrs	r2, r2, #3
 8000de4:	4019      	ands	r1, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	3208      	adds	r2, #8
 8000dea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689a      	ldr	r2, [r3, #8]
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	2103      	movs	r1, #3
 8000df8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfc:	43db      	mvns	r3, r3
 8000dfe:	401a      	ands	r2, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	685a      	ldr	r2, [r3, #4]
 8000e08:	2101      	movs	r1, #1
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	401a      	ands	r2, r3
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	68da      	ldr	r2, [r3, #12]
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	2103      	movs	r1, #3
 8000e22:	fa01 f303 	lsl.w	r3, r1, r3
 8000e26:	43db      	mvns	r3, r3
 8000e28:	401a      	ands	r2, r3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e32:	2101      	movs	r1, #1
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	fa01 f303 	lsl.w	r3, r1, r3
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	401a      	ands	r2, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	3301      	adds	r3, #1
 8000e46:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8000e48:	683a      	ldr	r2, [r7, #0]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	f47f af2b 	bne.w	8000cac <HAL_GPIO_DeInit+0x10>
  }
}
 8000e56:	bf00      	nop
 8000e58:	bf00      	nop
 8000e5a:	371c      	adds	r7, #28
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	40010000 	.word	0x40010000
 8000e68:	48000400 	.word	0x48000400
 8000e6c:	48000800 	.word	0x48000800
 8000e70:	48000c00 	.word	0x48000c00
 8000e74:	48001000 	.word	0x48001000
 8000e78:	48001400 	.word	0x48001400
 8000e7c:	48001800 	.word	0x48001800
 8000e80:	40010400 	.word	0x40010400

08000e84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	691a      	ldr	r2, [r3, #16]
 8000e94:	887b      	ldrh	r3, [r7, #2]
 8000e96:	4013      	ands	r3, r2
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d002      	beq.n	8000ea2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	73fb      	strb	r3, [r7, #15]
 8000ea0:	e001      	b.n	8000ea6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	807b      	strh	r3, [r7, #2]
 8000ec0:	4613      	mov	r3, r2
 8000ec2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ec4:	787b      	ldrb	r3, [r7, #1]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d003      	beq.n	8000ed2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000eca:	887a      	ldrh	r2, [r7, #2]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ed0:	e002      	b.n	8000ed8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ed2:	887a      	ldrh	r2, [r7, #2]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	460b      	mov	r3, r1
 8000eee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	695a      	ldr	r2, [r3, #20]
 8000ef4:	887b      	ldrh	r3, [r7, #2]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d003      	beq.n	8000f04 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000efc:	887a      	ldrh	r2, [r7, #2]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000f02:	e002      	b.n	8000f0a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f04:	887a      	ldrh	r2, [r7, #2]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	619a      	str	r2, [r3, #24]
}
 8000f0a:	bf00      	nop
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
	...

08000f18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000f22:	4b08      	ldr	r3, [pc, #32]	; (8000f44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f24:	695a      	ldr	r2, [r3, #20]
 8000f26:	88fb      	ldrh	r3, [r7, #6]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d006      	beq.n	8000f3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000f2e:	4a05      	ldr	r2, [pc, #20]	; (8000f44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000f30:	88fb      	ldrh	r3, [r7, #6]
 8000f32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000f34:	88fb      	ldrh	r3, [r7, #6]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 f806 	bl	8000f48 <HAL_GPIO_EXTI_Callback>
  }
}
 8000f3c:	bf00      	nop
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40010400 	.word	0x40010400

08000f48 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d101      	bne.n	8000f70 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	e081      	b.n	8001074 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d106      	bne.n	8000f8a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f004 fd6f 	bl	8005a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2224      	movs	r2, #36	; 0x24
 8000f8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f022 0201 	bic.w	r2, r2, #1
 8000fa0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685a      	ldr	r2, [r3, #4]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000fae:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	689a      	ldr	r2, [r3, #8]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000fbe:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d107      	bne.n	8000fd8 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	689a      	ldr	r2, [r3, #8]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	e006      	b.n	8000fe6 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000fe4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	68db      	ldr	r3, [r3, #12]
 8000fea:	2b02      	cmp	r3, #2
 8000fec:	d104      	bne.n	8000ff8 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ff6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	685b      	ldr	r3, [r3, #4]
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	6812      	ldr	r2, [r2, #0]
 8001002:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001006:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800100a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	68da      	ldr	r2, [r3, #12]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800101a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	691a      	ldr	r2, [r3, #16]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	ea42 0103 	orr.w	r1, r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	021a      	lsls	r2, r3, #8
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	430a      	orrs	r2, r1
 8001034:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	69d9      	ldr	r1, [r3, #28]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6a1a      	ldr	r2, [r3, #32]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	430a      	orrs	r2, r1
 8001044:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f042 0201 	orr.w	r2, r2, #1
 8001054:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2220      	movs	r2, #32
 8001060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2200      	movs	r2, #0
 8001068:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2200      	movs	r2, #0
 800106e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d101      	bne.n	800108e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e021      	b.n	80010d2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2224      	movs	r2, #36	; 0x24
 8001092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f022 0201 	bic.w	r2, r2, #1
 80010a4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f004 fd84 	bl	8005bb4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2200      	movs	r2, #0
 80010b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2200      	movs	r2, #0
 80010b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2200      	movs	r2, #0
 80010cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80010d0:	2300      	movs	r3, #0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af02      	add	r7, sp, #8
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	607a      	str	r2, [r7, #4]
 80010e6:	461a      	mov	r2, r3
 80010e8:	460b      	mov	r3, r1
 80010ea:	817b      	strh	r3, [r7, #10]
 80010ec:	4613      	mov	r3, r2
 80010ee:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2b20      	cmp	r3, #32
 80010fa:	f040 80da 	bne.w	80012b2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001104:	2b01      	cmp	r3, #1
 8001106:	d101      	bne.n	800110c <HAL_I2C_Master_Transmit+0x30>
 8001108:	2302      	movs	r3, #2
 800110a:	e0d3      	b.n	80012b4 <HAL_I2C_Master_Transmit+0x1d8>
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	2201      	movs	r2, #1
 8001110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001114:	f7ff fa40 	bl	8000598 <HAL_GetTick>
 8001118:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2319      	movs	r3, #25
 8001120:	2201      	movs	r2, #1
 8001122:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001126:	68f8      	ldr	r0, [r7, #12]
 8001128:	f000 f9e6 	bl	80014f8 <I2C_WaitOnFlagUntilTimeout>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e0be      	b.n	80012b4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	2221      	movs	r2, #33	; 0x21
 800113a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	2210      	movs	r2, #16
 8001142:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2200      	movs	r2, #0
 800114a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	893a      	ldrh	r2, [r7, #8]
 8001156:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2200      	movs	r2, #0
 800115c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001162:	b29b      	uxth	r3, r3
 8001164:	2bff      	cmp	r3, #255	; 0xff
 8001166:	d90e      	bls.n	8001186 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	22ff      	movs	r2, #255	; 0xff
 800116c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001172:	b2da      	uxtb	r2, r3
 8001174:	8979      	ldrh	r1, [r7, #10]
 8001176:	4b51      	ldr	r3, [pc, #324]	; (80012bc <HAL_I2C_Master_Transmit+0x1e0>)
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800117e:	68f8      	ldr	r0, [r7, #12]
 8001180:	f000 fb48 	bl	8001814 <I2C_TransferConfig>
 8001184:	e06c      	b.n	8001260 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800118a:	b29a      	uxth	r2, r3
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001194:	b2da      	uxtb	r2, r3
 8001196:	8979      	ldrh	r1, [r7, #10]
 8001198:	4b48      	ldr	r3, [pc, #288]	; (80012bc <HAL_I2C_Master_Transmit+0x1e0>)
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011a0:	68f8      	ldr	r0, [r7, #12]
 80011a2:	f000 fb37 	bl	8001814 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80011a6:	e05b      	b.n	8001260 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011a8:	697a      	ldr	r2, [r7, #20]
 80011aa:	6a39      	ldr	r1, [r7, #32]
 80011ac:	68f8      	ldr	r0, [r7, #12]
 80011ae:	f000 f9e3 	bl	8001578 <I2C_WaitOnTXISFlagUntilTimeout>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e07b      	b.n	80012b4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c0:	781a      	ldrb	r2, [r3, #0]
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011cc:	1c5a      	adds	r2, r3, #1
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	3b01      	subs	r3, #1
 80011da:	b29a      	uxth	r2, r3
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011e4:	3b01      	subs	r3, #1
 80011e6:	b29a      	uxth	r2, r3
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d034      	beq.n	8001260 <HAL_I2C_Master_Transmit+0x184>
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d130      	bne.n	8001260 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	6a3b      	ldr	r3, [r7, #32]
 8001204:	2200      	movs	r2, #0
 8001206:	2180      	movs	r1, #128	; 0x80
 8001208:	68f8      	ldr	r0, [r7, #12]
 800120a:	f000 f975 	bl	80014f8 <I2C_WaitOnFlagUntilTimeout>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e04d      	b.n	80012b4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800121c:	b29b      	uxth	r3, r3
 800121e:	2bff      	cmp	r3, #255	; 0xff
 8001220:	d90e      	bls.n	8001240 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	22ff      	movs	r2, #255	; 0xff
 8001226:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800122c:	b2da      	uxtb	r2, r3
 800122e:	8979      	ldrh	r1, [r7, #10]
 8001230:	2300      	movs	r3, #0
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001238:	68f8      	ldr	r0, [r7, #12]
 800123a:	f000 faeb 	bl	8001814 <I2C_TransferConfig>
 800123e:	e00f      	b.n	8001260 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001244:	b29a      	uxth	r2, r3
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800124e:	b2da      	uxtb	r2, r3
 8001250:	8979      	ldrh	r1, [r7, #10]
 8001252:	2300      	movs	r3, #0
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800125a:	68f8      	ldr	r0, [r7, #12]
 800125c:	f000 fada 	bl	8001814 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001264:	b29b      	uxth	r3, r3
 8001266:	2b00      	cmp	r3, #0
 8001268:	d19e      	bne.n	80011a8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	6a39      	ldr	r1, [r7, #32]
 800126e:	68f8      	ldr	r0, [r7, #12]
 8001270:	f000 f9c2 	bl	80015f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e01a      	b.n	80012b4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2220      	movs	r2, #32
 8001284:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6859      	ldr	r1, [r3, #4]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <HAL_I2C_Master_Transmit+0x1e4>)
 8001292:	400b      	ands	r3, r1
 8001294:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	2220      	movs	r2, #32
 800129a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	2200      	movs	r2, #0
 80012aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e000      	b.n	80012b4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80012b2:	2302      	movs	r3, #2
  }
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	80002000 	.word	0x80002000
 80012c0:	fe00e800 	.word	0xfe00e800

080012c4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b088      	sub	sp, #32
 80012c8:	af02      	add	r7, sp, #8
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	607a      	str	r2, [r7, #4]
 80012ce:	461a      	mov	r2, r3
 80012d0:	460b      	mov	r3, r1
 80012d2:	817b      	strh	r3, [r7, #10]
 80012d4:	4613      	mov	r3, r2
 80012d6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	2b20      	cmp	r3, #32
 80012e2:	f040 80db 	bne.w	800149c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d101      	bne.n	80012f4 <HAL_I2C_Master_Receive+0x30>
 80012f0:	2302      	movs	r3, #2
 80012f2:	e0d4      	b.n	800149e <HAL_I2C_Master_Receive+0x1da>
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2201      	movs	r2, #1
 80012f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80012fc:	f7ff f94c 	bl	8000598 <HAL_GetTick>
 8001300:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	2319      	movs	r3, #25
 8001308:	2201      	movs	r2, #1
 800130a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800130e:	68f8      	ldr	r0, [r7, #12]
 8001310:	f000 f8f2 	bl	80014f8 <I2C_WaitOnFlagUntilTimeout>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800131a:	2301      	movs	r3, #1
 800131c:	e0bf      	b.n	800149e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2222      	movs	r2, #34	; 0x22
 8001322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2210      	movs	r2, #16
 800132a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2200      	movs	r2, #0
 8001332:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	893a      	ldrh	r2, [r7, #8]
 800133e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	2200      	movs	r2, #0
 8001344:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800134a:	b29b      	uxth	r3, r3
 800134c:	2bff      	cmp	r3, #255	; 0xff
 800134e:	d90e      	bls.n	800136e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	22ff      	movs	r2, #255	; 0xff
 8001354:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800135a:	b2da      	uxtb	r2, r3
 800135c:	8979      	ldrh	r1, [r7, #10]
 800135e:	4b52      	ldr	r3, [pc, #328]	; (80014a8 <HAL_I2C_Master_Receive+0x1e4>)
 8001360:	9300      	str	r3, [sp, #0]
 8001362:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001366:	68f8      	ldr	r0, [r7, #12]
 8001368:	f000 fa54 	bl	8001814 <I2C_TransferConfig>
 800136c:	e06d      	b.n	800144a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001372:	b29a      	uxth	r2, r3
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800137c:	b2da      	uxtb	r2, r3
 800137e:	8979      	ldrh	r1, [r7, #10]
 8001380:	4b49      	ldr	r3, [pc, #292]	; (80014a8 <HAL_I2C_Master_Receive+0x1e4>)
 8001382:	9300      	str	r3, [sp, #0]
 8001384:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001388:	68f8      	ldr	r0, [r7, #12]
 800138a:	f000 fa43 	bl	8001814 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800138e:	e05c      	b.n	800144a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001390:	697a      	ldr	r2, [r7, #20]
 8001392:	6a39      	ldr	r1, [r7, #32]
 8001394:	68f8      	ldr	r0, [r7, #12]
 8001396:	f000 f96b 	bl	8001670 <I2C_WaitOnRXNEFlagUntilTimeout>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80013a0:	2301      	movs	r3, #1
 80013a2:	e07c      	b.n	800149e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013c0:	3b01      	subs	r3, #1
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	3b01      	subs	r3, #1
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013da:	b29b      	uxth	r3, r3
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d034      	beq.n	800144a <HAL_I2C_Master_Receive+0x186>
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d130      	bne.n	800144a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	9300      	str	r3, [sp, #0]
 80013ec:	6a3b      	ldr	r3, [r7, #32]
 80013ee:	2200      	movs	r2, #0
 80013f0:	2180      	movs	r1, #128	; 0x80
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f000 f880 	bl	80014f8 <I2C_WaitOnFlagUntilTimeout>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e04d      	b.n	800149e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001406:	b29b      	uxth	r3, r3
 8001408:	2bff      	cmp	r3, #255	; 0xff
 800140a:	d90e      	bls.n	800142a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	22ff      	movs	r2, #255	; 0xff
 8001410:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001416:	b2da      	uxtb	r2, r3
 8001418:	8979      	ldrh	r1, [r7, #10]
 800141a:	2300      	movs	r3, #0
 800141c:	9300      	str	r3, [sp, #0]
 800141e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001422:	68f8      	ldr	r0, [r7, #12]
 8001424:	f000 f9f6 	bl	8001814 <I2C_TransferConfig>
 8001428:	e00f      	b.n	800144a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800142e:	b29a      	uxth	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001438:	b2da      	uxtb	r2, r3
 800143a:	8979      	ldrh	r1, [r7, #10]
 800143c:	2300      	movs	r3, #0
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001444:	68f8      	ldr	r0, [r7, #12]
 8001446:	f000 f9e5 	bl	8001814 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800144e:	b29b      	uxth	r3, r3
 8001450:	2b00      	cmp	r3, #0
 8001452:	d19d      	bne.n	8001390 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001454:	697a      	ldr	r2, [r7, #20]
 8001456:	6a39      	ldr	r1, [r7, #32]
 8001458:	68f8      	ldr	r0, [r7, #12]
 800145a:	f000 f8cd 	bl	80015f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e01a      	b.n	800149e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2220      	movs	r2, #32
 800146e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	6859      	ldr	r1, [r3, #4]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <HAL_I2C_Master_Receive+0x1e8>)
 800147c:	400b      	ands	r3, r1
 800147e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2220      	movs	r2, #32
 8001484:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2200      	movs	r2, #0
 800148c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	2200      	movs	r2, #0
 8001494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001498:	2300      	movs	r3, #0
 800149a:	e000      	b.n	800149e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800149c:	2302      	movs	r3, #2
  }
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3718      	adds	r7, #24
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	80002400 	.word	0x80002400
 80014ac:	fe00e800 	.word	0xfe00e800

080014b0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	699b      	ldr	r3, [r3, #24]
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d103      	bne.n	80014ce <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2200      	movs	r2, #0
 80014cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	f003 0301 	and.w	r3, r3, #1
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d007      	beq.n	80014ec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	699a      	ldr	r2, [r3, #24]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f042 0201 	orr.w	r2, r2, #1
 80014ea:	619a      	str	r2, [r3, #24]
  }
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	603b      	str	r3, [r7, #0]
 8001504:	4613      	mov	r3, r2
 8001506:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001508:	e022      	b.n	8001550 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001510:	d01e      	beq.n	8001550 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001512:	f7ff f841 	bl	8000598 <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	429a      	cmp	r2, r3
 8001520:	d302      	bcc.n	8001528 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d113      	bne.n	8001550 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152c:	f043 0220 	orr.w	r2, r3, #32
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2220      	movs	r2, #32
 8001538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	2200      	movs	r2, #0
 8001540:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e00f      	b.n	8001570 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	699a      	ldr	r2, [r3, #24]
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	4013      	ands	r3, r2
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	429a      	cmp	r2, r3
 800155e:	bf0c      	ite	eq
 8001560:	2301      	moveq	r3, #1
 8001562:	2300      	movne	r3, #0
 8001564:	b2db      	uxtb	r3, r3
 8001566:	461a      	mov	r2, r3
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	429a      	cmp	r2, r3
 800156c:	d0cd      	beq.n	800150a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800156e:	2300      	movs	r3, #0
}
 8001570:	4618      	mov	r0, r3
 8001572:	3710      	adds	r7, #16
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001584:	e02c      	b.n	80015e0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	68b9      	ldr	r1, [r7, #8]
 800158a:	68f8      	ldr	r0, [r7, #12]
 800158c:	f000 f8dc 	bl	8001748 <I2C_IsAcknowledgeFailed>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e02a      	b.n	80015f0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015a0:	d01e      	beq.n	80015e0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015a2:	f7fe fff9 	bl	8000598 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	68ba      	ldr	r2, [r7, #8]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d302      	bcc.n	80015b8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d113      	bne.n	80015e0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015bc:	f043 0220 	orr.w	r2, r3, #32
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2220      	movs	r2, #32
 80015c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	e007      	b.n	80015f0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d1cb      	bne.n	8001586 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80015ee:	2300      	movs	r3, #0
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001604:	e028      	b.n	8001658 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	68b9      	ldr	r1, [r7, #8]
 800160a:	68f8      	ldr	r0, [r7, #12]
 800160c:	f000 f89c 	bl	8001748 <I2C_IsAcknowledgeFailed>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e026      	b.n	8001668 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800161a:	f7fe ffbd 	bl	8000598 <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	68ba      	ldr	r2, [r7, #8]
 8001626:	429a      	cmp	r2, r3
 8001628:	d302      	bcc.n	8001630 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d113      	bne.n	8001658 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001634:	f043 0220 	orr.w	r2, r3, #32
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2220      	movs	r2, #32
 8001640:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2200      	movs	r2, #0
 8001648:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2200      	movs	r2, #0
 8001650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001654:	2301      	movs	r3, #1
 8001656:	e007      	b.n	8001668 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	699b      	ldr	r3, [r3, #24]
 800165e:	f003 0320 	and.w	r3, r3, #32
 8001662:	2b20      	cmp	r3, #32
 8001664:	d1cf      	bne.n	8001606 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001666:	2300      	movs	r3, #0
}
 8001668:	4618      	mov	r0, r3
 800166a:	3710      	adds	r7, #16
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800167c:	e055      	b.n	800172a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	68b9      	ldr	r1, [r7, #8]
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f000 f860 	bl	8001748 <I2C_IsAcknowledgeFailed>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e053      	b.n	800173a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	f003 0320 	and.w	r3, r3, #32
 800169c:	2b20      	cmp	r3, #32
 800169e:	d129      	bne.n	80016f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	f003 0304 	and.w	r3, r3, #4
 80016aa:	2b04      	cmp	r3, #4
 80016ac:	d105      	bne.n	80016ba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80016b6:	2300      	movs	r3, #0
 80016b8:	e03f      	b.n	800173a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2220      	movs	r2, #32
 80016c0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	6859      	ldr	r1, [r3, #4]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	4b1d      	ldr	r3, [pc, #116]	; (8001744 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80016ce:	400b      	ands	r3, r1
 80016d0:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2200      	movs	r2, #0
 80016d6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2220      	movs	r2, #32
 80016dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e022      	b.n	800173a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016f4:	f7fe ff50 	bl	8000598 <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	429a      	cmp	r2, r3
 8001702:	d302      	bcc.n	800170a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d10f      	bne.n	800172a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800170e:	f043 0220 	orr.w	r2, r3, #32
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	2220      	movs	r2, #32
 800171a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2200      	movs	r2, #0
 8001722:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e007      	b.n	800173a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	f003 0304 	and.w	r3, r3, #4
 8001734:	2b04      	cmp	r3, #4
 8001736:	d1a2      	bne.n	800167e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	fe00e800 	.word	0xfe00e800

08001748 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	f003 0310 	and.w	r3, r3, #16
 800175e:	2b10      	cmp	r3, #16
 8001760:	d151      	bne.n	8001806 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001762:	e022      	b.n	80017aa <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176a:	d01e      	beq.n	80017aa <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800176c:	f7fe ff14 	bl	8000598 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	68ba      	ldr	r2, [r7, #8]
 8001778:	429a      	cmp	r2, r3
 800177a:	d302      	bcc.n	8001782 <I2C_IsAcknowledgeFailed+0x3a>
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d113      	bne.n	80017aa <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001786:	f043 0220 	orr.w	r2, r3, #32
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2220      	movs	r2, #32
 8001792:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	2200      	movs	r2, #0
 800179a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e02e      	b.n	8001808 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	f003 0320 	and.w	r3, r3, #32
 80017b4:	2b20      	cmp	r3, #32
 80017b6:	d1d5      	bne.n	8001764 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2210      	movs	r2, #16
 80017be:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2220      	movs	r2, #32
 80017c6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80017c8:	68f8      	ldr	r0, [r7, #12]
 80017ca:	f7ff fe71 	bl	80014b0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	6859      	ldr	r1, [r3, #4]
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <I2C_IsAcknowledgeFailed+0xc8>)
 80017da:	400b      	ands	r3, r1
 80017dc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e2:	f043 0204 	orr.w	r2, r3, #4
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2220      	movs	r2, #32
 80017ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2200      	movs	r2, #0
 80017fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3710      	adds	r7, #16
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	fe00e800 	.word	0xfe00e800

08001814 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	460b      	mov	r3, r1
 8001820:	817b      	strh	r3, [r7, #10]
 8001822:	4613      	mov	r3, r2
 8001824:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	685a      	ldr	r2, [r3, #4]
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	0d5b      	lsrs	r3, r3, #21
 8001830:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001834:	4b0d      	ldr	r3, [pc, #52]	; (800186c <I2C_TransferConfig+0x58>)
 8001836:	430b      	orrs	r3, r1
 8001838:	43db      	mvns	r3, r3
 800183a:	ea02 0103 	and.w	r1, r2, r3
 800183e:	897b      	ldrh	r3, [r7, #10]
 8001840:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001844:	7a7b      	ldrb	r3, [r7, #9]
 8001846:	041b      	lsls	r3, r3, #16
 8001848:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800184c:	431a      	orrs	r2, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	431a      	orrs	r2, r3
 8001852:	69bb      	ldr	r3, [r7, #24]
 8001854:	431a      	orrs	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	430a      	orrs	r2, r1
 800185c:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800185e:	bf00      	nop
 8001860:	3714      	adds	r7, #20
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	03ff63ff 	.word	0x03ff63ff

08001870 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001880:	b2db      	uxtb	r3, r3
 8001882:	2b20      	cmp	r3, #32
 8001884:	d138      	bne.n	80018f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800188c:	2b01      	cmp	r3, #1
 800188e:	d101      	bne.n	8001894 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001890:	2302      	movs	r3, #2
 8001892:	e032      	b.n	80018fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2201      	movs	r2, #1
 8001898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2224      	movs	r2, #36	; 0x24
 80018a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f022 0201 	bic.w	r2, r2, #1
 80018b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	6819      	ldr	r1, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	430a      	orrs	r2, r1
 80018d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f042 0201 	orr.w	r2, r2, #1
 80018e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2220      	movs	r2, #32
 80018e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2200      	movs	r2, #0
 80018f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80018f4:	2300      	movs	r3, #0
 80018f6:	e000      	b.n	80018fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80018f8:	2302      	movs	r3, #2
  }
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr

08001906 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001906:	b480      	push	{r7}
 8001908:	b085      	sub	sp, #20
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
 800190e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001916:	b2db      	uxtb	r3, r3
 8001918:	2b20      	cmp	r3, #32
 800191a:	d139      	bne.n	8001990 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001922:	2b01      	cmp	r3, #1
 8001924:	d101      	bne.n	800192a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001926:	2302      	movs	r3, #2
 8001928:	e033      	b.n	8001992 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2201      	movs	r2, #1
 800192e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2224      	movs	r2, #36	; 0x24
 8001936:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f022 0201 	bic.w	r2, r2, #1
 8001948:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001958:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	021b      	lsls	r3, r3, #8
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	4313      	orrs	r3, r2
 8001962:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	68fa      	ldr	r2, [r7, #12]
 800196a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f042 0201 	orr.w	r2, r2, #1
 800197a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2220      	movs	r2, #32
 8001980:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800198c:	2300      	movs	r3, #0
 800198e:	e000      	b.n	8001992 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001990:	2302      	movs	r3, #2
  }
}
 8001992:	4618      	mov	r0, r3
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
	...

080019a0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019a4:	4b05      	ldr	r3, [pc, #20]	; (80019bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a04      	ldr	r2, [pc, #16]	; (80019bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ae:	6013      	str	r3, [r2, #0]
}
 80019b0:	bf00      	nop
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40007000 	.word	0x40007000

080019c0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019c4:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <HAL_PWREx_GetVoltageRange+0x18>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	40007000 	.word	0x40007000

080019dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019dc:	b480      	push	{r7}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019ea:	d130      	bne.n	8001a4e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80019ec:	4b23      	ldr	r3, [pc, #140]	; (8001a7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019f8:	d038      	beq.n	8001a6c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019fa:	4b20      	ldr	r3, [pc, #128]	; (8001a7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a02:	4a1e      	ldr	r2, [pc, #120]	; (8001a7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a08:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a0a:	4b1d      	ldr	r3, [pc, #116]	; (8001a80 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2232      	movs	r2, #50	; 0x32
 8001a10:	fb02 f303 	mul.w	r3, r2, r3
 8001a14:	4a1b      	ldr	r2, [pc, #108]	; (8001a84 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a16:	fba2 2303 	umull	r2, r3, r2, r3
 8001a1a:	0c9b      	lsrs	r3, r3, #18
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a20:	e002      	b.n	8001a28 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	3b01      	subs	r3, #1
 8001a26:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a28:	4b14      	ldr	r3, [pc, #80]	; (8001a7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a2a:	695b      	ldr	r3, [r3, #20]
 8001a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a34:	d102      	bne.n	8001a3c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d1f2      	bne.n	8001a22 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	; (8001a7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a3e:	695b      	ldr	r3, [r3, #20]
 8001a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a48:	d110      	bne.n	8001a6c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e00f      	b.n	8001a6e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a5a:	d007      	beq.n	8001a6c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a5c:	4b07      	ldr	r3, [pc, #28]	; (8001a7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a64:	4a05      	ldr	r2, [pc, #20]	; (8001a7c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a6a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	bf00      	nop
 8001a7c:	40007000 	.word	0x40007000
 8001a80:	20000028 	.word	0x20000028
 8001a84:	431bde83 	.word	0x431bde83

08001a88 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8001a8c:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a04      	ldr	r2, [pc, #16]	; (8001aa4 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8001a92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a96:	6013      	str	r3, [r2, #0]
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	40007000 	.word	0x40007000

08001aa8 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8001aae:	4b17      	ldr	r3, [pc, #92]	; (8001b0c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a16      	ldr	r2, [pc, #88]	; (8001b0c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001ab4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ab8:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001aba:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2232      	movs	r2, #50	; 0x32
 8001ac0:	fb02 f303 	mul.w	r3, r2, r3
 8001ac4:	4a13      	ldr	r2, [pc, #76]	; (8001b14 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 8001ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aca:	0c9b      	lsrs	r3, r3, #18
 8001acc:	3301      	adds	r3, #1
 8001ace:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8001ad0:	e002      	b.n	8001ad8 <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8001ad8:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001ada:	695b      	ldr	r3, [r3, #20]
 8001adc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ae0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ae4:	d102      	bne.n	8001aec <HAL_PWREx_DisableLowPowerRunMode+0x44>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d1f2      	bne.n	8001ad2 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8001aec:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001af4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001af8:	d101      	bne.n	8001afe <HAL_PWREx_DisableLowPowerRunMode+0x56>
  {
    return HAL_TIMEOUT;
 8001afa:	2303      	movs	r3, #3
 8001afc:	e000      	b.n	8001b00 <HAL_PWREx_DisableLowPowerRunMode+0x58>
  }

  return HAL_OK;
 8001afe:	2300      	movs	r3, #0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	370c      	adds	r7, #12
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	40007000 	.word	0x40007000
 8001b10:	20000028 	.word	0x20000028
 8001b14:	431bde83 	.word	0x431bde83

08001b18 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 8001b22:	4b11      	ldr	r3, [pc, #68]	; (8001b68 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f023 0307 	bic.w	r3, r3, #7
 8001b2a:	4a0f      	ldr	r2, [pc, #60]	; (8001b68 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8001b2c:	f043 0302 	orr.w	r3, r3, #2
 8001b30:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001b32:	4b0e      	ldr	r3, [pc, #56]	; (8001b6c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	4a0d      	ldr	r2, [pc, #52]	; (8001b6c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8001b38:	f043 0304 	orr.w	r3, r3, #4
 8001b3c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d101      	bne.n	8001b48 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001b44:	bf30      	wfi
 8001b46:	e002      	b.n	8001b4e <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8001b48:	bf40      	sev
    __WFE();
 8001b4a:	bf20      	wfe
    __WFE();
 8001b4c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001b4e:	4b07      	ldr	r3, [pc, #28]	; (8001b6c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	4a06      	ldr	r2, [pc, #24]	; (8001b6c <HAL_PWREx_EnterSTOP2Mode+0x54>)
 8001b54:	f023 0304 	bic.w	r3, r3, #4
 8001b58:	6113      	str	r3, [r2, #16]
}
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	40007000 	.word	0x40007000
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d101      	bne.n	8001b82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e3d4      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b82:	4ba1      	ldr	r3, [pc, #644]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 030c 	and.w	r3, r3, #12
 8001b8a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b8c:	4b9e      	ldr	r3, [pc, #632]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	f003 0303 	and.w	r3, r3, #3
 8001b94:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f003 0310 	and.w	r3, r3, #16
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	f000 80e4 	beq.w	8001d6c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d007      	beq.n	8001bba <HAL_RCC_OscConfig+0x4a>
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	2b0c      	cmp	r3, #12
 8001bae:	f040 808b 	bne.w	8001cc8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	f040 8087 	bne.w	8001cc8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001bba:	4b93      	ldr	r3, [pc, #588]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d005      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x62>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e3ac      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6a1a      	ldr	r2, [r3, #32]
 8001bd6:	4b8c      	ldr	r3, [pc, #560]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0308 	and.w	r3, r3, #8
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d004      	beq.n	8001bec <HAL_RCC_OscConfig+0x7c>
 8001be2:	4b89      	ldr	r3, [pc, #548]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bea:	e005      	b.n	8001bf8 <HAL_RCC_OscConfig+0x88>
 8001bec:	4b86      	ldr	r3, [pc, #536]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bf2:	091b      	lsrs	r3, r3, #4
 8001bf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d223      	bcs.n	8001c44 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f000 fd09 	bl	8002618 <RCC_SetFlashLatencyFromMSIRange>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e38d      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c10:	4b7d      	ldr	r3, [pc, #500]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a7c      	ldr	r2, [pc, #496]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c16:	f043 0308 	orr.w	r3, r3, #8
 8001c1a:	6013      	str	r3, [r2, #0]
 8001c1c:	4b7a      	ldr	r3, [pc, #488]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	4977      	ldr	r1, [pc, #476]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c2e:	4b76      	ldr	r3, [pc, #472]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	69db      	ldr	r3, [r3, #28]
 8001c3a:	021b      	lsls	r3, r3, #8
 8001c3c:	4972      	ldr	r1, [pc, #456]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	604b      	str	r3, [r1, #4]
 8001c42:	e025      	b.n	8001c90 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c44:	4b70      	ldr	r3, [pc, #448]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a6f      	ldr	r2, [pc, #444]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c4a:	f043 0308 	orr.w	r3, r3, #8
 8001c4e:	6013      	str	r3, [r2, #0]
 8001c50:	4b6d      	ldr	r3, [pc, #436]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	496a      	ldr	r1, [pc, #424]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c62:	4b69      	ldr	r3, [pc, #420]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	69db      	ldr	r3, [r3, #28]
 8001c6e:	021b      	lsls	r3, r3, #8
 8001c70:	4965      	ldr	r1, [pc, #404]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c72:	4313      	orrs	r3, r2
 8001c74:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d109      	bne.n	8001c90 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f000 fcc9 	bl	8002618 <RCC_SetFlashLatencyFromMSIRange>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e34d      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c90:	f000 fc36 	bl	8002500 <HAL_RCC_GetSysClockFreq>
 8001c94:	4602      	mov	r2, r0
 8001c96:	4b5c      	ldr	r3, [pc, #368]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	091b      	lsrs	r3, r3, #4
 8001c9c:	f003 030f 	and.w	r3, r3, #15
 8001ca0:	495a      	ldr	r1, [pc, #360]	; (8001e0c <HAL_RCC_OscConfig+0x29c>)
 8001ca2:	5ccb      	ldrb	r3, [r1, r3]
 8001ca4:	f003 031f 	and.w	r3, r3, #31
 8001ca8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cac:	4a58      	ldr	r2, [pc, #352]	; (8001e10 <HAL_RCC_OscConfig+0x2a0>)
 8001cae:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001cb0:	4b58      	ldr	r3, [pc, #352]	; (8001e14 <HAL_RCC_OscConfig+0x2a4>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7fe fc23 	bl	8000500 <HAL_InitTick>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001cbe:	7bfb      	ldrb	r3, [r7, #15]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d052      	beq.n	8001d6a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001cc4:	7bfb      	ldrb	r3, [r7, #15]
 8001cc6:	e331      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d032      	beq.n	8001d36 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001cd0:	4b4d      	ldr	r3, [pc, #308]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a4c      	ldr	r2, [pc, #304]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001cd6:	f043 0301 	orr.w	r3, r3, #1
 8001cda:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001cdc:	f7fe fc5c 	bl	8000598 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ce4:	f7fe fc58 	bl	8000598 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e31a      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001cf6:	4b44      	ldr	r3, [pc, #272]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d0f0      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d02:	4b41      	ldr	r3, [pc, #260]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a40      	ldr	r2, [pc, #256]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d08:	f043 0308 	orr.w	r3, r3, #8
 8001d0c:	6013      	str	r3, [r2, #0]
 8001d0e:	4b3e      	ldr	r3, [pc, #248]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6a1b      	ldr	r3, [r3, #32]
 8001d1a:	493b      	ldr	r1, [pc, #236]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d20:	4b39      	ldr	r3, [pc, #228]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	69db      	ldr	r3, [r3, #28]
 8001d2c:	021b      	lsls	r3, r3, #8
 8001d2e:	4936      	ldr	r1, [pc, #216]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d30:	4313      	orrs	r3, r2
 8001d32:	604b      	str	r3, [r1, #4]
 8001d34:	e01a      	b.n	8001d6c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001d36:	4b34      	ldr	r3, [pc, #208]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a33      	ldr	r2, [pc, #204]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d3c:	f023 0301 	bic.w	r3, r3, #1
 8001d40:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001d42:	f7fe fc29 	bl	8000598 <HAL_GetTick>
 8001d46:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001d48:	e008      	b.n	8001d5c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d4a:	f7fe fc25 	bl	8000598 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e2e7      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001d5c:	4b2a      	ldr	r3, [pc, #168]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0302 	and.w	r3, r3, #2
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f0      	bne.n	8001d4a <HAL_RCC_OscConfig+0x1da>
 8001d68:	e000      	b.n	8001d6c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d6a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d074      	beq.n	8001e62 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	2b08      	cmp	r3, #8
 8001d7c:	d005      	beq.n	8001d8a <HAL_RCC_OscConfig+0x21a>
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	2b0c      	cmp	r3, #12
 8001d82:	d10e      	bne.n	8001da2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	d10b      	bne.n	8001da2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8a:	4b1f      	ldr	r3, [pc, #124]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d064      	beq.n	8001e60 <HAL_RCC_OscConfig+0x2f0>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d160      	bne.n	8001e60 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e2c4      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001daa:	d106      	bne.n	8001dba <HAL_RCC_OscConfig+0x24a>
 8001dac:	4b16      	ldr	r3, [pc, #88]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a15      	ldr	r2, [pc, #84]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001db2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001db6:	6013      	str	r3, [r2, #0]
 8001db8:	e01d      	b.n	8001df6 <HAL_RCC_OscConfig+0x286>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001dc2:	d10c      	bne.n	8001dde <HAL_RCC_OscConfig+0x26e>
 8001dc4:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a0f      	ldr	r2, [pc, #60]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001dca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dce:	6013      	str	r3, [r2, #0]
 8001dd0:	4b0d      	ldr	r3, [pc, #52]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a0c      	ldr	r2, [pc, #48]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001dd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dda:	6013      	str	r3, [r2, #0]
 8001ddc:	e00b      	b.n	8001df6 <HAL_RCC_OscConfig+0x286>
 8001dde:	4b0a      	ldr	r3, [pc, #40]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a09      	ldr	r2, [pc, #36]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001de4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001de8:	6013      	str	r3, [r2, #0]
 8001dea:	4b07      	ldr	r3, [pc, #28]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a06      	ldr	r2, [pc, #24]	; (8001e08 <HAL_RCC_OscConfig+0x298>)
 8001df0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001df4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d01c      	beq.n	8001e38 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dfe:	f7fe fbcb 	bl	8000598 <HAL_GetTick>
 8001e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e04:	e011      	b.n	8001e2a <HAL_RCC_OscConfig+0x2ba>
 8001e06:	bf00      	nop
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	0800a2c0 	.word	0x0800a2c0
 8001e10:	20000028 	.word	0x20000028
 8001e14:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e18:	f7fe fbbe 	bl	8000598 <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b64      	cmp	r3, #100	; 0x64
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e280      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e2a:	4baf      	ldr	r3, [pc, #700]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d0f0      	beq.n	8001e18 <HAL_RCC_OscConfig+0x2a8>
 8001e36:	e014      	b.n	8001e62 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e38:	f7fe fbae 	bl	8000598 <HAL_GetTick>
 8001e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e3e:	e008      	b.n	8001e52 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e40:	f7fe fbaa 	bl	8000598 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	2b64      	cmp	r3, #100	; 0x64
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e26c      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001e52:	4ba5      	ldr	r3, [pc, #660]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d1f0      	bne.n	8001e40 <HAL_RCC_OscConfig+0x2d0>
 8001e5e:	e000      	b.n	8001e62 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d060      	beq.n	8001f30 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	2b04      	cmp	r3, #4
 8001e72:	d005      	beq.n	8001e80 <HAL_RCC_OscConfig+0x310>
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	2b0c      	cmp	r3, #12
 8001e78:	d119      	bne.n	8001eae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d116      	bne.n	8001eae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e80:	4b99      	ldr	r3, [pc, #612]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d005      	beq.n	8001e98 <HAL_RCC_OscConfig+0x328>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d101      	bne.n	8001e98 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e249      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e98:	4b93      	ldr	r3, [pc, #588]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	061b      	lsls	r3, r3, #24
 8001ea6:	4990      	ldr	r1, [pc, #576]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001eac:	e040      	b.n	8001f30 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d023      	beq.n	8001efe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eb6:	4b8c      	ldr	r3, [pc, #560]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a8b      	ldr	r2, [pc, #556]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ec0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ec2:	f7fe fb69 	bl	8000598 <HAL_GetTick>
 8001ec6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ec8:	e008      	b.n	8001edc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eca:	f7fe fb65 	bl	8000598 <HAL_GetTick>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e227      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001edc:	4b82      	ldr	r3, [pc, #520]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d0f0      	beq.n	8001eca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ee8:	4b7f      	ldr	r3, [pc, #508]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	691b      	ldr	r3, [r3, #16]
 8001ef4:	061b      	lsls	r3, r3, #24
 8001ef6:	497c      	ldr	r1, [pc, #496]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	604b      	str	r3, [r1, #4]
 8001efc:	e018      	b.n	8001f30 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001efe:	4b7a      	ldr	r3, [pc, #488]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a79      	ldr	r2, [pc, #484]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001f04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0a:	f7fe fb45 	bl	8000598 <HAL_GetTick>
 8001f0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f10:	e008      	b.n	8001f24 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f12:	f7fe fb41 	bl	8000598 <HAL_GetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e203      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001f24:	4b70      	ldr	r3, [pc, #448]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d1f0      	bne.n	8001f12 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0308 	and.w	r3, r3, #8
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d03c      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	695b      	ldr	r3, [r3, #20]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d01c      	beq.n	8001f7e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f44:	4b68      	ldr	r3, [pc, #416]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f4a:	4a67      	ldr	r2, [pc, #412]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001f4c:	f043 0301 	orr.w	r3, r3, #1
 8001f50:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f54:	f7fe fb20 	bl	8000598 <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f5a:	e008      	b.n	8001f6e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f5c:	f7fe fb1c 	bl	8000598 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e1de      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001f6e:	4b5e      	ldr	r3, [pc, #376]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001f70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d0ef      	beq.n	8001f5c <HAL_RCC_OscConfig+0x3ec>
 8001f7c:	e01b      	b.n	8001fb6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f7e:	4b5a      	ldr	r3, [pc, #360]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001f80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f84:	4a58      	ldr	r2, [pc, #352]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001f86:	f023 0301 	bic.w	r3, r3, #1
 8001f8a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f8e:	f7fe fb03 	bl	8000598 <HAL_GetTick>
 8001f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f94:	e008      	b.n	8001fa8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f96:	f7fe faff 	bl	8000598 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e1c1      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001fa8:	4b4f      	ldr	r3, [pc, #316]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001faa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d1ef      	bne.n	8001f96 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0304 	and.w	r3, r3, #4
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f000 80a6 	beq.w	8002110 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001fc8:	4b47      	ldr	r3, [pc, #284]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d10d      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fd4:	4b44      	ldr	r3, [pc, #272]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd8:	4a43      	ldr	r2, [pc, #268]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fde:	6593      	str	r3, [r2, #88]	; 0x58
 8001fe0:	4b41      	ldr	r3, [pc, #260]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8001fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fe8:	60bb      	str	r3, [r7, #8]
 8001fea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fec:	2301      	movs	r3, #1
 8001fee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ff0:	4b3e      	ldr	r3, [pc, #248]	; (80020ec <HAL_RCC_OscConfig+0x57c>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d118      	bne.n	800202e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ffc:	4b3b      	ldr	r3, [pc, #236]	; (80020ec <HAL_RCC_OscConfig+0x57c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a3a      	ldr	r2, [pc, #232]	; (80020ec <HAL_RCC_OscConfig+0x57c>)
 8002002:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002006:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002008:	f7fe fac6 	bl	8000598 <HAL_GetTick>
 800200c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800200e:	e008      	b.n	8002022 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002010:	f7fe fac2 	bl	8000598 <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b02      	cmp	r3, #2
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e184      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002022:	4b32      	ldr	r3, [pc, #200]	; (80020ec <HAL_RCC_OscConfig+0x57c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800202a:	2b00      	cmp	r3, #0
 800202c:	d0f0      	beq.n	8002010 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	2b01      	cmp	r3, #1
 8002034:	d108      	bne.n	8002048 <HAL_RCC_OscConfig+0x4d8>
 8002036:	4b2c      	ldr	r3, [pc, #176]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8002038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800203c:	4a2a      	ldr	r2, [pc, #168]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002046:	e024      	b.n	8002092 <HAL_RCC_OscConfig+0x522>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	2b05      	cmp	r3, #5
 800204e:	d110      	bne.n	8002072 <HAL_RCC_OscConfig+0x502>
 8002050:	4b25      	ldr	r3, [pc, #148]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8002052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002056:	4a24      	ldr	r2, [pc, #144]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8002058:	f043 0304 	orr.w	r3, r3, #4
 800205c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002060:	4b21      	ldr	r3, [pc, #132]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8002062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002066:	4a20      	ldr	r2, [pc, #128]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8002068:	f043 0301 	orr.w	r3, r3, #1
 800206c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002070:	e00f      	b.n	8002092 <HAL_RCC_OscConfig+0x522>
 8002072:	4b1d      	ldr	r3, [pc, #116]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8002074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002078:	4a1b      	ldr	r2, [pc, #108]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 800207a:	f023 0301 	bic.w	r3, r3, #1
 800207e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002082:	4b19      	ldr	r3, [pc, #100]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 8002084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002088:	4a17      	ldr	r2, [pc, #92]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 800208a:	f023 0304 	bic.w	r3, r3, #4
 800208e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d016      	beq.n	80020c8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800209a:	f7fe fa7d 	bl	8000598 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020a0:	e00a      	b.n	80020b8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a2:	f7fe fa79 	bl	8000598 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e139      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020b8:	4b0b      	ldr	r3, [pc, #44]	; (80020e8 <HAL_RCC_OscConfig+0x578>)
 80020ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d0ed      	beq.n	80020a2 <HAL_RCC_OscConfig+0x532>
 80020c6:	e01a      	b.n	80020fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020c8:	f7fe fa66 	bl	8000598 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020ce:	e00f      	b.n	80020f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020d0:	f7fe fa62 	bl	8000598 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	f241 3288 	movw	r2, #5000	; 0x1388
 80020de:	4293      	cmp	r3, r2
 80020e0:	d906      	bls.n	80020f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e122      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
 80020e6:	bf00      	nop
 80020e8:	40021000 	.word	0x40021000
 80020ec:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80020f0:	4b90      	ldr	r3, [pc, #576]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80020f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1e8      	bne.n	80020d0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020fe:	7ffb      	ldrb	r3, [r7, #31]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d105      	bne.n	8002110 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002104:	4b8b      	ldr	r3, [pc, #556]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002108:	4a8a      	ldr	r2, [pc, #552]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 800210a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800210e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002114:	2b00      	cmp	r3, #0
 8002116:	f000 8108 	beq.w	800232a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211e:	2b02      	cmp	r3, #2
 8002120:	f040 80d0 	bne.w	80022c4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002124:	4b83      	ldr	r3, [pc, #524]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	f003 0203 	and.w	r2, r3, #3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002134:	429a      	cmp	r2, r3
 8002136:	d130      	bne.n	800219a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	3b01      	subs	r3, #1
 8002144:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002146:	429a      	cmp	r2, r3
 8002148:	d127      	bne.n	800219a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002154:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002156:	429a      	cmp	r2, r3
 8002158:	d11f      	bne.n	800219a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002164:	2a07      	cmp	r2, #7
 8002166:	bf14      	ite	ne
 8002168:	2201      	movne	r2, #1
 800216a:	2200      	moveq	r2, #0
 800216c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800216e:	4293      	cmp	r3, r2
 8002170:	d113      	bne.n	800219a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800217c:	085b      	lsrs	r3, r3, #1
 800217e:	3b01      	subs	r3, #1
 8002180:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002182:	429a      	cmp	r2, r3
 8002184:	d109      	bne.n	800219a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002190:	085b      	lsrs	r3, r3, #1
 8002192:	3b01      	subs	r3, #1
 8002194:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002196:	429a      	cmp	r2, r3
 8002198:	d06e      	beq.n	8002278 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	2b0c      	cmp	r3, #12
 800219e:	d069      	beq.n	8002274 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80021a0:	4b64      	ldr	r3, [pc, #400]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d105      	bne.n	80021b8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80021ac:	4b61      	ldr	r3, [pc, #388]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e0b7      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80021bc:	4b5d      	ldr	r3, [pc, #372]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a5c      	ldr	r2, [pc, #368]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80021c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021c6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021c8:	f7fe f9e6 	bl	8000598 <HAL_GetTick>
 80021cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d0:	f7fe f9e2 	bl	8000598 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e0a4      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021e2:	4b54      	ldr	r3, [pc, #336]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f0      	bne.n	80021d0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021ee:	4b51      	ldr	r3, [pc, #324]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80021f0:	68da      	ldr	r2, [r3, #12]
 80021f2:	4b51      	ldr	r3, [pc, #324]	; (8002338 <HAL_RCC_OscConfig+0x7c8>)
 80021f4:	4013      	ands	r3, r2
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80021fe:	3a01      	subs	r2, #1
 8002200:	0112      	lsls	r2, r2, #4
 8002202:	4311      	orrs	r1, r2
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002208:	0212      	lsls	r2, r2, #8
 800220a:	4311      	orrs	r1, r2
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002210:	0852      	lsrs	r2, r2, #1
 8002212:	3a01      	subs	r2, #1
 8002214:	0552      	lsls	r2, r2, #21
 8002216:	4311      	orrs	r1, r2
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800221c:	0852      	lsrs	r2, r2, #1
 800221e:	3a01      	subs	r2, #1
 8002220:	0652      	lsls	r2, r2, #25
 8002222:	4311      	orrs	r1, r2
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002228:	0912      	lsrs	r2, r2, #4
 800222a:	0452      	lsls	r2, r2, #17
 800222c:	430a      	orrs	r2, r1
 800222e:	4941      	ldr	r1, [pc, #260]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002230:	4313      	orrs	r3, r2
 8002232:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002234:	4b3f      	ldr	r3, [pc, #252]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a3e      	ldr	r2, [pc, #248]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 800223a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800223e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002240:	4b3c      	ldr	r3, [pc, #240]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	4a3b      	ldr	r2, [pc, #236]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002246:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800224a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800224c:	f7fe f9a4 	bl	8000598 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002254:	f7fe f9a0 	bl	8000598 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e062      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002266:	4b33      	ldr	r3, [pc, #204]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d0f0      	beq.n	8002254 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002272:	e05a      	b.n	800232a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e059      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002278:	4b2e      	ldr	r3, [pc, #184]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d152      	bne.n	800232a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002284:	4b2b      	ldr	r3, [pc, #172]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a2a      	ldr	r2, [pc, #168]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 800228a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800228e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002290:	4b28      	ldr	r3, [pc, #160]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	4a27      	ldr	r2, [pc, #156]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 8002296:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800229a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800229c:	f7fe f97c 	bl	8000598 <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a4:	f7fe f978 	bl	8000598 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e03a      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022b6:	4b1f      	ldr	r3, [pc, #124]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d0f0      	beq.n	80022a4 <HAL_RCC_OscConfig+0x734>
 80022c2:	e032      	b.n	800232a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	2b0c      	cmp	r3, #12
 80022c8:	d02d      	beq.n	8002326 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ca:	4b1a      	ldr	r3, [pc, #104]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a19      	ldr	r2, [pc, #100]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80022d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80022d4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80022d6:	4b17      	ldr	r3, [pc, #92]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d105      	bne.n	80022ee <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80022e2:	4b14      	ldr	r3, [pc, #80]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	4a13      	ldr	r2, [pc, #76]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80022e8:	f023 0303 	bic.w	r3, r3, #3
 80022ec:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80022ee:	4b11      	ldr	r3, [pc, #68]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	4a10      	ldr	r2, [pc, #64]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 80022f4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80022f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022fc:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fe:	f7fe f94b 	bl	8000598 <HAL_GetTick>
 8002302:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002304:	e008      	b.n	8002318 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002306:	f7fe f947 	bl	8000598 <HAL_GetTick>
 800230a:	4602      	mov	r2, r0
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	2b02      	cmp	r3, #2
 8002312:	d901      	bls.n	8002318 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002314:	2303      	movs	r3, #3
 8002316:	e009      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002318:	4b06      	ldr	r3, [pc, #24]	; (8002334 <HAL_RCC_OscConfig+0x7c4>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1f0      	bne.n	8002306 <HAL_RCC_OscConfig+0x796>
 8002324:	e001      	b.n	800232a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e000      	b.n	800232c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	3720      	adds	r7, #32
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40021000 	.word	0x40021000
 8002338:	f99d808c 	.word	0xf99d808c

0800233c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d101      	bne.n	8002350 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e0c8      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002350:	4b66      	ldr	r3, [pc, #408]	; (80024ec <HAL_RCC_ClockConfig+0x1b0>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0307 	and.w	r3, r3, #7
 8002358:	683a      	ldr	r2, [r7, #0]
 800235a:	429a      	cmp	r2, r3
 800235c:	d910      	bls.n	8002380 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800235e:	4b63      	ldr	r3, [pc, #396]	; (80024ec <HAL_RCC_ClockConfig+0x1b0>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f023 0207 	bic.w	r2, r3, #7
 8002366:	4961      	ldr	r1, [pc, #388]	; (80024ec <HAL_RCC_ClockConfig+0x1b0>)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	4313      	orrs	r3, r2
 800236c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800236e:	4b5f      	ldr	r3, [pc, #380]	; (80024ec <HAL_RCC_ClockConfig+0x1b0>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0307 	and.w	r3, r3, #7
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	429a      	cmp	r2, r3
 800237a:	d001      	beq.n	8002380 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0b0      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	2b00      	cmp	r3, #0
 800238a:	d04c      	beq.n	8002426 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	2b03      	cmp	r3, #3
 8002392:	d107      	bne.n	80023a4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002394:	4b56      	ldr	r3, [pc, #344]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d121      	bne.n	80023e4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e09e      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d107      	bne.n	80023bc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023ac:	4b50      	ldr	r3, [pc, #320]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d115      	bne.n	80023e4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e092      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d107      	bne.n	80023d4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023c4:	4b4a      	ldr	r3, [pc, #296]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d109      	bne.n	80023e4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e086      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023d4:	4b46      	ldr	r3, [pc, #280]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d101      	bne.n	80023e4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e07e      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023e4:	4b42      	ldr	r3, [pc, #264]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f023 0203 	bic.w	r2, r3, #3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	493f      	ldr	r1, [pc, #252]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023f6:	f7fe f8cf 	bl	8000598 <HAL_GetTick>
 80023fa:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023fc:	e00a      	b.n	8002414 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023fe:	f7fe f8cb 	bl	8000598 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	f241 3288 	movw	r2, #5000	; 0x1388
 800240c:	4293      	cmp	r3, r2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e066      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002414:	4b36      	ldr	r3, [pc, #216]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	f003 020c 	and.w	r2, r3, #12
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	429a      	cmp	r2, r3
 8002424:	d1eb      	bne.n	80023fe <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d008      	beq.n	8002444 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002432:	4b2f      	ldr	r3, [pc, #188]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	492c      	ldr	r1, [pc, #176]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 8002440:	4313      	orrs	r3, r2
 8002442:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002444:	4b29      	ldr	r3, [pc, #164]	; (80024ec <HAL_RCC_ClockConfig+0x1b0>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0307 	and.w	r3, r3, #7
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	429a      	cmp	r2, r3
 8002450:	d210      	bcs.n	8002474 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002452:	4b26      	ldr	r3, [pc, #152]	; (80024ec <HAL_RCC_ClockConfig+0x1b0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f023 0207 	bic.w	r2, r3, #7
 800245a:	4924      	ldr	r1, [pc, #144]	; (80024ec <HAL_RCC_ClockConfig+0x1b0>)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	4313      	orrs	r3, r2
 8002460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002462:	4b22      	ldr	r3, [pc, #136]	; (80024ec <HAL_RCC_ClockConfig+0x1b0>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	429a      	cmp	r2, r3
 800246e:	d001      	beq.n	8002474 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e036      	b.n	80024e2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b00      	cmp	r3, #0
 800247e:	d008      	beq.n	8002492 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002480:	4b1b      	ldr	r3, [pc, #108]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	4918      	ldr	r1, [pc, #96]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 800248e:	4313      	orrs	r3, r2
 8002490:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b00      	cmp	r3, #0
 800249c:	d009      	beq.n	80024b2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800249e:	4b14      	ldr	r3, [pc, #80]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	691b      	ldr	r3, [r3, #16]
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	4910      	ldr	r1, [pc, #64]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024b2:	f000 f825 	bl	8002500 <HAL_RCC_GetSysClockFreq>
 80024b6:	4602      	mov	r2, r0
 80024b8:	4b0d      	ldr	r3, [pc, #52]	; (80024f0 <HAL_RCC_ClockConfig+0x1b4>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	091b      	lsrs	r3, r3, #4
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	490c      	ldr	r1, [pc, #48]	; (80024f4 <HAL_RCC_ClockConfig+0x1b8>)
 80024c4:	5ccb      	ldrb	r3, [r1, r3]
 80024c6:	f003 031f 	and.w	r3, r3, #31
 80024ca:	fa22 f303 	lsr.w	r3, r2, r3
 80024ce:	4a0a      	ldr	r2, [pc, #40]	; (80024f8 <HAL_RCC_ClockConfig+0x1bc>)
 80024d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80024d2:	4b0a      	ldr	r3, [pc, #40]	; (80024fc <HAL_RCC_ClockConfig+0x1c0>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7fe f812 	bl	8000500 <HAL_InitTick>
 80024dc:	4603      	mov	r3, r0
 80024de:	72fb      	strb	r3, [r7, #11]

  return status;
 80024e0:	7afb      	ldrb	r3, [r7, #11]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40022000 	.word	0x40022000
 80024f0:	40021000 	.word	0x40021000
 80024f4:	0800a2c0 	.word	0x0800a2c0
 80024f8:	20000028 	.word	0x20000028
 80024fc:	20000000 	.word	0x20000000

08002500 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	; 0x24
 8002504:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	61fb      	str	r3, [r7, #28]
 800250a:	2300      	movs	r3, #0
 800250c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800250e:	4b3e      	ldr	r3, [pc, #248]	; (8002608 <HAL_RCC_GetSysClockFreq+0x108>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002518:	4b3b      	ldr	r3, [pc, #236]	; (8002608 <HAL_RCC_GetSysClockFreq+0x108>)
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	f003 0303 	and.w	r3, r3, #3
 8002520:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d005      	beq.n	8002534 <HAL_RCC_GetSysClockFreq+0x34>
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	2b0c      	cmp	r3, #12
 800252c:	d121      	bne.n	8002572 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d11e      	bne.n	8002572 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002534:	4b34      	ldr	r3, [pc, #208]	; (8002608 <HAL_RCC_GetSysClockFreq+0x108>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0308 	and.w	r3, r3, #8
 800253c:	2b00      	cmp	r3, #0
 800253e:	d107      	bne.n	8002550 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002540:	4b31      	ldr	r3, [pc, #196]	; (8002608 <HAL_RCC_GetSysClockFreq+0x108>)
 8002542:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002546:	0a1b      	lsrs	r3, r3, #8
 8002548:	f003 030f 	and.w	r3, r3, #15
 800254c:	61fb      	str	r3, [r7, #28]
 800254e:	e005      	b.n	800255c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002550:	4b2d      	ldr	r3, [pc, #180]	; (8002608 <HAL_RCC_GetSysClockFreq+0x108>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	091b      	lsrs	r3, r3, #4
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800255c:	4a2b      	ldr	r2, [pc, #172]	; (800260c <HAL_RCC_GetSysClockFreq+0x10c>)
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002564:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d10d      	bne.n	8002588 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002570:	e00a      	b.n	8002588 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	2b04      	cmp	r3, #4
 8002576:	d102      	bne.n	800257e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002578:	4b25      	ldr	r3, [pc, #148]	; (8002610 <HAL_RCC_GetSysClockFreq+0x110>)
 800257a:	61bb      	str	r3, [r7, #24]
 800257c:	e004      	b.n	8002588 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	2b08      	cmp	r3, #8
 8002582:	d101      	bne.n	8002588 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002584:	4b23      	ldr	r3, [pc, #140]	; (8002614 <HAL_RCC_GetSysClockFreq+0x114>)
 8002586:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	2b0c      	cmp	r3, #12
 800258c:	d134      	bne.n	80025f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800258e:	4b1e      	ldr	r3, [pc, #120]	; (8002608 <HAL_RCC_GetSysClockFreq+0x108>)
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2b02      	cmp	r3, #2
 800259c:	d003      	beq.n	80025a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	2b03      	cmp	r3, #3
 80025a2:	d003      	beq.n	80025ac <HAL_RCC_GetSysClockFreq+0xac>
 80025a4:	e005      	b.n	80025b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80025a6:	4b1a      	ldr	r3, [pc, #104]	; (8002610 <HAL_RCC_GetSysClockFreq+0x110>)
 80025a8:	617b      	str	r3, [r7, #20]
      break;
 80025aa:	e005      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80025ac:	4b19      	ldr	r3, [pc, #100]	; (8002614 <HAL_RCC_GetSysClockFreq+0x114>)
 80025ae:	617b      	str	r3, [r7, #20]
      break;
 80025b0:	e002      	b.n	80025b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	617b      	str	r3, [r7, #20]
      break;
 80025b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80025b8:	4b13      	ldr	r3, [pc, #76]	; (8002608 <HAL_RCC_GetSysClockFreq+0x108>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	091b      	lsrs	r3, r3, #4
 80025be:	f003 0307 	and.w	r3, r3, #7
 80025c2:	3301      	adds	r3, #1
 80025c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80025c6:	4b10      	ldr	r3, [pc, #64]	; (8002608 <HAL_RCC_GetSysClockFreq+0x108>)
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	0a1b      	lsrs	r3, r3, #8
 80025cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80025d0:	697a      	ldr	r2, [r7, #20]
 80025d2:	fb02 f203 	mul.w	r2, r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80025de:	4b0a      	ldr	r3, [pc, #40]	; (8002608 <HAL_RCC_GetSysClockFreq+0x108>)
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	0e5b      	lsrs	r3, r3, #25
 80025e4:	f003 0303 	and.w	r3, r3, #3
 80025e8:	3301      	adds	r3, #1
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80025f8:	69bb      	ldr	r3, [r7, #24]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3724      	adds	r7, #36	; 0x24
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	40021000 	.word	0x40021000
 800260c:	0800a2d0 	.word	0x0800a2d0
 8002610:	00f42400 	.word	0x00f42400
 8002614:	007a1200 	.word	0x007a1200

08002618 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002620:	2300      	movs	r3, #0
 8002622:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002624:	4b2a      	ldr	r3, [pc, #168]	; (80026d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262c:	2b00      	cmp	r3, #0
 800262e:	d003      	beq.n	8002638 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002630:	f7ff f9c6 	bl	80019c0 <HAL_PWREx_GetVoltageRange>
 8002634:	6178      	str	r0, [r7, #20]
 8002636:	e014      	b.n	8002662 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002638:	4b25      	ldr	r3, [pc, #148]	; (80026d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800263a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800263c:	4a24      	ldr	r2, [pc, #144]	; (80026d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800263e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002642:	6593      	str	r3, [r2, #88]	; 0x58
 8002644:	4b22      	ldr	r3, [pc, #136]	; (80026d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002650:	f7ff f9b6 	bl	80019c0 <HAL_PWREx_GetVoltageRange>
 8002654:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002656:	4b1e      	ldr	r3, [pc, #120]	; (80026d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800265a:	4a1d      	ldr	r2, [pc, #116]	; (80026d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800265c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002660:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002668:	d10b      	bne.n	8002682 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b80      	cmp	r3, #128	; 0x80
 800266e:	d919      	bls.n	80026a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2ba0      	cmp	r3, #160	; 0xa0
 8002674:	d902      	bls.n	800267c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002676:	2302      	movs	r3, #2
 8002678:	613b      	str	r3, [r7, #16]
 800267a:	e013      	b.n	80026a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800267c:	2301      	movs	r3, #1
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	e010      	b.n	80026a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b80      	cmp	r3, #128	; 0x80
 8002686:	d902      	bls.n	800268e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002688:	2303      	movs	r3, #3
 800268a:	613b      	str	r3, [r7, #16]
 800268c:	e00a      	b.n	80026a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2b80      	cmp	r3, #128	; 0x80
 8002692:	d102      	bne.n	800269a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002694:	2302      	movs	r3, #2
 8002696:	613b      	str	r3, [r7, #16]
 8002698:	e004      	b.n	80026a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2b70      	cmp	r3, #112	; 0x70
 800269e:	d101      	bne.n	80026a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80026a0:	2301      	movs	r3, #1
 80026a2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80026a4:	4b0b      	ldr	r3, [pc, #44]	; (80026d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f023 0207 	bic.w	r2, r3, #7
 80026ac:	4909      	ldr	r1, [pc, #36]	; (80026d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80026b4:	4b07      	ldr	r3, [pc, #28]	; (80026d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d001      	beq.n	80026c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e000      	b.n	80026c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40022000 	.word	0x40022000

080026d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026e0:	2300      	movs	r3, #0
 80026e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026e4:	2300      	movs	r3, #0
 80026e6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d041      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026f8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80026fc:	d02a      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80026fe:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002702:	d824      	bhi.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002704:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002708:	d008      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800270a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800270e:	d81e      	bhi.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00a      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002714:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002718:	d010      	beq.n	800273c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800271a:	e018      	b.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800271c:	4b86      	ldr	r3, [pc, #536]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4a85      	ldr	r2, [pc, #532]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002726:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002728:	e015      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	3304      	adds	r3, #4
 800272e:	2100      	movs	r1, #0
 8002730:	4618      	mov	r0, r3
 8002732:	f000 facb 	bl	8002ccc <RCCEx_PLLSAI1_Config>
 8002736:	4603      	mov	r3, r0
 8002738:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800273a:	e00c      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3320      	adds	r3, #32
 8002740:	2100      	movs	r1, #0
 8002742:	4618      	mov	r0, r3
 8002744:	f000 fbb6 	bl	8002eb4 <RCCEx_PLLSAI2_Config>
 8002748:	4603      	mov	r3, r0
 800274a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800274c:	e003      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	74fb      	strb	r3, [r7, #19]
      break;
 8002752:	e000      	b.n	8002756 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002754:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002756:	7cfb      	ldrb	r3, [r7, #19]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d10b      	bne.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800275c:	4b76      	ldr	r3, [pc, #472]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800275e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002762:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800276a:	4973      	ldr	r1, [pc, #460]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800276c:	4313      	orrs	r3, r2
 800276e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002772:	e001      	b.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002774:	7cfb      	ldrb	r3, [r7, #19]
 8002776:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d041      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002788:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800278c:	d02a      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800278e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002792:	d824      	bhi.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002794:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002798:	d008      	beq.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800279a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800279e:	d81e      	bhi.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x106>
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00a      	beq.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80027a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027a8:	d010      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80027aa:	e018      	b.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80027ac:	4b62      	ldr	r3, [pc, #392]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	4a61      	ldr	r2, [pc, #388]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027b8:	e015      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	3304      	adds	r3, #4
 80027be:	2100      	movs	r1, #0
 80027c0:	4618      	mov	r0, r3
 80027c2:	f000 fa83 	bl	8002ccc <RCCEx_PLLSAI1_Config>
 80027c6:	4603      	mov	r3, r0
 80027c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027ca:	e00c      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3320      	adds	r3, #32
 80027d0:	2100      	movs	r1, #0
 80027d2:	4618      	mov	r0, r3
 80027d4:	f000 fb6e 	bl	8002eb4 <RCCEx_PLLSAI2_Config>
 80027d8:	4603      	mov	r3, r0
 80027da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027dc:	e003      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	74fb      	strb	r3, [r7, #19]
      break;
 80027e2:	e000      	b.n	80027e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80027e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027e6:	7cfb      	ldrb	r3, [r7, #19]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d10b      	bne.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027ec:	4b52      	ldr	r3, [pc, #328]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027fa:	494f      	ldr	r1, [pc, #316]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002802:	e001      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002804:	7cfb      	ldrb	r3, [r7, #19]
 8002806:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002810:	2b00      	cmp	r3, #0
 8002812:	f000 80a0 	beq.w	8002956 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002816:	2300      	movs	r3, #0
 8002818:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800281a:	4b47      	ldr	r3, [pc, #284]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800281c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800281e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002826:	2301      	movs	r3, #1
 8002828:	e000      	b.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800282a:	2300      	movs	r3, #0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d00d      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002830:	4b41      	ldr	r3, [pc, #260]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002834:	4a40      	ldr	r2, [pc, #256]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002836:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800283a:	6593      	str	r3, [r2, #88]	; 0x58
 800283c:	4b3e      	ldr	r3, [pc, #248]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800283e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002840:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002844:	60bb      	str	r3, [r7, #8]
 8002846:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002848:	2301      	movs	r3, #1
 800284a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800284c:	4b3b      	ldr	r3, [pc, #236]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a3a      	ldr	r2, [pc, #232]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002852:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002856:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002858:	f7fd fe9e 	bl	8000598 <HAL_GetTick>
 800285c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800285e:	e009      	b.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002860:	f7fd fe9a 	bl	8000598 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d902      	bls.n	8002874 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	74fb      	strb	r3, [r7, #19]
        break;
 8002872:	e005      	b.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002874:	4b31      	ldr	r3, [pc, #196]	; (800293c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800287c:	2b00      	cmp	r3, #0
 800287e:	d0ef      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002880:	7cfb      	ldrb	r3, [r7, #19]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d15c      	bne.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002886:	4b2c      	ldr	r3, [pc, #176]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800288c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002890:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d01f      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d019      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80028a4:	4b24      	ldr	r3, [pc, #144]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80028b0:	4b21      	ldr	r3, [pc, #132]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028b6:	4a20      	ldr	r2, [pc, #128]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80028c0:	4b1d      	ldr	r3, [pc, #116]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028c6:	4a1c      	ldr	r2, [pc, #112]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80028d0:	4a19      	ldr	r2, [pc, #100]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d016      	beq.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e2:	f7fd fe59 	bl	8000598 <HAL_GetTick>
 80028e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028e8:	e00b      	b.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ea:	f7fd fe55 	bl	8000598 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d902      	bls.n	8002902 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	74fb      	strb	r3, [r7, #19]
            break;
 8002900:	e006      	b.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002902:	4b0d      	ldr	r3, [pc, #52]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002908:	f003 0302 	and.w	r3, r3, #2
 800290c:	2b00      	cmp	r3, #0
 800290e:	d0ec      	beq.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002910:	7cfb      	ldrb	r3, [r7, #19]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d10c      	bne.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002916:	4b08      	ldr	r3, [pc, #32]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800291c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002926:	4904      	ldr	r1, [pc, #16]	; (8002938 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002928:	4313      	orrs	r3, r2
 800292a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800292e:	e009      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002930:	7cfb      	ldrb	r3, [r7, #19]
 8002932:	74bb      	strb	r3, [r7, #18]
 8002934:	e006      	b.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002936:	bf00      	nop
 8002938:	40021000 	.word	0x40021000
 800293c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002940:	7cfb      	ldrb	r3, [r7, #19]
 8002942:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002944:	7c7b      	ldrb	r3, [r7, #17]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d105      	bne.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800294a:	4b9e      	ldr	r3, [pc, #632]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294e:	4a9d      	ldr	r2, [pc, #628]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002950:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002954:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0301 	and.w	r3, r3, #1
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00a      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002962:	4b98      	ldr	r3, [pc, #608]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002968:	f023 0203 	bic.w	r2, r3, #3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002970:	4994      	ldr	r1, [pc, #592]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002972:	4313      	orrs	r3, r2
 8002974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d00a      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002984:	4b8f      	ldr	r3, [pc, #572]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298a:	f023 020c 	bic.w	r2, r3, #12
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002992:	498c      	ldr	r1, [pc, #560]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002994:	4313      	orrs	r3, r2
 8002996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0304 	and.w	r3, r3, #4
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00a      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80029a6:	4b87      	ldr	r3, [pc, #540]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ac:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b4:	4983      	ldr	r1, [pc, #524]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0308 	and.w	r3, r3, #8
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00a      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029c8:	4b7e      	ldr	r3, [pc, #504]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ce:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d6:	497b      	ldr	r1, [pc, #492]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0310 	and.w	r3, r3, #16
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d00a      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029ea:	4b76      	ldr	r3, [pc, #472]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f8:	4972      	ldr	r1, [pc, #456]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f003 0320 	and.w	r3, r3, #32
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00a      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a0c:	4b6d      	ldr	r3, [pc, #436]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a12:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a1a:	496a      	ldr	r1, [pc, #424]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d00a      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a2e:	4b65      	ldr	r3, [pc, #404]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a34:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a3c:	4961      	ldr	r1, [pc, #388]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00a      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a50:	4b5c      	ldr	r3, [pc, #368]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a56:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a5e:	4959      	ldr	r1, [pc, #356]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00a      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a72:	4b54      	ldr	r3, [pc, #336]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a78:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a80:	4950      	ldr	r1, [pc, #320]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a82:	4313      	orrs	r3, r2
 8002a84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d00a      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a94:	4b4b      	ldr	r3, [pc, #300]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a9a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aa2:	4948      	ldr	r1, [pc, #288]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00a      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ab6:	4b43      	ldr	r3, [pc, #268]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002abc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac4:	493f      	ldr	r1, [pc, #252]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d028      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ad8:	4b3a      	ldr	r3, [pc, #232]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ade:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ae6:	4937      	ldr	r1, [pc, #220]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002af2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002af6:	d106      	bne.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002af8:	4b32      	ldr	r3, [pc, #200]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	4a31      	ldr	r2, [pc, #196]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002afe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b02:	60d3      	str	r3, [r2, #12]
 8002b04:	e011      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b0a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b0e:	d10c      	bne.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3304      	adds	r3, #4
 8002b14:	2101      	movs	r1, #1
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 f8d8 	bl	8002ccc <RCCEx_PLLSAI1_Config>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002b20:	7cfb      	ldrb	r3, [r7, #19]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d001      	beq.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002b26:	7cfb      	ldrb	r3, [r7, #19]
 8002b28:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d028      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b36:	4b23      	ldr	r3, [pc, #140]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b3c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b44:	491f      	ldr	r1, [pc, #124]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b54:	d106      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b56:	4b1b      	ldr	r3, [pc, #108]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	4a1a      	ldr	r2, [pc, #104]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b60:	60d3      	str	r3, [r2, #12]
 8002b62:	e011      	b.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b6c:	d10c      	bne.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	3304      	adds	r3, #4
 8002b72:	2101      	movs	r1, #1
 8002b74:	4618      	mov	r0, r3
 8002b76:	f000 f8a9 	bl	8002ccc <RCCEx_PLLSAI1_Config>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b7e:	7cfb      	ldrb	r3, [r7, #19]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002b84:	7cfb      	ldrb	r3, [r7, #19]
 8002b86:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d02b      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b94:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b9a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ba2:	4908      	ldr	r1, [pc, #32]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bb2:	d109      	bne.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bb4:	4b03      	ldr	r3, [pc, #12]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	4a02      	ldr	r2, [pc, #8]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002bbe:	60d3      	str	r3, [r2, #12]
 8002bc0:	e014      	b.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002bc2:	bf00      	nop
 8002bc4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bcc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002bd0:	d10c      	bne.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f000 f877 	bl	8002ccc <RCCEx_PLLSAI1_Config>
 8002bde:	4603      	mov	r3, r0
 8002be0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002be2:	7cfb      	ldrb	r3, [r7, #19]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002be8:	7cfb      	ldrb	r3, [r7, #19]
 8002bea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d02f      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bf8:	4b2b      	ldr	r3, [pc, #172]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bfe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c06:	4928      	ldr	r1, [pc, #160]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002c16:	d10d      	bne.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	3304      	adds	r3, #4
 8002c1c:	2102      	movs	r1, #2
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f000 f854 	bl	8002ccc <RCCEx_PLLSAI1_Config>
 8002c24:	4603      	mov	r3, r0
 8002c26:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c28:	7cfb      	ldrb	r3, [r7, #19]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d014      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c2e:	7cfb      	ldrb	r3, [r7, #19]
 8002c30:	74bb      	strb	r3, [r7, #18]
 8002c32:	e011      	b.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c3c:	d10c      	bne.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	3320      	adds	r3, #32
 8002c42:	2102      	movs	r1, #2
 8002c44:	4618      	mov	r0, r3
 8002c46:	f000 f935 	bl	8002eb4 <RCCEx_PLLSAI2_Config>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c4e:	7cfb      	ldrb	r3, [r7, #19]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d001      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c54:	7cfb      	ldrb	r3, [r7, #19]
 8002c56:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00a      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002c64:	4b10      	ldr	r3, [pc, #64]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c6a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c72:	490d      	ldr	r1, [pc, #52]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00b      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c86:	4b08      	ldr	r3, [pc, #32]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c8c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c96:	4904      	ldr	r1, [pc, #16]	; (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002c9e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3718      	adds	r7, #24
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	40021000 	.word	0x40021000

08002cac <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002cb0:	4b05      	ldr	r3, [pc, #20]	; (8002cc8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a04      	ldr	r2, [pc, #16]	; (8002cc8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002cb6:	f043 0304 	orr.w	r3, r3, #4
 8002cba:	6013      	str	r3, [r2, #0]
}
 8002cbc:	bf00      	nop
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	40021000 	.word	0x40021000

08002ccc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002cda:	4b75      	ldr	r3, [pc, #468]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	f003 0303 	and.w	r3, r3, #3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d018      	beq.n	8002d18 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002ce6:	4b72      	ldr	r3, [pc, #456]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f003 0203 	and.w	r2, r3, #3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d10d      	bne.n	8002d12 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
       ||
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d009      	beq.n	8002d12 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002cfe:	4b6c      	ldr	r3, [pc, #432]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	091b      	lsrs	r3, r3, #4
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	1c5a      	adds	r2, r3, #1
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
       ||
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d047      	beq.n	8002da2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	73fb      	strb	r3, [r7, #15]
 8002d16:	e044      	b.n	8002da2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2b03      	cmp	r3, #3
 8002d1e:	d018      	beq.n	8002d52 <RCCEx_PLLSAI1_Config+0x86>
 8002d20:	2b03      	cmp	r3, #3
 8002d22:	d825      	bhi.n	8002d70 <RCCEx_PLLSAI1_Config+0xa4>
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d002      	beq.n	8002d2e <RCCEx_PLLSAI1_Config+0x62>
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d009      	beq.n	8002d40 <RCCEx_PLLSAI1_Config+0x74>
 8002d2c:	e020      	b.n	8002d70 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002d2e:	4b60      	ldr	r3, [pc, #384]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d11d      	bne.n	8002d76 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d3e:	e01a      	b.n	8002d76 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002d40:	4b5b      	ldr	r3, [pc, #364]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d116      	bne.n	8002d7a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d50:	e013      	b.n	8002d7a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002d52:	4b57      	ldr	r3, [pc, #348]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10f      	bne.n	8002d7e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d5e:	4b54      	ldr	r3, [pc, #336]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d109      	bne.n	8002d7e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d6e:	e006      	b.n	8002d7e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	73fb      	strb	r3, [r7, #15]
      break;
 8002d74:	e004      	b.n	8002d80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d76:	bf00      	nop
 8002d78:	e002      	b.n	8002d80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d7a:	bf00      	nop
 8002d7c:	e000      	b.n	8002d80 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d80:	7bfb      	ldrb	r3, [r7, #15]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d10d      	bne.n	8002da2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d86:	4b4a      	ldr	r3, [pc, #296]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6819      	ldr	r1, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	3b01      	subs	r3, #1
 8002d98:	011b      	lsls	r3, r3, #4
 8002d9a:	430b      	orrs	r3, r1
 8002d9c:	4944      	ldr	r1, [pc, #272]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d17d      	bne.n	8002ea4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002da8:	4b41      	ldr	r3, [pc, #260]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a40      	ldr	r2, [pc, #256]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002db2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002db4:	f7fd fbf0 	bl	8000598 <HAL_GetTick>
 8002db8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002dba:	e009      	b.n	8002dd0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002dbc:	f7fd fbec 	bl	8000598 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d902      	bls.n	8002dd0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	73fb      	strb	r3, [r7, #15]
        break;
 8002dce:	e005      	b.n	8002ddc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002dd0:	4b37      	ldr	r3, [pc, #220]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d1ef      	bne.n	8002dbc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ddc:	7bfb      	ldrb	r3, [r7, #15]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d160      	bne.n	8002ea4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d111      	bne.n	8002e0c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002de8:	4b31      	ldr	r3, [pc, #196]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002df0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	6892      	ldr	r2, [r2, #8]
 8002df8:	0211      	lsls	r1, r2, #8
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	68d2      	ldr	r2, [r2, #12]
 8002dfe:	0912      	lsrs	r2, r2, #4
 8002e00:	0452      	lsls	r2, r2, #17
 8002e02:	430a      	orrs	r2, r1
 8002e04:	492a      	ldr	r1, [pc, #168]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	610b      	str	r3, [r1, #16]
 8002e0a:	e027      	b.n	8002e5c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d112      	bne.n	8002e38 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e12:	4b27      	ldr	r3, [pc, #156]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002e1a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6892      	ldr	r2, [r2, #8]
 8002e22:	0211      	lsls	r1, r2, #8
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	6912      	ldr	r2, [r2, #16]
 8002e28:	0852      	lsrs	r2, r2, #1
 8002e2a:	3a01      	subs	r2, #1
 8002e2c:	0552      	lsls	r2, r2, #21
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	491f      	ldr	r1, [pc, #124]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	610b      	str	r3, [r1, #16]
 8002e36:	e011      	b.n	8002e5c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e38:	4b1d      	ldr	r3, [pc, #116]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002e40:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	6892      	ldr	r2, [r2, #8]
 8002e48:	0211      	lsls	r1, r2, #8
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	6952      	ldr	r2, [r2, #20]
 8002e4e:	0852      	lsrs	r2, r2, #1
 8002e50:	3a01      	subs	r2, #1
 8002e52:	0652      	lsls	r2, r2, #25
 8002e54:	430a      	orrs	r2, r1
 8002e56:	4916      	ldr	r1, [pc, #88]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e5c:	4b14      	ldr	r3, [pc, #80]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a13      	ldr	r2, [pc, #76]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e62:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e66:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e68:	f7fd fb96 	bl	8000598 <HAL_GetTick>
 8002e6c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e6e:	e009      	b.n	8002e84 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e70:	f7fd fb92 	bl	8000598 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d902      	bls.n	8002e84 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	73fb      	strb	r3, [r7, #15]
          break;
 8002e82:	e005      	b.n	8002e90 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e84:	4b0a      	ldr	r3, [pc, #40]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0ef      	beq.n	8002e70 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d106      	bne.n	8002ea4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002e96:	4b06      	ldr	r3, [pc, #24]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e98:	691a      	ldr	r2, [r3, #16]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	4904      	ldr	r1, [pc, #16]	; (8002eb0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40021000 	.word	0x40021000

08002eb4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ec2:	4b6a      	ldr	r3, [pc, #424]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d018      	beq.n	8002f00 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002ece:	4b67      	ldr	r3, [pc, #412]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f003 0203 	and.w	r2, r3, #3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d10d      	bne.n	8002efa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
       ||
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d009      	beq.n	8002efa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002ee6:	4b61      	ldr	r3, [pc, #388]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	091b      	lsrs	r3, r3, #4
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
       ||
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d047      	beq.n	8002f8a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	73fb      	strb	r3, [r7, #15]
 8002efe:	e044      	b.n	8002f8a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b03      	cmp	r3, #3
 8002f06:	d018      	beq.n	8002f3a <RCCEx_PLLSAI2_Config+0x86>
 8002f08:	2b03      	cmp	r3, #3
 8002f0a:	d825      	bhi.n	8002f58 <RCCEx_PLLSAI2_Config+0xa4>
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d002      	beq.n	8002f16 <RCCEx_PLLSAI2_Config+0x62>
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d009      	beq.n	8002f28 <RCCEx_PLLSAI2_Config+0x74>
 8002f14:	e020      	b.n	8002f58 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f16:	4b55      	ldr	r3, [pc, #340]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0302 	and.w	r3, r3, #2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d11d      	bne.n	8002f5e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f26:	e01a      	b.n	8002f5e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f28:	4b50      	ldr	r3, [pc, #320]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d116      	bne.n	8002f62 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f38:	e013      	b.n	8002f62 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f3a:	4b4c      	ldr	r3, [pc, #304]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10f      	bne.n	8002f66 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f46:	4b49      	ldr	r3, [pc, #292]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d109      	bne.n	8002f66 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f56:	e006      	b.n	8002f66 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f5c:	e004      	b.n	8002f68 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f5e:	bf00      	nop
 8002f60:	e002      	b.n	8002f68 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f62:	bf00      	nop
 8002f64:	e000      	b.n	8002f68 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f66:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f68:	7bfb      	ldrb	r3, [r7, #15]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10d      	bne.n	8002f8a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f6e:	4b3f      	ldr	r3, [pc, #252]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6819      	ldr	r1, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	011b      	lsls	r3, r3, #4
 8002f82:	430b      	orrs	r3, r1
 8002f84:	4939      	ldr	r1, [pc, #228]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d167      	bne.n	8003060 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f90:	4b36      	ldr	r3, [pc, #216]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a35      	ldr	r2, [pc, #212]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f9c:	f7fd fafc 	bl	8000598 <HAL_GetTick>
 8002fa0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002fa2:	e009      	b.n	8002fb8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002fa4:	f7fd faf8 	bl	8000598 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d902      	bls.n	8002fb8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	73fb      	strb	r3, [r7, #15]
        break;
 8002fb6:	e005      	b.n	8002fc4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002fb8:	4b2c      	ldr	r3, [pc, #176]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d1ef      	bne.n	8002fa4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002fc4:	7bfb      	ldrb	r3, [r7, #15]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d14a      	bne.n	8003060 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d111      	bne.n	8002ff4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fd0:	4b26      	ldr	r3, [pc, #152]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fd2:	695b      	ldr	r3, [r3, #20]
 8002fd4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6892      	ldr	r2, [r2, #8]
 8002fe0:	0211      	lsls	r1, r2, #8
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	68d2      	ldr	r2, [r2, #12]
 8002fe6:	0912      	lsrs	r2, r2, #4
 8002fe8:	0452      	lsls	r2, r2, #17
 8002fea:	430a      	orrs	r2, r1
 8002fec:	491f      	ldr	r1, [pc, #124]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	614b      	str	r3, [r1, #20]
 8002ff2:	e011      	b.n	8003018 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ff4:	4b1d      	ldr	r3, [pc, #116]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ff6:	695b      	ldr	r3, [r3, #20]
 8002ff8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002ffc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6892      	ldr	r2, [r2, #8]
 8003004:	0211      	lsls	r1, r2, #8
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6912      	ldr	r2, [r2, #16]
 800300a:	0852      	lsrs	r2, r2, #1
 800300c:	3a01      	subs	r2, #1
 800300e:	0652      	lsls	r2, r2, #25
 8003010:	430a      	orrs	r2, r1
 8003012:	4916      	ldr	r1, [pc, #88]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003014:	4313      	orrs	r3, r2
 8003016:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003018:	4b14      	ldr	r3, [pc, #80]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a13      	ldr	r2, [pc, #76]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 800301e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003022:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003024:	f7fd fab8 	bl	8000598 <HAL_GetTick>
 8003028:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800302a:	e009      	b.n	8003040 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800302c:	f7fd fab4 	bl	8000598 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b02      	cmp	r3, #2
 8003038:	d902      	bls.n	8003040 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	73fb      	strb	r3, [r7, #15]
          break;
 800303e:	e005      	b.n	800304c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003040:	4b0a      	ldr	r3, [pc, #40]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d0ef      	beq.n	800302c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800304c:	7bfb      	ldrb	r3, [r7, #15]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d106      	bne.n	8003060 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003052:	4b06      	ldr	r3, [pc, #24]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003054:	695a      	ldr	r2, [r3, #20]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	4904      	ldr	r1, [pc, #16]	; (800306c <RCCEx_PLLSAI2_Config+0x1b8>)
 800305c:	4313      	orrs	r3, r2
 800305e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003060:	7bfb      	ldrb	r3, [r7, #15]
}
 8003062:	4618      	mov	r0, r3
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}
 800306a:	bf00      	nop
 800306c:	40021000 	.word	0x40021000

08003070 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d06c      	beq.n	800315c <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003088:	b2db      	uxtb	r3, r3
 800308a:	2b00      	cmp	r3, #0
 800308c:	d106      	bne.n	800309c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f002 fdde 	bl	8005c58 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2202      	movs	r2, #2
 80030a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	22ca      	movs	r2, #202	; 0xca
 80030aa:	625a      	str	r2, [r3, #36]	; 0x24
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2253      	movs	r2, #83	; 0x53
 80030b2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 fa49 	bl	800354c <RTC_EnterInitMode>
 80030ba:	4603      	mov	r3, r0
 80030bc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80030be:	7bfb      	ldrb	r3, [r7, #15]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d14b      	bne.n	800315c <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	6812      	ldr	r2, [r2, #0]
 80030ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80030d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030d6:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6899      	ldr	r1, [r3, #8]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	431a      	orrs	r2, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	430a      	orrs	r2, r1
 80030f4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	68d2      	ldr	r2, [r2, #12]
 80030fe:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6919      	ldr	r1, [r3, #16]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	041a      	lsls	r2, r3, #16
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	430a      	orrs	r2, r1
 8003112:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f000 fa4d 	bl	80035b4 <RTC_ExitInitMode>
 800311a:	4603      	mov	r3, r0
 800311c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800311e:	7bfb      	ldrb	r3, [r7, #15]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d11b      	bne.n	800315c <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0203 	bic.w	r2, r2, #3
 8003132:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	69da      	ldr	r2, [r3, #28]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	431a      	orrs	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	430a      	orrs	r2, r1
 800314a:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	22ff      	movs	r2, #255	; 0xff
 8003152:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800315c:	7bfb      	ldrb	r3, [r7, #15]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003166:	b590      	push	{r4, r7, lr}
 8003168:	b087      	sub	sp, #28
 800316a:	af00      	add	r7, sp, #0
 800316c:	60f8      	str	r0, [r7, #12]
 800316e:	60b9      	str	r1, [r7, #8]
 8003170:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003178:	2b01      	cmp	r3, #1
 800317a:	d101      	bne.n	8003180 <HAL_RTC_SetTime+0x1a>
 800317c:	2302      	movs	r3, #2
 800317e:	e08b      	b.n	8003298 <HAL_RTC_SetTime+0x132>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2202      	movs	r2, #2
 800318c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	22ca      	movs	r2, #202	; 0xca
 8003196:	625a      	str	r2, [r3, #36]	; 0x24
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2253      	movs	r2, #83	; 0x53
 800319e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f000 f9d3 	bl	800354c <RTC_EnterInitMode>
 80031a6:	4603      	mov	r3, r0
 80031a8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80031aa:	7cfb      	ldrb	r3, [r7, #19]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d163      	bne.n	8003278 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d126      	bne.n	8003204 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d102      	bne.n	80031ca <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	2200      	movs	r2, #0
 80031c8:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f000 fa2e 	bl	8003630 <RTC_ByteToBcd2>
 80031d4:	4603      	mov	r3, r0
 80031d6:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	785b      	ldrb	r3, [r3, #1]
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 fa27 	bl	8003630 <RTC_ByteToBcd2>
 80031e2:	4603      	mov	r3, r0
 80031e4:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80031e6:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	789b      	ldrb	r3, [r3, #2]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f000 fa1f 	bl	8003630 <RTC_ByteToBcd2>
 80031f2:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80031f4:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	78db      	ldrb	r3, [r3, #3]
 80031fc:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80031fe:	4313      	orrs	r3, r2
 8003200:	617b      	str	r3, [r7, #20]
 8003202:	e018      	b.n	8003236 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800320e:	2b00      	cmp	r3, #0
 8003210:	d102      	bne.n	8003218 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2200      	movs	r2, #0
 8003216:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	785b      	ldrb	r3, [r3, #1]
 8003222:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003224:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800322a:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	78db      	ldrb	r3, [r3, #3]
 8003230:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003232:	4313      	orrs	r3, r2
 8003234:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003240:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003244:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003254:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6899      	ldr	r1, [r3, #8]
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	691b      	ldr	r3, [r3, #16]
 8003264:	431a      	orrs	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f000 f9a0 	bl	80035b4 <RTC_ExitInitMode>
 8003274:	4603      	mov	r3, r0
 8003276:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	22ff      	movs	r2, #255	; 0xff
 800327e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003280:	7cfb      	ldrb	r3, [r7, #19]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d103      	bne.n	800328e <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003296:	7cfb      	ldrb	r3, [r7, #19]
}
 8003298:	4618      	mov	r0, r3
 800329a:	371c      	adds	r7, #28
 800329c:	46bd      	mov	sp, r7
 800329e:	bd90      	pop	{r4, r7, pc}

080032a0 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80032ce:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80032d2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	0c1b      	lsrs	r3, r3, #16
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80032de:	b2da      	uxtb	r2, r3
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	0a1b      	lsrs	r3, r3, #8
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032ee:	b2da      	uxtb	r2, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032fc:	b2da      	uxtb	r2, r3
 80032fe:	68bb      	ldr	r3, [r7, #8]
 8003300:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	0d9b      	lsrs	r3, r3, #22
 8003306:	b2db      	uxtb	r3, r3
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	b2da      	uxtb	r2, r3
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d11a      	bne.n	800334e <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	4618      	mov	r0, r3
 800331e:	f000 f9a7 	bl	8003670 <RTC_Bcd2ToByte>
 8003322:	4603      	mov	r3, r0
 8003324:	461a      	mov	r2, r3
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	785b      	ldrb	r3, [r3, #1]
 800332e:	4618      	mov	r0, r3
 8003330:	f000 f99e 	bl	8003670 <RTC_Bcd2ToByte>
 8003334:	4603      	mov	r3, r0
 8003336:	461a      	mov	r2, r3
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	789b      	ldrb	r3, [r3, #2]
 8003340:	4618      	mov	r0, r3
 8003342:	f000 f995 	bl	8003670 <RTC_Bcd2ToByte>
 8003346:	4603      	mov	r3, r0
 8003348:	461a      	mov	r2, r3
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	3718      	adds	r7, #24
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003358:	b590      	push	{r4, r7, lr}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 3020 	ldrb.w	r3, [r3, #32]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d101      	bne.n	8003372 <HAL_RTC_SetDate+0x1a>
 800336e:	2302      	movs	r3, #2
 8003370:	e075      	b.n	800345e <HAL_RTC_SetDate+0x106>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2202      	movs	r2, #2
 800337e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d10e      	bne.n	80033a6 <HAL_RTC_SetDate+0x4e>
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	785b      	ldrb	r3, [r3, #1]
 800338c:	f003 0310 	and.w	r3, r3, #16
 8003390:	2b00      	cmp	r3, #0
 8003392:	d008      	beq.n	80033a6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	785b      	ldrb	r3, [r3, #1]
 8003398:	f023 0310 	bic.w	r3, r3, #16
 800339c:	b2db      	uxtb	r3, r3
 800339e:	330a      	adds	r3, #10
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d11c      	bne.n	80033e6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	78db      	ldrb	r3, [r3, #3]
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 f93d 	bl	8003630 <RTC_ByteToBcd2>
 80033b6:	4603      	mov	r3, r0
 80033b8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	785b      	ldrb	r3, [r3, #1]
 80033be:	4618      	mov	r0, r3
 80033c0:	f000 f936 	bl	8003630 <RTC_ByteToBcd2>
 80033c4:	4603      	mov	r3, r0
 80033c6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80033c8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	789b      	ldrb	r3, [r3, #2]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f000 f92e 	bl	8003630 <RTC_ByteToBcd2>
 80033d4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80033d6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80033e0:	4313      	orrs	r3, r2
 80033e2:	617b      	str	r3, [r7, #20]
 80033e4:	e00e      	b.n	8003404 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	78db      	ldrb	r3, [r3, #3]
 80033ea:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	785b      	ldrb	r3, [r3, #1]
 80033f0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80033f2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80033f4:	68ba      	ldr	r2, [r7, #8]
 80033f6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80033f8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003400:	4313      	orrs	r3, r2
 8003402:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	22ca      	movs	r2, #202	; 0xca
 800340a:	625a      	str	r2, [r3, #36]	; 0x24
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2253      	movs	r2, #83	; 0x53
 8003412:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	f000 f899 	bl	800354c <RTC_EnterInitMode>
 800341a:	4603      	mov	r3, r0
 800341c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800341e:	7cfb      	ldrb	r3, [r7, #19]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d10c      	bne.n	800343e <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800342e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003432:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003434:	68f8      	ldr	r0, [r7, #12]
 8003436:	f000 f8bd 	bl	80035b4 <RTC_ExitInitMode>
 800343a:	4603      	mov	r3, r0
 800343c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	22ff      	movs	r2, #255	; 0xff
 8003444:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8003446:	7cfb      	ldrb	r3, [r7, #19]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d103      	bne.n	8003454 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800345c:	7cfb      	ldrb	r3, [r7, #19]
}
 800345e:	4618      	mov	r0, r3
 8003460:	371c      	adds	r7, #28
 8003462:	46bd      	mov	sp, r7
 8003464:	bd90      	pop	{r4, r7, pc}

08003466 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b086      	sub	sp, #24
 800346a:	af00      	add	r7, sp, #0
 800346c:	60f8      	str	r0, [r7, #12]
 800346e:	60b9      	str	r1, [r7, #8]
 8003470:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800347c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003480:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	0c1b      	lsrs	r3, r3, #16
 8003486:	b2da      	uxtb	r2, r3
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	0a1b      	lsrs	r3, r3, #8
 8003490:	b2db      	uxtb	r3, r3
 8003492:	f003 031f 	and.w	r3, r3, #31
 8003496:	b2da      	uxtb	r2, r3
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034a4:	b2da      	uxtb	r2, r3
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	0b5b      	lsrs	r3, r3, #13
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	f003 0307 	and.w	r3, r3, #7
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d11a      	bne.n	80034f6 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	78db      	ldrb	r3, [r3, #3]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 f8d3 	bl	8003670 <RTC_Bcd2ToByte>
 80034ca:	4603      	mov	r3, r0
 80034cc:	461a      	mov	r2, r3
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	785b      	ldrb	r3, [r3, #1]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 f8ca 	bl	8003670 <RTC_Bcd2ToByte>
 80034dc:	4603      	mov	r3, r0
 80034de:	461a      	mov	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	789b      	ldrb	r3, [r3, #2]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f000 f8c1 	bl	8003670 <RTC_Bcd2ToByte>
 80034ee:	4603      	mov	r3, r0
 80034f0:	461a      	mov	r2, r3
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3718      	adds	r7, #24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68da      	ldr	r2, [r3, #12]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003516:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8003518:	f7fd f83e 	bl	8000598 <HAL_GetTick>
 800351c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800351e:	e009      	b.n	8003534 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003520:	f7fd f83a 	bl	8000598 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800352e:	d901      	bls.n	8003534 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e007      	b.n	8003544 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	f003 0320 	and.w	r3, r3, #32
 800353e:	2b00      	cmp	r3, #0
 8003540:	d0ee      	beq.n	8003520 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8003542:	2300      	movs	r3, #0
}
 8003544:	4618      	mov	r0, r3
 8003546:	3710      	adds	r7, #16
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003554:	2300      	movs	r3, #0
 8003556:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003562:	2b00      	cmp	r3, #0
 8003564:	d120      	bne.n	80035a8 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f04f 32ff 	mov.w	r2, #4294967295
 800356e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003570:	f7fd f812 	bl	8000598 <HAL_GetTick>
 8003574:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003576:	e00d      	b.n	8003594 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003578:	f7fd f80e 	bl	8000598 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003586:	d905      	bls.n	8003594 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2203      	movs	r2, #3
 8003590:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d102      	bne.n	80035a8 <RTC_EnterInitMode+0x5c>
 80035a2:	7bfb      	ldrb	r3, [r7, #15]
 80035a4:	2b03      	cmp	r3, #3
 80035a6:	d1e7      	bne.n	8003578 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80035a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
	...

080035b4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035bc:	2300      	movs	r3, #0
 80035be:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80035c0:	4b1a      	ldr	r3, [pc, #104]	; (800362c <RTC_ExitInitMode+0x78>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	4a19      	ldr	r2, [pc, #100]	; (800362c <RTC_ExitInitMode+0x78>)
 80035c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035ca:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80035cc:	4b17      	ldr	r3, [pc, #92]	; (800362c <RTC_ExitInitMode+0x78>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10c      	bne.n	80035f2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80035d8:	6878      	ldr	r0, [r7, #4]
 80035da:	f7ff ff91 	bl	8003500 <HAL_RTC_WaitForSynchro>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d01e      	beq.n	8003622 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2203      	movs	r2, #3
 80035e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	73fb      	strb	r3, [r7, #15]
 80035f0:	e017      	b.n	8003622 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80035f2:	4b0e      	ldr	r3, [pc, #56]	; (800362c <RTC_ExitInitMode+0x78>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	4a0d      	ldr	r2, [pc, #52]	; (800362c <RTC_ExitInitMode+0x78>)
 80035f8:	f023 0320 	bic.w	r3, r3, #32
 80035fc:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f7ff ff7e 	bl	8003500 <HAL_RTC_WaitForSynchro>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d005      	beq.n	8003616 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2203      	movs	r2, #3
 800360e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003616:	4b05      	ldr	r3, [pc, #20]	; (800362c <RTC_ExitInitMode+0x78>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	4a04      	ldr	r2, [pc, #16]	; (800362c <RTC_ExitInitMode+0x78>)
 800361c:	f043 0320 	orr.w	r3, r3, #32
 8003620:	6093      	str	r3, [r2, #8]
  }

  return status;
 8003622:	7bfb      	ldrb	r3, [r7, #15]
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40002800 	.word	0x40002800

08003630 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800363e:	79fb      	ldrb	r3, [r7, #7]
 8003640:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8003642:	e005      	b.n	8003650 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	3301      	adds	r3, #1
 8003648:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800364a:	7afb      	ldrb	r3, [r7, #11]
 800364c:	3b0a      	subs	r3, #10
 800364e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8003650:	7afb      	ldrb	r3, [r7, #11]
 8003652:	2b09      	cmp	r3, #9
 8003654:	d8f6      	bhi.n	8003644 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	b2db      	uxtb	r3, r3
 800365a:	011b      	lsls	r3, r3, #4
 800365c:	b2da      	uxtb	r2, r3
 800365e:	7afb      	ldrb	r3, [r7, #11]
 8003660:	4313      	orrs	r3, r2
 8003662:	b2db      	uxtb	r3, r3
}
 8003664:	4618      	mov	r0, r3
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800367a:	79fb      	ldrb	r3, [r7, #7]
 800367c:	091b      	lsrs	r3, r3, #4
 800367e:	b2db      	uxtb	r3, r3
 8003680:	461a      	mov	r2, r3
 8003682:	0092      	lsls	r2, r2, #2
 8003684:	4413      	add	r3, r2
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800368a:	79fb      	ldrb	r3, [r7, #7]
 800368c:	f003 030f 	and.w	r3, r3, #15
 8003690:	b2da      	uxtb	r2, r3
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	4413      	add	r3, r2
 8003696:	b2db      	uxtb	r3, r3
}
 8003698:	4618      	mov	r0, r3
 800369a:	3714      	adds	r7, #20
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e07c      	b.n	80037b0 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d106      	bne.n	80036d6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f002 fadd 	bl	8005c90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2202      	movs	r2, #2
 80036da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036ec:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80036f6:	d902      	bls.n	80036fe <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036f8:	2300      	movs	r3, #0
 80036fa:	60fb      	str	r3, [r7, #12]
 80036fc:	e002      	b.n	8003704 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80036fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003702:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800370c:	d007      	beq.n	800371e <HAL_SPI_Init+0x7a>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003716:	d002      	beq.n	800371e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10b      	bne.n	800373e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800372e:	d903      	bls.n	8003738 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	631a      	str	r2, [r3, #48]	; 0x30
 8003736:	e002      	b.n	800373e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	431a      	orrs	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	431a      	orrs	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	699b      	ldr	r3, [r3, #24]
 8003758:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800375c:	431a      	orrs	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	431a      	orrs	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a1b      	ldr	r3, [r3, #32]
 8003768:	ea42 0103 	orr.w	r1, r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	430a      	orrs	r2, r1
 8003776:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	0c1b      	lsrs	r3, r3, #16
 800377e:	f003 0204 	and.w	r2, r3, #4
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003786:	431a      	orrs	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800378c:	431a      	orrs	r2, r3
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	ea42 0103 	orr.w	r1, r2, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	430a      	orrs	r2, r1
 800379e:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3710      	adds	r7, #16
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e01a      	b.n	8003800 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2202      	movs	r2, #2
 80037ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037e0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f002 fae8 	bl	8005db8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3708      	adds	r7, #8
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b088      	sub	sp, #32
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	603b      	str	r3, [r7, #0]
 8003814:	4613      	mov	r3, r2
 8003816:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003818:	2300      	movs	r3, #0
 800381a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003822:	2b01      	cmp	r3, #1
 8003824:	d101      	bne.n	800382a <HAL_SPI_Transmit+0x22>
 8003826:	2302      	movs	r3, #2
 8003828:	e150      	b.n	8003acc <HAL_SPI_Transmit+0x2c4>
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003832:	f7fc feb1 	bl	8000598 <HAL_GetTick>
 8003836:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003838:	88fb      	ldrh	r3, [r7, #6]
 800383a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b01      	cmp	r3, #1
 8003846:	d002      	beq.n	800384e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003848:	2302      	movs	r3, #2
 800384a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800384c:	e135      	b.n	8003aba <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d002      	beq.n	800385a <HAL_SPI_Transmit+0x52>
 8003854:	88fb      	ldrh	r3, [r7, #6]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d102      	bne.n	8003860 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800385e:	e12c      	b.n	8003aba <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2203      	movs	r2, #3
 8003864:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2200      	movs	r2, #0
 800386c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	68ba      	ldr	r2, [r7, #8]
 8003872:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	88fa      	ldrh	r2, [r7, #6]
 8003878:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	88fa      	ldrh	r2, [r7, #6]
 800387e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038aa:	d107      	bne.n	80038bc <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038ba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038c6:	2b40      	cmp	r3, #64	; 0x40
 80038c8:	d007      	beq.n	80038da <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80038e2:	d94b      	bls.n	800397c <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d002      	beq.n	80038f2 <HAL_SPI_Transmit+0xea>
 80038ec:	8afb      	ldrh	r3, [r7, #22]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d13e      	bne.n	8003970 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f6:	881a      	ldrh	r2, [r3, #0]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003902:	1c9a      	adds	r2, r3, #2
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800390c:	b29b      	uxth	r3, r3
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003916:	e02b      	b.n	8003970 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f003 0302 	and.w	r3, r3, #2
 8003922:	2b02      	cmp	r3, #2
 8003924:	d112      	bne.n	800394c <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800392a:	881a      	ldrh	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003936:	1c9a      	adds	r2, r3, #2
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003940:	b29b      	uxth	r3, r3
 8003942:	3b01      	subs	r3, #1
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	87da      	strh	r2, [r3, #62]	; 0x3e
 800394a:	e011      	b.n	8003970 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800394c:	f7fc fe24 	bl	8000598 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	683a      	ldr	r2, [r7, #0]
 8003958:	429a      	cmp	r2, r3
 800395a:	d803      	bhi.n	8003964 <HAL_SPI_Transmit+0x15c>
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003962:	d102      	bne.n	800396a <HAL_SPI_Transmit+0x162>
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d102      	bne.n	8003970 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800396e:	e0a4      	b.n	8003aba <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003974:	b29b      	uxth	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1ce      	bne.n	8003918 <HAL_SPI_Transmit+0x110>
 800397a:	e07c      	b.n	8003a76 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d002      	beq.n	800398a <HAL_SPI_Transmit+0x182>
 8003984:	8afb      	ldrh	r3, [r7, #22]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d170      	bne.n	8003a6c <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800398e:	b29b      	uxth	r3, r3
 8003990:	2b01      	cmp	r3, #1
 8003992:	d912      	bls.n	80039ba <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003998:	881a      	ldrh	r2, [r3, #0]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a4:	1c9a      	adds	r2, r3, #2
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	3b02      	subs	r3, #2
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80039b8:	e058      	b.n	8003a6c <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	330c      	adds	r3, #12
 80039c4:	7812      	ldrb	r2, [r2, #0]
 80039c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039cc:	1c5a      	adds	r2, r3, #1
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29a      	uxth	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80039e0:	e044      	b.n	8003a6c <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d12b      	bne.n	8003a48 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d912      	bls.n	8003a20 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fe:	881a      	ldrh	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a0a:	1c9a      	adds	r2, r3, #2
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	3b02      	subs	r3, #2
 8003a18:	b29a      	uxth	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a1e:	e025      	b.n	8003a6c <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	330c      	adds	r3, #12
 8003a2a:	7812      	ldrb	r2, [r2, #0]
 8003a2c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a32:	1c5a      	adds	r2, r3, #1
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	b29a      	uxth	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003a46:	e011      	b.n	8003a6c <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a48:	f7fc fda6 	bl	8000598 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d803      	bhi.n	8003a60 <HAL_SPI_Transmit+0x258>
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a5e:	d102      	bne.n	8003a66 <HAL_SPI_Transmit+0x25e>
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d102      	bne.n	8003a6c <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003a6a:	e026      	b.n	8003aba <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1b5      	bne.n	80039e2 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	6839      	ldr	r1, [r7, #0]
 8003a7a:	68f8      	ldr	r0, [r7, #12]
 8003a7c:	f000 fc94 	bl	80043a8 <SPI_EndRxTxTransaction>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d002      	beq.n	8003a8c <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2220      	movs	r2, #32
 8003a8a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10a      	bne.n	8003aaa <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	613b      	str	r3, [r7, #16]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	613b      	str	r3, [r7, #16]
 8003aa8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	77fb      	strb	r3, [r7, #31]
 8003ab6:	e000      	b.n	8003aba <HAL_SPI_Transmit+0x2b2>
  }

error:
 8003ab8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003aca:	7ffb      	ldrb	r3, [r7, #31]
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	3720      	adds	r7, #32
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b088      	sub	sp, #32
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	603b      	str	r3, [r7, #0]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003af0:	d112      	bne.n	8003b18 <HAL_SPI_Receive+0x44>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d10e      	bne.n	8003b18 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2204      	movs	r2, #4
 8003afe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003b02:	88fa      	ldrh	r2, [r7, #6]
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	4613      	mov	r3, r2
 8003b0a:	68ba      	ldr	r2, [r7, #8]
 8003b0c:	68b9      	ldr	r1, [r7, #8]
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 f908 	bl	8003d24 <HAL_SPI_TransmitReceive>
 8003b14:	4603      	mov	r3, r0
 8003b16:	e101      	b.n	8003d1c <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d101      	bne.n	8003b26 <HAL_SPI_Receive+0x52>
 8003b22:	2302      	movs	r3, #2
 8003b24:	e0fa      	b.n	8003d1c <HAL_SPI_Receive+0x248>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b2e:	f7fc fd33 	bl	8000598 <HAL_GetTick>
 8003b32:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d002      	beq.n	8003b46 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003b40:	2302      	movs	r3, #2
 8003b42:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b44:	e0e1      	b.n	8003d0a <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d002      	beq.n	8003b52 <HAL_SPI_Receive+0x7e>
 8003b4c:	88fb      	ldrh	r3, [r7, #6]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d102      	bne.n	8003b58 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003b56:	e0d8      	b.n	8003d0a <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2204      	movs	r2, #4
 8003b5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2200      	movs	r2, #0
 8003b64:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	68ba      	ldr	r2, [r7, #8]
 8003b6a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	88fa      	ldrh	r2, [r7, #6]
 8003b70:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	88fa      	ldrh	r2, [r7, #6]
 8003b78:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2200      	movs	r2, #0
 8003b86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2200      	movs	r2, #0
 8003b92:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2200      	movs	r2, #0
 8003b98:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ba2:	d908      	bls.n	8003bb6 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003bb2:	605a      	str	r2, [r3, #4]
 8003bb4:	e007      	b.n	8003bc6 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003bc4:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bce:	d107      	bne.n	8003be0 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003bde:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bea:	2b40      	cmp	r3, #64	; 0x40
 8003bec:	d007      	beq.n	8003bfe <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bfc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c06:	d867      	bhi.n	8003cd8 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003c08:	e030      	b.n	8003c6c <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d117      	bne.n	8003c48 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f103 020c 	add.w	r2, r3, #12
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c24:	7812      	ldrb	r2, [r2, #0]
 8003c26:	b2d2      	uxtb	r2, r2
 8003c28:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	1c5a      	adds	r2, r3, #1
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003c46:	e011      	b.n	8003c6c <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c48:	f7fc fca6 	bl	8000598 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d803      	bhi.n	8003c60 <HAL_SPI_Receive+0x18c>
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c5e:	d102      	bne.n	8003c66 <HAL_SPI_Receive+0x192>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d102      	bne.n	8003c6c <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003c6a:	e04e      	b.n	8003d0a <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1c8      	bne.n	8003c0a <HAL_SPI_Receive+0x136>
 8003c78:	e034      	b.n	8003ce4 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d115      	bne.n	8003cb4 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	68da      	ldr	r2, [r3, #12]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	b292      	uxth	r2, r2
 8003c94:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	1c9a      	adds	r2, r3, #2
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003cb2:	e011      	b.n	8003cd8 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cb4:	f7fc fc70 	bl	8000598 <HAL_GetTick>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	683a      	ldr	r2, [r7, #0]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d803      	bhi.n	8003ccc <HAL_SPI_Receive+0x1f8>
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cca:	d102      	bne.n	8003cd2 <HAL_SPI_Receive+0x1fe>
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d102      	bne.n	8003cd8 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003cd6:	e018      	b.n	8003d0a <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d1ca      	bne.n	8003c7a <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	6839      	ldr	r1, [r7, #0]
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 fb05 	bl	80042f8 <SPI_EndRxTransaction>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d002      	beq.n	8003d08 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	75fb      	strb	r3, [r7, #23]
 8003d06:	e000      	b.n	8003d0a <HAL_SPI_Receive+0x236>
  }

error :
 8003d08:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3718      	adds	r7, #24
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b08a      	sub	sp, #40	; 0x28
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
 8003d30:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003d32:	2301      	movs	r3, #1
 8003d34:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003d36:	2300      	movs	r3, #0
 8003d38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d101      	bne.n	8003d4a <HAL_SPI_TransmitReceive+0x26>
 8003d46:	2302      	movs	r3, #2
 8003d48:	e1fb      	b.n	8004142 <HAL_SPI_TransmitReceive+0x41e>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d52:	f7fc fc21 	bl	8000598 <HAL_GetTick>
 8003d56:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d5e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003d66:	887b      	ldrh	r3, [r7, #2]
 8003d68:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003d6a:	887b      	ldrh	r3, [r7, #2]
 8003d6c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003d6e:	7efb      	ldrb	r3, [r7, #27]
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d00e      	beq.n	8003d92 <HAL_SPI_TransmitReceive+0x6e>
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d7a:	d106      	bne.n	8003d8a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d102      	bne.n	8003d8a <HAL_SPI_TransmitReceive+0x66>
 8003d84:	7efb      	ldrb	r3, [r7, #27]
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	d003      	beq.n	8003d92 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003d90:	e1cd      	b.n	800412e <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d005      	beq.n	8003da4 <HAL_SPI_TransmitReceive+0x80>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <HAL_SPI_TransmitReceive+0x80>
 8003d9e:	887b      	ldrh	r3, [r7, #2]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d103      	bne.n	8003dac <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003daa:	e1c0      	b.n	800412e <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d003      	beq.n	8003dc0 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2205      	movs	r2, #5
 8003dbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	887a      	ldrh	r2, [r7, #2]
 8003dd0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	887a      	ldrh	r2, [r7, #2]
 8003dd8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	68ba      	ldr	r2, [r7, #8]
 8003de0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	887a      	ldrh	r2, [r7, #2]
 8003de6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	887a      	ldrh	r2, [r7, #2]
 8003dec:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e02:	d802      	bhi.n	8003e0a <HAL_SPI_TransmitReceive+0xe6>
 8003e04:	8a3b      	ldrh	r3, [r7, #16]
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d908      	bls.n	8003e1c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685a      	ldr	r2, [r3, #4]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e18:	605a      	str	r2, [r3, #4]
 8003e1a:	e007      	b.n	8003e2c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e2a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e36:	2b40      	cmp	r3, #64	; 0x40
 8003e38:	d007      	beq.n	8003e4a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e52:	d97c      	bls.n	8003f4e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d002      	beq.n	8003e62 <HAL_SPI_TransmitReceive+0x13e>
 8003e5c:	8a7b      	ldrh	r3, [r7, #18]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d169      	bne.n	8003f36 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e66:	881a      	ldrh	r2, [r3, #0]
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e72:	1c9a      	adds	r2, r3, #2
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e7c:	b29b      	uxth	r3, r3
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e86:	e056      	b.n	8003f36 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d11b      	bne.n	8003ece <HAL_SPI_TransmitReceive+0x1aa>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d016      	beq.n	8003ece <HAL_SPI_TransmitReceive+0x1aa>
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d113      	bne.n	8003ece <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eaa:	881a      	ldrh	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb6:	1c9a      	adds	r2, r3, #2
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	b29a      	uxth	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d11c      	bne.n	8003f16 <HAL_SPI_TransmitReceive+0x1f2>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d016      	beq.n	8003f16 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68da      	ldr	r2, [r3, #12]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef2:	b292      	uxth	r2, r2
 8003ef4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efa:	1c9a      	adds	r2, r3, #2
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f12:	2301      	movs	r3, #1
 8003f14:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003f16:	f7fc fb3f 	bl	8000598 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d807      	bhi.n	8003f36 <HAL_SPI_TransmitReceive+0x212>
 8003f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f2c:	d003      	beq.n	8003f36 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003f34:	e0fb      	b.n	800412e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1a3      	bne.n	8003e88 <HAL_SPI_TransmitReceive+0x164>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d19d      	bne.n	8003e88 <HAL_SPI_TransmitReceive+0x164>
 8003f4c:	e0df      	b.n	800410e <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <HAL_SPI_TransmitReceive+0x23a>
 8003f56:	8a7b      	ldrh	r3, [r7, #18]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	f040 80cb 	bne.w	80040f4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d912      	bls.n	8003f8e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f6c:	881a      	ldrh	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f78:	1c9a      	adds	r2, r3, #2
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	3b02      	subs	r3, #2
 8003f86:	b29a      	uxth	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f8c:	e0b2      	b.n	80040f4 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	330c      	adds	r3, #12
 8003f98:	7812      	ldrb	r2, [r2, #0]
 8003f9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fa0:	1c5a      	adds	r2, r3, #1
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	3b01      	subs	r3, #1
 8003fae:	b29a      	uxth	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fb4:	e09e      	b.n	80040f4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f003 0302 	and.w	r3, r3, #2
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d134      	bne.n	800402e <HAL_SPI_TransmitReceive+0x30a>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d02f      	beq.n	800402e <HAL_SPI_TransmitReceive+0x30a>
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d12c      	bne.n	800402e <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d912      	bls.n	8004004 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fe2:	881a      	ldrh	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fee:	1c9a      	adds	r2, r3, #2
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	3b02      	subs	r3, #2
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004002:	e012      	b.n	800402a <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	330c      	adds	r3, #12
 800400e:	7812      	ldrb	r2, [r2, #0]
 8004010:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004016:	1c5a      	adds	r2, r3, #1
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004020:	b29b      	uxth	r3, r3
 8004022:	3b01      	subs	r3, #1
 8004024:	b29a      	uxth	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800402a:	2300      	movs	r3, #0
 800402c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	2b01      	cmp	r3, #1
 800403a:	d148      	bne.n	80040ce <HAL_SPI_TransmitReceive+0x3aa>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004042:	b29b      	uxth	r3, r3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d042      	beq.n	80040ce <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800404e:	b29b      	uxth	r3, r3
 8004050:	2b01      	cmp	r3, #1
 8004052:	d923      	bls.n	800409c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68da      	ldr	r2, [r3, #12]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	b292      	uxth	r2, r2
 8004060:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004066:	1c9a      	adds	r2, r3, #2
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004072:	b29b      	uxth	r3, r3
 8004074:	3b02      	subs	r3, #2
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004084:	b29b      	uxth	r3, r3
 8004086:	2b01      	cmp	r3, #1
 8004088:	d81f      	bhi.n	80040ca <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004098:	605a      	str	r2, [r3, #4]
 800409a:	e016      	b.n	80040ca <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f103 020c 	add.w	r2, r3, #12
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a8:	7812      	ldrb	r2, [r2, #0]
 80040aa:	b2d2      	uxtb	r2, r2
 80040ac:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b2:	1c5a      	adds	r2, r3, #1
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80040be:	b29b      	uxth	r3, r3
 80040c0:	3b01      	subs	r3, #1
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80040ca:	2301      	movs	r3, #1
 80040cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80040ce:	f7fc fa63 	bl	8000598 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040da:	429a      	cmp	r2, r3
 80040dc:	d803      	bhi.n	80040e6 <HAL_SPI_TransmitReceive+0x3c2>
 80040de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040e4:	d102      	bne.n	80040ec <HAL_SPI_TransmitReceive+0x3c8>
 80040e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d103      	bne.n	80040f4 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80040f2:	e01c      	b.n	800412e <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f47f af5b 	bne.w	8003fb6 <HAL_SPI_TransmitReceive+0x292>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004106:	b29b      	uxth	r3, r3
 8004108:	2b00      	cmp	r3, #0
 800410a:	f47f af54 	bne.w	8003fb6 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800410e:	69fa      	ldr	r2, [r7, #28]
 8004110:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 f948 	bl	80043a8 <SPI_EndRxTxTransaction>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d006      	beq.n	800412c <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2220      	movs	r2, #32
 8004128:	661a      	str	r2, [r3, #96]	; 0x60
 800412a:	e000      	b.n	800412e <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800412c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800413e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004142:	4618      	mov	r0, r3
 8004144:	3728      	adds	r7, #40	; 0x28
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}

0800414a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800414a:	b580      	push	{r7, lr}
 800414c:	b084      	sub	sp, #16
 800414e:	af00      	add	r7, sp, #0
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	60b9      	str	r1, [r7, #8]
 8004154:	603b      	str	r3, [r7, #0]
 8004156:	4613      	mov	r3, r2
 8004158:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800415a:	e04c      	b.n	80041f6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004162:	d048      	beq.n	80041f6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004164:	f7fc fa18 	bl	8000598 <HAL_GetTick>
 8004168:	4602      	mov	r2, r0
 800416a:	69bb      	ldr	r3, [r7, #24]
 800416c:	1ad3      	subs	r3, r2, r3
 800416e:	683a      	ldr	r2, [r7, #0]
 8004170:	429a      	cmp	r2, r3
 8004172:	d902      	bls.n	800417a <SPI_WaitFlagStateUntilTimeout+0x30>
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d13d      	bne.n	80041f6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685a      	ldr	r2, [r3, #4]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004188:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004192:	d111      	bne.n	80041b8 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800419c:	d004      	beq.n	80041a8 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041a6:	d107      	bne.n	80041b8 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041c0:	d10f      	bne.n	80041e2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041d0:	601a      	str	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2201      	movs	r2, #1
 80041e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e00f      	b.n	8004216 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689a      	ldr	r2, [r3, #8]
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4013      	ands	r3, r2
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	429a      	cmp	r2, r3
 8004204:	bf0c      	ite	eq
 8004206:	2301      	moveq	r3, #1
 8004208:	2300      	movne	r3, #0
 800420a:	b2db      	uxtb	r3, r3
 800420c:	461a      	mov	r2, r3
 800420e:	79fb      	ldrb	r3, [r7, #7]
 8004210:	429a      	cmp	r2, r3
 8004212:	d1a3      	bne.n	800415c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b084      	sub	sp, #16
 8004222:	af00      	add	r7, sp, #0
 8004224:	60f8      	str	r0, [r7, #12]
 8004226:	60b9      	str	r1, [r7, #8]
 8004228:	607a      	str	r2, [r7, #4]
 800422a:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800422c:	e057      	b.n	80042de <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004234:	d106      	bne.n	8004244 <SPI_WaitFifoStateUntilTimeout+0x26>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d103      	bne.n	8004244 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	330c      	adds	r3, #12
 8004242:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	f1b3 3fff 	cmp.w	r3, #4294967295
 800424a:	d048      	beq.n	80042de <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800424c:	f7fc f9a4 	bl	8000598 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	683a      	ldr	r2, [r7, #0]
 8004258:	429a      	cmp	r2, r3
 800425a:	d902      	bls.n	8004262 <SPI_WaitFifoStateUntilTimeout+0x44>
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d13d      	bne.n	80042de <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004270:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800427a:	d111      	bne.n	80042a0 <SPI_WaitFifoStateUntilTimeout+0x82>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004284:	d004      	beq.n	8004290 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800428e:	d107      	bne.n	80042a0 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800429e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042a8:	d10f      	bne.n	80042ca <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042b8:	601a      	str	r2, [r3, #0]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e008      	b.n	80042f0 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	4013      	ands	r3, r2
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d19f      	bne.n	800422e <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3710      	adds	r7, #16
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af02      	add	r7, sp, #8
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800430c:	d111      	bne.n	8004332 <SPI_EndRxTransaction+0x3a>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004316:	d004      	beq.n	8004322 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004320:	d107      	bne.n	8004332 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004330:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	9300      	str	r3, [sp, #0]
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	2200      	movs	r2, #0
 800433a:	2180      	movs	r1, #128	; 0x80
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f7ff ff04 	bl	800414a <SPI_WaitFlagStateUntilTimeout>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d007      	beq.n	8004358 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800434c:	f043 0220 	orr.w	r2, r3, #32
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e023      	b.n	80043a0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004360:	d11d      	bne.n	800439e <SPI_EndRxTransaction+0xa6>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800436a:	d004      	beq.n	8004376 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004374:	d113      	bne.n	800439e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2200      	movs	r2, #0
 800437e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004382:	68f8      	ldr	r0, [r7, #12]
 8004384:	f7ff ff4b 	bl	800421e <SPI_WaitFifoStateUntilTimeout>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d007      	beq.n	800439e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004392:	f043 0220 	orr.w	r2, r3, #32
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e000      	b.n	80043a0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af02      	add	r7, sp, #8
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f7ff ff2c 	bl	800421e <SPI_WaitFifoStateUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d007      	beq.n	80043dc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043d0:	f043 0220 	orr.w	r2, r3, #32
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e027      	b.n	800442c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2200      	movs	r2, #0
 80043e4:	2180      	movs	r1, #128	; 0x80
 80043e6:	68f8      	ldr	r0, [r7, #12]
 80043e8:	f7ff feaf 	bl	800414a <SPI_WaitFlagStateUntilTimeout>
 80043ec:	4603      	mov	r3, r0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d007      	beq.n	8004402 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043f6:	f043 0220 	orr.w	r2, r3, #32
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e014      	b.n	800442c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	2200      	movs	r2, #0
 800440a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f7ff ff05 	bl	800421e <SPI_WaitFifoStateUntilTimeout>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d007      	beq.n	800442a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800441e:	f043 0220 	orr.w	r2, r3, #32
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e000      	b.n	800442c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <App_GetPeriod>:
/*
 * @brief  Get the current main job period.
 * @param  None.
 * @return The current main job period.
 */
uint16_t App_GetPeriod(void) {
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0
	return winter.period;
 8004438:	4b03      	ldr	r3, [pc, #12]	; (8004448 <App_GetPeriod+0x14>)
 800443a:	885b      	ldrh	r3, [r3, #2]
}
 800443c:	4618      	mov	r0, r3
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	20000008 	.word	0x20000008

0800444c <App_SetPeriod>:

/*
 * @brief Set the main job period.
 * @param p The new main job period.
 */
void App_SetPeriod(uint16_t p) {
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	4603      	mov	r3, r0
 8004454:	80fb      	strh	r3, [r7, #6]
	winter.period = p;
 8004456:	4a04      	ldr	r2, [pc, #16]	; (8004468 <App_SetPeriod+0x1c>)
 8004458:	88fb      	ldrh	r3, [r7, #6]
 800445a:	8053      	strh	r3, [r2, #2]
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	20000008 	.word	0x20000008

0800446c <App_GetSystemState>:
/*
 * @brief  Get the current system state.
 * @param  None.
 * @return The current system state.
 */
SystemState_e App_GetSystemState(void) {
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
	return winter.state;
 8004470:	4b03      	ldr	r3, [pc, #12]	; (8004480 <App_GetSystemState+0x14>)
 8004472:	781b      	ldrb	r3, [r3, #0]
}
 8004474:	4618      	mov	r0, r3
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	20000008 	.word	0x20000008

08004484 <App_SetSystemState>:
/*
 * @brief  Set the system state.
 * @param  s The new system state.
 * @return The success of the operation.
 */
uint8_t App_SetSystemState(SystemState_e s) {
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
 800448a:	4603      	mov	r3, r0
 800448c:	71fb      	strb	r3, [r7, #7]
	if (s != App_GetSystemState()) {
 800448e:	f7ff ffed 	bl	800446c <App_GetSystemState>
 8004492:	4603      	mov	r3, r0
 8004494:	461a      	mov	r2, r3
 8004496:	79fb      	ldrb	r3, [r7, #7]
 8004498:	4293      	cmp	r3, r2
 800449a:	f000 8123 	beq.w	80046e4 <App_SetSystemState+0x260>
		// State exiting conditions
		switch (winter.state) {
 800449e:	4b98      	ldr	r3, [pc, #608]	; (8004700 <App_SetSystemState+0x27c>)
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	2b20      	cmp	r3, #32
 80044a4:	dc48      	bgt.n	8004538 <App_SetSystemState+0xb4>
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	dd61      	ble.n	800456e <App_SetSystemState+0xea>
 80044aa:	3b01      	subs	r3, #1
 80044ac:	2b1f      	cmp	r3, #31
 80044ae:	d85e      	bhi.n	800456e <App_SetSystemState+0xea>
 80044b0:	a201      	add	r2, pc, #4	; (adr r2, 80044b8 <App_SetSystemState+0x34>)
 80044b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044b6:	bf00      	nop
 80044b8:	0800453f 	.word	0x0800453f
 80044bc:	0800456f 	.word	0x0800456f
 80044c0:	0800456f 	.word	0x0800456f
 80044c4:	0800456f 	.word	0x0800456f
 80044c8:	0800456f 	.word	0x0800456f
 80044cc:	0800456f 	.word	0x0800456f
 80044d0:	0800456f 	.word	0x0800456f
 80044d4:	0800456f 	.word	0x0800456f
 80044d8:	0800456f 	.word	0x0800456f
 80044dc:	0800456f 	.word	0x0800456f
 80044e0:	0800456f 	.word	0x0800456f
 80044e4:	0800456f 	.word	0x0800456f
 80044e8:	0800456f 	.word	0x0800456f
 80044ec:	0800456f 	.word	0x0800456f
 80044f0:	0800456f 	.word	0x0800456f
 80044f4:	08004547 	.word	0x08004547
 80044f8:	0800456f 	.word	0x0800456f
 80044fc:	0800456f 	.word	0x0800456f
 8004500:	0800456f 	.word	0x0800456f
 8004504:	08004547 	.word	0x08004547
 8004508:	0800456f 	.word	0x0800456f
 800450c:	0800456f 	.word	0x0800456f
 8004510:	0800456f 	.word	0x0800456f
 8004514:	0800456f 	.word	0x0800456f
 8004518:	0800456f 	.word	0x0800456f
 800451c:	0800456f 	.word	0x0800456f
 8004520:	0800456f 	.word	0x0800456f
 8004524:	0800456f 	.word	0x0800456f
 8004528:	0800456f 	.word	0x0800456f
 800452c:	0800456f 	.word	0x0800456f
 8004530:	0800456f 	.word	0x0800456f
 8004534:	0800455f 	.word	0x0800455f
 8004538:	2bff      	cmp	r3, #255	; 0xff
 800453a:	d014      	beq.n	8004566 <App_SetSystemState+0xe2>
				break;
			case SYSTEM_STATE_ERROR:
				IO_ResetLED(LED_RED);
				break;
			default:
				break;
 800453c:	e017      	b.n	800456e <App_SetSystemState+0xea>
				IO_ResetLED(LED_BLUE);
 800453e:	2004      	movs	r0, #4
 8004540:	f005 fdba 	bl	800a0b8 <IO_ResetLED>
				break;
 8004544:	e014      	b.n	8004570 <App_SetSystemState+0xec>
				if (s == SYSTEM_STATE_IDLE || s == SYSTEM_STATE_IDLE_CONNECTED)
 8004546:	79fb      	ldrb	r3, [r7, #7]
 8004548:	2b10      	cmp	r3, #16
 800454a:	d002      	beq.n	8004552 <App_SetSystemState+0xce>
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	2b14      	cmp	r3, #20
 8004550:	d101      	bne.n	8004556 <App_SetSystemState+0xd2>
					__NOP();
 8004552:	bf00      	nop
				break;
 8004554:	e00c      	b.n	8004570 <App_SetSystemState+0xec>
					IO_ResetLED(LED_GREEN | LED_BLUE);
 8004556:	2006      	movs	r0, #6
 8004558:	f005 fdae 	bl	800a0b8 <IO_ResetLED>
				break;
 800455c:	e008      	b.n	8004570 <App_SetSystemState+0xec>
				IO_ResetLED(LED_GREEN);
 800455e:	2002      	movs	r0, #2
 8004560:	f005 fdaa 	bl	800a0b8 <IO_ResetLED>
				break;
 8004564:	e004      	b.n	8004570 <App_SetSystemState+0xec>
				IO_ResetLED(LED_RED);
 8004566:	2001      	movs	r0, #1
 8004568:	f005 fda6 	bl	800a0b8 <IO_ResetLED>
				break;
 800456c:	e000      	b.n	8004570 <App_SetSystemState+0xec>
				break;
 800456e:	bf00      	nop
		}

		// State entering conditions
		switch (s) {
 8004570:	79fb      	ldrb	r3, [r7, #7]
 8004572:	2b20      	cmp	r3, #32
 8004574:	dc4a      	bgt.n	800460c <App_SetSystemState+0x188>
 8004576:	2b00      	cmp	r3, #0
 8004578:	f340 80a5 	ble.w	80046c6 <App_SetSystemState+0x242>
 800457c:	3b01      	subs	r3, #1
 800457e:	2b1f      	cmp	r3, #31
 8004580:	f200 80a1 	bhi.w	80046c6 <App_SetSystemState+0x242>
 8004584:	a201      	add	r2, pc, #4	; (adr r2, 800458c <App_SetSystemState+0x108>)
 8004586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800458a:	bf00      	nop
 800458c:	08004613 	.word	0x08004613
 8004590:	080046c7 	.word	0x080046c7
 8004594:	080046c7 	.word	0x080046c7
 8004598:	080046c7 	.word	0x080046c7
 800459c:	080046c7 	.word	0x080046c7
 80045a0:	080046c7 	.word	0x080046c7
 80045a4:	080046c7 	.word	0x080046c7
 80045a8:	080046c7 	.word	0x080046c7
 80045ac:	080046c7 	.word	0x080046c7
 80045b0:	080046c7 	.word	0x080046c7
 80045b4:	080046c7 	.word	0x080046c7
 80045b8:	080046c7 	.word	0x080046c7
 80045bc:	080046c7 	.word	0x080046c7
 80045c0:	080046c7 	.word	0x080046c7
 80045c4:	080046c7 	.word	0x080046c7
 80045c8:	0800461b 	.word	0x0800461b
 80045cc:	080046c7 	.word	0x080046c7
 80045d0:	080046c7 	.word	0x080046c7
 80045d4:	080046c7 	.word	0x080046c7
 80045d8:	0800461b 	.word	0x0800461b
 80045dc:	080046c7 	.word	0x080046c7
 80045e0:	080046c7 	.word	0x080046c7
 80045e4:	08004657 	.word	0x08004657
 80045e8:	080046c7 	.word	0x080046c7
 80045ec:	080046c7 	.word	0x080046c7
 80045f0:	080046c7 	.word	0x080046c7
 80045f4:	080046c7 	.word	0x080046c7
 80045f8:	080046c7 	.word	0x080046c7
 80045fc:	080046c7 	.word	0x080046c7
 8004600:	080046c7 	.word	0x080046c7
 8004604:	080046c7 	.word	0x080046c7
 8004608:	08004681 	.word	0x08004681
 800460c:	2bff      	cmp	r3, #255	; 0xff
 800460e:	d055      	beq.n	80046bc <App_SetSystemState+0x238>
				break;
			case SYSTEM_STATE_ERROR:
				App_SetPeriod(PERIOD_ERROR);
				break;
			default:
				break;
 8004610:	e059      	b.n	80046c6 <App_SetSystemState+0x242>
				IO_SetLED(LED_BLUE);
 8004612:	2004      	movs	r0, #4
 8004614:	f005 fd24 	bl	800a060 <IO_SetLED>
				break;
 8004618:	e058      	b.n	80046cc <App_SetSystemState+0x248>
				if (winter.state == SYSTEM_STATE_IDLE
 800461a:	4b39      	ldr	r3, [pc, #228]	; (8004700 <App_SetSystemState+0x27c>)
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	2b10      	cmp	r3, #16
 8004620:	d003      	beq.n	800462a <App_SetSystemState+0x1a6>
						|| winter.state == SYSTEM_STATE_IDLE_CONNECTED) {
 8004622:	4b37      	ldr	r3, [pc, #220]	; (8004700 <App_SetSystemState+0x27c>)
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	2b14      	cmp	r3, #20
 8004628:	d101      	bne.n	800462e <App_SetSystemState+0x1aa>
					__NOP();
 800462a:	bf00      	nop
				break;
 800462c:	e04e      	b.n	80046cc <App_SetSystemState+0x248>
					LSM6DSL_Enable_DoubleTapInterrupt(0);
 800462e:	2000      	movs	r0, #0
 8004630:	f005 f8e8 	bl	8009804 <LSM6DSL_Enable_DoubleTapInterrupt>
					LSM6DSL_PowerDown_Axl(1);
 8004634:	2001      	movs	r0, #1
 8004636:	f005 f837 	bl	80096a8 <LSM6DSL_PowerDown_Axl>
					LSM6DSL_PowerDown_Gyro(1);
 800463a:	2001      	movs	r0, #1
 800463c:	f005 f87e 	bl	800973c <LSM6DSL_PowerDown_Gyro>
					if (!winter.lprEnabled) Enable_LPR_Mode();
 8004640:	4b2f      	ldr	r3, [pc, #188]	; (8004700 <App_SetSystemState+0x27c>)
 8004642:	791b      	ldrb	r3, [r3, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d101      	bne.n	800464c <App_SetSystemState+0x1c8>
 8004648:	f001 f8c4 	bl	80057d4 <Enable_LPR_Mode>
					App_SetPeriod(PERIOD_IDLE);
 800464c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004650:	f7ff fefc 	bl	800444c <App_SetPeriod>
				break;
 8004654:	e03a      	b.n	80046cc <App_SetSystemState+0x248>
				LSM6DSL_PowerDown_Axl(0);
 8004656:	2000      	movs	r0, #0
 8004658:	f005 f826 	bl	80096a8 <LSM6DSL_PowerDown_Axl>
				LSM6DSL_Set_Axl_ODR(LSM6DSL_ODR_104Hz);
 800465c:	2040      	movs	r0, #64	; 0x40
 800465e:	f005 f8b7 	bl	80097d0 <LSM6DSL_Set_Axl_ODR>
				LSM6DSL_Enable_DoubleTapInterrupt(1);
 8004662:	2001      	movs	r0, #1
 8004664:	f005 f8ce 	bl	8009804 <LSM6DSL_Enable_DoubleTapInterrupt>
				if(myTick >= 120000) {
 8004668:	4b26      	ldr	r3, [pc, #152]	; (8004704 <App_SetSystemState+0x280>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a26      	ldr	r2, [pc, #152]	; (8004708 <App_SetSystemState+0x284>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d92b      	bls.n	80046ca <App_SetSystemState+0x246>
					LSM6DSL_Enable_DoubleTapInterrupt(0);
 8004672:	2000      	movs	r0, #0
 8004674:	f005 f8c6 	bl	8009804 <LSM6DSL_Enable_DoubleTapInterrupt>
					App_SetSystemState(SYSTEM_STATE_IDLE_CONNECTED);
 8004678:	2014      	movs	r0, #20
 800467a:	f7ff ff03 	bl	8004484 <App_SetSystemState>
				break;
 800467e:	e024      	b.n	80046ca <App_SetSystemState+0x246>
				if ((winter.logSensors & SENS_AXL) != 0)
 8004680:	4b1f      	ldr	r3, [pc, #124]	; (8004700 <App_SetSystemState+0x27c>)
 8004682:	795b      	ldrb	r3, [r3, #5]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b00      	cmp	r3, #0
 800468a:	d002      	beq.n	8004692 <App_SetSystemState+0x20e>
					LSM6DSL_PowerDown_Axl(0);
 800468c:	2000      	movs	r0, #0
 800468e:	f005 f80b 	bl	80096a8 <LSM6DSL_PowerDown_Axl>
				if ((winter.logSensors & SENS_GYRO) != 0)
 8004692:	4b1b      	ldr	r3, [pc, #108]	; (8004700 <App_SetSystemState+0x27c>)
 8004694:	795b      	ldrb	r3, [r3, #5]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d002      	beq.n	80046a4 <App_SetSystemState+0x220>
					LSM6DSL_PowerDown_Gyro(0);
 800469e:	2000      	movs	r0, #0
 80046a0:	f005 f84c 	bl	800973c <LSM6DSL_PowerDown_Gyro>
				App_SetPeriod(1000 / winter.logFrequency);
 80046a4:	4b16      	ldr	r3, [pc, #88]	; (8004700 <App_SetSystemState+0x27c>)
 80046a6:	88db      	ldrh	r3, [r3, #6]
 80046a8:	461a      	mov	r2, r3
 80046aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7ff fec9 	bl	800444c <App_SetPeriod>
				break;
 80046ba:	e007      	b.n	80046cc <App_SetSystemState+0x248>
				App_SetPeriod(PERIOD_ERROR);
 80046bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80046c0:	f7ff fec4 	bl	800444c <App_SetPeriod>
				break;
 80046c4:	e002      	b.n	80046cc <App_SetSystemState+0x248>
				break;
 80046c6:	bf00      	nop
 80046c8:	e000      	b.n	80046cc <App_SetSystemState+0x248>
				break;
 80046ca:	bf00      	nop
		}

		// Change the state
		winter.oldState = winter.state;
 80046cc:	4b0c      	ldr	r3, [pc, #48]	; (8004700 <App_SetSystemState+0x27c>)
 80046ce:	781a      	ldrb	r2, [r3, #0]
 80046d0:	4b0b      	ldr	r3, [pc, #44]	; (8004700 <App_SetSystemState+0x27c>)
 80046d2:	705a      	strb	r2, [r3, #1]
		winter.state = s;
 80046d4:	4a0a      	ldr	r2, [pc, #40]	; (8004700 <App_SetSystemState+0x27c>)
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	7013      	strb	r3, [r2, #0]

		// Update the last activity time and reset the tick counter
		App_UpdateLastActivityTime();
 80046da:	f000 f827 	bl	800472c <App_UpdateLastActivityTime>
		myTick = 0;
 80046de:	4b09      	ldr	r3, [pc, #36]	; (8004704 <App_SetSystemState+0x280>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]
	}

	return s == App_GetSystemState();
 80046e4:	f7ff fec2 	bl	800446c <App_GetSystemState>
 80046e8:	4603      	mov	r3, r0
 80046ea:	461a      	mov	r2, r3
 80046ec:	79fb      	ldrb	r3, [r7, #7]
 80046ee:	4293      	cmp	r3, r2
 80046f0:	bf0c      	ite	eq
 80046f2:	2301      	moveq	r3, #1
 80046f4:	2300      	movne	r3, #0
 80046f6:	b2db      	uxtb	r3, r3
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3708      	adds	r7, #8
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}
 8004700:	20000008 	.word	0x20000008
 8004704:	200003a0 	.word	0x200003a0
 8004708:	0001d4bf 	.word	0x0001d4bf

0800470c <App_ScheduleOperation>:
/*
 * @brief  Schedule a new operation.
 * @param  operation The operation to be scheduled.
 * @return None.
 */
void App_ScheduleOperation(ScheduledOp_e operation) {
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	4603      	mov	r3, r0
 8004714:	71fb      	strb	r3, [r7, #7]
	winter.scheduledOperation = operation;
 8004716:	4a04      	ldr	r2, [pc, #16]	; (8004728 <App_ScheduleOperation+0x1c>)
 8004718:	79fb      	ldrb	r3, [r7, #7]
 800471a:	7413      	strb	r3, [r2, #16]
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr
 8004728:	20000008 	.word	0x20000008

0800472c <App_UpdateLastActivityTime>:
/*
 * @brief  Update the current time as the latest activity time.
 * @param  None.
 * @return None.
 */
void App_UpdateLastActivityTime(void) {
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
	winter.lastActivityTime = HAL_GetTick();
 8004730:	f7fb ff32 	bl	8000598 <HAL_GetTick>
 8004734:	4603      	mov	r3, r0
 8004736:	461a      	mov	r2, r3
 8004738:	f04f 0300 	mov.w	r3, #0
 800473c:	4902      	ldr	r1, [pc, #8]	; (8004748 <App_UpdateLastActivityTime+0x1c>)
 800473e:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8004742:	bf00      	nop
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	20000008 	.word	0x20000008

0800474c <App_StartLog>:
 * @param  sensors The sensors to be logged. Each bit corresponds to a specific
 * 				   sensor, according to the masks defined in app.h.
 * @param  frequency The log frequency.
 * @return The success of the operation.
 */
uint8_t App_StartLog(uint8_t sensors, uint16_t frequency) {
 800474c:	b580      	push	{r7, lr}
 800474e:	b082      	sub	sp, #8
 8004750:	af00      	add	r7, sp, #0
 8004752:	4603      	mov	r3, r0
 8004754:	460a      	mov	r2, r1
 8004756:	71fb      	strb	r3, [r7, #7]
 8004758:	4613      	mov	r3, r2
 800475a:	80bb      	strh	r3, [r7, #4]

	// Limit the log frequency to the maximum allowed
	if (frequency > MAXIMUM_LOG_FREQUENCY)
 800475c:	88bb      	ldrh	r3, [r7, #4]
 800475e:	2b64      	cmp	r3, #100	; 0x64
 8004760:	d901      	bls.n	8004766 <App_StartLog+0x1a>
		frequency = MAXIMUM_LOG_FREQUENCY;
 8004762:	2364      	movs	r3, #100	; 0x64
 8004764:	80bb      	strh	r3, [r7, #4]

	// Set the log parameters
	set_LogSensors(sensors);
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	4618      	mov	r0, r3
 800476a:	f000 fae1 	bl	8004d30 <set_LogSensors>
	set_LogFrequency(frequency);
 800476e:	88bb      	ldrh	r3, [r7, #4]
 8004770:	4618      	mov	r0, r3
 8004772:	f000 faf5 	bl	8004d60 <set_LogFrequency>

	// Enter the log state
	if (!App_SetSystemState(SYSTEM_STATE_LOG)) {
 8004776:	2020      	movs	r0, #32
 8004778:	f7ff fe84 	bl	8004484 <App_SetSystemState>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d104      	bne.n	800478c <App_StartLog+0x40>
		App_SetSystemState(SYSTEM_STATE_ERROR);
 8004782:	20ff      	movs	r0, #255	; 0xff
 8004784:	f7ff fe7e 	bl	8004484 <App_SetSystemState>
		return 0;
 8004788:	2300      	movs	r3, #0
 800478a:	e000      	b.n	800478e <App_StartLog+0x42>
	} else
		return 1;
 800478c:	2301      	movs	r3, #1
}
 800478e:	4618      	mov	r0, r3
 8004790:	3708      	adds	r7, #8
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}

08004796 <App_StopLog>:
/*
 * @brief  Stop the current log session.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t App_StopLog() {
 8004796:	b580      	push	{r7, lr}
 8004798:	b082      	sub	sp, #8
 800479a:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 800479c:	2301      	movs	r3, #1
 800479e:	71fb      	strb	r3, [r7, #7]
	//result &= Log_Close_DataFile(1);
	result &= App_SetSystemState(SYSTEM_STATE_IDLE_CONNECTED);
 80047a0:	2014      	movs	r0, #20
 80047a2:	f7ff fe6f 	bl	8004484 <App_SetSystemState>
 80047a6:	4603      	mov	r3, r0
 80047a8:	461a      	mov	r2, r3
 80047aa:	79fb      	ldrb	r3, [r7, #7]
 80047ac:	4013      	ands	r3, r2
 80047ae:	71fb      	strb	r3, [r7, #7]
	return result;
 80047b0:	79fb      	ldrb	r3, [r7, #7]
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
	...

080047bc <App_InitSystem>:
/*
 * @brief  Initialize the system.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t App_InitSystem(void) {
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 80047c2:	2301      	movs	r3, #1
 80047c4:	71fb      	strb	r3, [r7, #7]
	myTick = 0;
 80047c6:	4b0c      	ldr	r3, [pc, #48]	; (80047f8 <App_InitSystem+0x3c>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]

	// Set the state as INIT
	result &= App_SetSystemState(SYSTEM_STATE_INIT);
 80047cc:	2001      	movs	r0, #1
 80047ce:	f7ff fe59 	bl	8004484 <App_SetSystemState>
 80047d2:	4603      	mov	r3, r0
 80047d4:	461a      	mov	r2, r3
 80047d6:	79fb      	ldrb	r3, [r7, #7]
 80047d8:	4013      	ands	r3, r2
 80047da:	71fb      	strb	r3, [r7, #7]

	// Register and enable priority of the job interrupt
	HAL_NVIC_SetPriority(JOB_IRQn, JOB_IRQn_Priority, 0);
 80047dc:	2200      	movs	r2, #0
 80047de:	2104      	movs	r1, #4
 80047e0:	2036      	movs	r0, #54	; 0x36
 80047e2:	f7fc f85a 	bl	800089a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(JOB_IRQn);
 80047e6:	2036      	movs	r0, #54	; 0x36
 80047e8:	f7fc f873 	bl	80008d2 <HAL_NVIC_EnableIRQ>

	return result;
 80047ec:	79fb      	ldrb	r3, [r7, #7]
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3708      	adds	r7, #8
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	200003a0 	.word	0x200003a0

080047fc <App_DoJob>:

/*
 * @brief  Perform the job associated to the current system state.
 * @param  None.
 */
void App_DoJob(void) {
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
	switch (winter.state) {
 8004800:	4b2f      	ldr	r3, [pc, #188]	; (80048c0 <App_DoJob+0xc4>)
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	2b20      	cmp	r3, #32
 8004806:	dc47      	bgt.n	8004898 <App_DoJob+0x9c>
 8004808:	2b00      	cmp	r3, #0
 800480a:	dd54      	ble.n	80048b6 <App_DoJob+0xba>
 800480c:	3b01      	subs	r3, #1
 800480e:	2b1f      	cmp	r3, #31
 8004810:	d851      	bhi.n	80048b6 <App_DoJob+0xba>
 8004812:	a201      	add	r2, pc, #4	; (adr r2, 8004818 <App_DoJob+0x1c>)
 8004814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004818:	0800489f 	.word	0x0800489f
 800481c:	080048b7 	.word	0x080048b7
 8004820:	080048b7 	.word	0x080048b7
 8004824:	080048b7 	.word	0x080048b7
 8004828:	080048b7 	.word	0x080048b7
 800482c:	080048b7 	.word	0x080048b7
 8004830:	080048b7 	.word	0x080048b7
 8004834:	080048b7 	.word	0x080048b7
 8004838:	080048b7 	.word	0x080048b7
 800483c:	080048b7 	.word	0x080048b7
 8004840:	080048b7 	.word	0x080048b7
 8004844:	080048b7 	.word	0x080048b7
 8004848:	080048b7 	.word	0x080048b7
 800484c:	080048b7 	.word	0x080048b7
 8004850:	080048b7 	.word	0x080048b7
 8004854:	080048a5 	.word	0x080048a5
 8004858:	080048b7 	.word	0x080048b7
 800485c:	080048b7 	.word	0x080048b7
 8004860:	080048b7 	.word	0x080048b7
 8004864:	080048a5 	.word	0x080048a5
 8004868:	080048b7 	.word	0x080048b7
 800486c:	080048b7 	.word	0x080048b7
 8004870:	080048b7 	.word	0x080048b7
 8004874:	080048b7 	.word	0x080048b7
 8004878:	080048b7 	.word	0x080048b7
 800487c:	080048b7 	.word	0x080048b7
 8004880:	080048b7 	.word	0x080048b7
 8004884:	080048b7 	.word	0x080048b7
 8004888:	080048b7 	.word	0x080048b7
 800488c:	080048b7 	.word	0x080048b7
 8004890:	080048b7 	.word	0x080048b7
 8004894:	080048ab 	.word	0x080048ab
 8004898:	2bff      	cmp	r3, #255	; 0xff
 800489a:	d009      	beq.n	80048b0 <App_DoJob+0xb4>
			break;
		case SYSTEM_STATE_ERROR:
			do_ErrorJob();
			break;
		default:
			break;
 800489c:	e00b      	b.n	80048b6 <App_DoJob+0xba>
			do_InitJob();
 800489e:	f000 f94d 	bl	8004b3c <do_InitJob>
			break;
 80048a2:	e009      	b.n	80048b8 <App_DoJob+0xbc>
			do_IdleJob();
 80048a4:	f000 f98e 	bl	8004bc4 <do_IdleJob>
			break;
 80048a8:	e006      	b.n	80048b8 <App_DoJob+0xbc>
			do_LogJob();
 80048aa:	f000 f9b9 	bl	8004c20 <do_LogJob>
			break;
 80048ae:	e003      	b.n	80048b8 <App_DoJob+0xbc>
			do_ErrorJob();
 80048b0:	f000 f9d8 	bl	8004c64 <do_ErrorJob>
			break;
 80048b4:	e000      	b.n	80048b8 <App_DoJob+0xbc>
			break;
 80048b6:	bf00      	nop
	}

	handle_ScheduledOperations();
 80048b8:	f000 f9dc 	bl	8004c74 <handle_ScheduledOperations>
}
 80048bc:	bf00      	nop
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	20000008 	.word	0x20000008

080048c4 <App_Handle_SysTick>:
/*
 * @brief  Handler of the SysTick event.
 * @param  None.
 * @return None.
 */
void App_Handle_SysTick(void) {
 80048c4:	b598      	push	{r3, r4, r7, lr}
 80048c6:	af00      	add	r7, sp, #0
	++myTick;
 80048c8:	4b12      	ldr	r3, [pc, #72]	; (8004914 <App_Handle_SysTick+0x50>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	3301      	adds	r3, #1
 80048ce:	4a11      	ldr	r2, [pc, #68]	; (8004914 <App_Handle_SysTick+0x50>)
 80048d0:	6013      	str	r3, [r2, #0]

	// Schedule the main job
	if (myTick % App_GetPeriod() == 0) HAL_NVIC_SetPendingIRQ(JOB_IRQn);
 80048d2:	4b10      	ldr	r3, [pc, #64]	; (8004914 <App_Handle_SysTick+0x50>)
 80048d4:	681c      	ldr	r4, [r3, #0]
 80048d6:	f7ff fdad 	bl	8004434 <App_GetPeriod>
 80048da:	4603      	mov	r3, r0
 80048dc:	fbb4 f2f3 	udiv	r2, r4, r3
 80048e0:	fb03 f302 	mul.w	r3, r3, r2
 80048e4:	1ae3      	subs	r3, r4, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d102      	bne.n	80048f0 <App_Handle_SysTick+0x2c>
 80048ea:	2036      	movs	r0, #54	; 0x36
 80048ec:	f7fc f81d 	bl	800092a <HAL_NVIC_SetPendingIRQ>

	// Schedule the Bluetooth job
	if (myTick % 100 == 0) HAL_NVIC_SetPendingIRQ(BLE_JOB_IRQn);
 80048f0:	4b08      	ldr	r3, [pc, #32]	; (8004914 <App_Handle_SysTick+0x50>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	4b08      	ldr	r3, [pc, #32]	; (8004918 <App_Handle_SysTick+0x54>)
 80048f6:	fba3 1302 	umull	r1, r3, r3, r2
 80048fa:	095b      	lsrs	r3, r3, #5
 80048fc:	2164      	movs	r1, #100	; 0x64
 80048fe:	fb01 f303 	mul.w	r3, r1, r3
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	2b00      	cmp	r3, #0
 8004906:	d102      	bne.n	800490e <App_Handle_SysTick+0x4a>
 8004908:	201c      	movs	r0, #28
 800490a:	f7fc f80e 	bl	800092a <HAL_NVIC_SetPendingIRQ>
}
 800490e:	bf00      	nop
 8004910:	bd98      	pop	{r3, r4, r7, pc}
 8004912:	bf00      	nop
 8004914:	200003a0 	.word	0x200003a0
 8004918:	51eb851f 	.word	0x51eb851f

0800491c <App_Handle_DoubleTap>:
/*
 * @brief  Handler of the double-tap event.
 * @param  None.
 * @return None.
 */
void App_Handle_DoubleTap(void) {
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
	LSM6DSL_Reset_DoubleTapInterrupt();
 8004920:	f004 ff84 	bl	800982c <LSM6DSL_Reset_DoubleTapInterrupt>
}
 8004924:	bf00      	nop
 8004926:	bd80      	pop	{r7, pc}

08004928 <App_Handle_BTConnected>:
/*
 * @brief  Handler of the Bluetooth connection succeeded event.
 * @param  None.
 * @return None.
 */
void App_Handle_BTConnected(void) {
 8004928:	b580      	push	{r7, lr}
 800492a:	af00      	add	r7, sp, #0
	if (App_GetSystemState() == SYSTEM_STATE_IDLE)
 800492c:	f7ff fd9e 	bl	800446c <App_GetSystemState>
 8004930:	4603      	mov	r3, r0
 8004932:	2b10      	cmp	r3, #16
 8004934:	d102      	bne.n	800493c <App_Handle_BTConnected+0x14>
		App_SetSystemState(SYSTEM_STATE_IDLE_CONNECTED);
 8004936:	2014      	movs	r0, #20
 8004938:	f7ff fda4 	bl	8004484 <App_SetSystemState>
}
 800493c:	bf00      	nop
 800493e:	bd80      	pop	{r7, pc}

08004940 <App_Handle_BTDisconnected>:
/*
 * @brief  Handler of the Bluetooth disconnection succeeded event.
 * @param  None.
 * @return None.
 */
void App_Handle_BTDisconnected(void) {
 8004940:	b580      	push	{r7, lr}
 8004942:	af00      	add	r7, sp, #0
	switch (App_GetSystemState()) {
 8004944:	f7ff fd92 	bl	800446c <App_GetSystemState>
 8004948:	4603      	mov	r3, r0
 800494a:	2b14      	cmp	r3, #20
 800494c:	d103      	bne.n	8004956 <App_Handle_BTDisconnected+0x16>
		case SYSTEM_STATE_IDLE_CONNECTED:
			// Get back to IDLE state
			App_SetSystemState(SYSTEM_STATE_IDLE);
 800494e:	2010      	movs	r0, #16
 8004950:	f7ff fd98 	bl	8004484 <App_SetSystemState>
			break;
 8004954:	e000      	b.n	8004958 <App_Handle_BTDisconnected+0x18>
		default:
			// Nothing to do
			break;
 8004956:	bf00      	nop
	}
}
 8004958:	bf00      	nop
 800495a:	bd80      	pop	{r7, pc}

0800495c <App_DeinitPeripherals>:
/*
 * @brief  Deinitialize the unused peripherals.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t App_DeinitPeripherals(void) {
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 8004962:	2301      	movs	r3, #1
 8004964:	71fb      	strb	r3, [r7, #7]
	result &= LSM6DSL_PowerDown_Gyro(1);
 8004966:	2001      	movs	r0, #1
 8004968:	f004 fee8 	bl	800973c <LSM6DSL_PowerDown_Gyro>
 800496c:	4603      	mov	r3, r0
 800496e:	461a      	mov	r2, r3
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	4013      	ands	r3, r2
 8004974:	71fb      	strb	r3, [r7, #7]
	result &= HTS221_PowerDown(1);
 8004976:	2001      	movs	r0, #1
 8004978:	f004 fad0 	bl	8008f1c <HTS221_PowerDown>
 800497c:	4603      	mov	r3, r0
 800497e:	461a      	mov	r2, r3
 8004980:	79fb      	ldrb	r3, [r7, #7]
 8004982:	4013      	ands	r3, r2
 8004984:	71fb      	strb	r3, [r7, #7]
	result &= LPS22HH_PowerDown(1);
 8004986:	2001      	movs	r0, #1
 8004988:	f004 fbde 	bl	8009148 <LPS22HH_PowerDown>
 800498c:	4603      	mov	r3, r0
 800498e:	461a      	mov	r2, r3
 8004990:	79fb      	ldrb	r3, [r7, #7]
 8004992:	4013      	ands	r3, r2
 8004994:	71fb      	strb	r3, [r7, #7]
	deinit_BluetoothLowEnergy();
 8004996:	f000 f8af 	bl	8004af8 <deinit_BluetoothLowEnergy>
	return result;
 800499a:	79fb      	ldrb	r3, [r7, #7]
}
 800499c:	4618      	mov	r0, r3
 800499e:	3708      	adds	r7, #8
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <init_Winter>:

/*
 * @brief  Initialize the main structure of Winter.
 * @param  None.
 */
void init_Winter(void) {
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
// Default settings
	winter.logSensors = 0;
 80049a8:	4b0d      	ldr	r3, [pc, #52]	; (80049e0 <init_Winter+0x3c>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	715a      	strb	r2, [r3, #5]
	winter.lastActivityTime = 0;
 80049ae:	490c      	ldr	r1, [pc, #48]	; (80049e0 <init_Winter+0x3c>)
 80049b0:	f04f 0200 	mov.w	r2, #0
 80049b4:	f04f 0300 	mov.w	r3, #0
 80049b8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	winter.scheduledOperation = OP_NONE;
 80049bc:	4b08      	ldr	r3, [pc, #32]	; (80049e0 <init_Winter+0x3c>)
 80049be:	2200      	movs	r2, #0
 80049c0:	741a      	strb	r2, [r3, #16]
	winter.cardMounted = 0;
 80049c2:	4b07      	ldr	r3, [pc, #28]	; (80049e0 <init_Winter+0x3c>)
 80049c4:	2200      	movs	r2, #0
 80049c6:	745a      	strb	r2, [r3, #17]
	winter.reachedLogBufferEnd = 0;
 80049c8:	4b05      	ldr	r3, [pc, #20]	; (80049e0 <init_Winter+0x3c>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	749a      	strb	r2, [r3, #18]
	winter.logFrequency = 0;
 80049ce:	4b04      	ldr	r3, [pc, #16]	; (80049e0 <init_Winter+0x3c>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	80da      	strh	r2, [r3, #6]
}
 80049d4:	bf00      	nop
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	20000008 	.word	0x20000008

080049e4 <init_LSM6DSL>:
/*
 * @brief  Initialize LSM6DSL device with the default settings.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_LSM6DSL(void) {
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b088      	sub	sp, #32
 80049e8:	af00      	add	r7, sp, #0
	if (LSM6DSL_Check_WhoAmI()) {
 80049ea:	f004 ff2d 	bl	8009848 <LSM6DSL_Check_WhoAmI>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d033      	beq.n	8004a5c <init_LSM6DSL+0x78>
		uint8_t result = 1;
 80049f4:	2301      	movs	r3, #1
 80049f6:	77fb      	strb	r3, [r7, #31]
		LSM6DSL_Init_t config;

		// Default settings
		config.axl_odr = LSM6DSL_ODR_416Hz;
 80049f8:	2360      	movs	r3, #96	; 0x60
 80049fa:	703b      	strb	r3, [r7, #0]
		config.axl_fs = LSM6DSL_FS_XL_2g;
 80049fc:	2300      	movs	r3, #0
 80049fe:	707b      	strb	r3, [r7, #1]
		config.axl_mode = LSM6DSL_XL_HM_MODE_LOW_NORMAL;
 8004a00:	2310      	movs	r3, #16
 8004a02:	70bb      	strb	r3, [r7, #2]
		config.gyro_odr = LSM6DSL_ODR_416Hz;
 8004a04:	2360      	movs	r3, #96	; 0x60
 8004a06:	723b      	strb	r3, [r7, #8]
		config.gyro_fs = LSM6DSL_FS_G_250dps;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	727b      	strb	r3, [r7, #9]
		config.gyro_mode = LSM6DSL_G_HM_MODE_LOW_NORMAL;
 8004a0c:	2380      	movs	r3, #128	; 0x80
 8004a0e:	72bb      	strb	r3, [r7, #10]
		config.bdu = LSM6DSL_BDU_BLOCKING;
 8004a10:	2344      	movs	r3, #68	; 0x44
 8004a12:	743b      	strb	r3, [r7, #16]

		// Double-tap settings
		config.int_enable = LSM6DSL_INTERRPUTS_ENABLED;
 8004a14:	2380      	movs	r3, #128	; 0x80
 8004a16:	747b      	strb	r3, [r7, #17]
		config.int_enabledAxis =
 8004a18:	230e      	movs	r3, #14
 8004a1a:	74bb      	strb	r3, [r7, #18]
				(0x07 << LSM6DSL_REG_TAP_CFG_AXIS_ENABLED_SHIFT);	// x, y, z
		config.int_lir = LSM6DSL_LIR_ENABLED;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	74fb      	strb	r3, [r7, #19]
		 * Threshold [5 bits]: 	x * axl_fs / 2^5
		 * Shock [2 bits]:		x != 0? x * 8 / axl_odr  : 4 / axl_odr
		 * Quiet [2 bits]:		x != 0? x * 4 / axl_odr  : 2 / axl_odr
		 * Duration [3 bits]:	x != 0? x * 32 / axl_odr : 16 / axl_odr
		 */
		config.int_tapThs = 0x0A;	// 625 mg
 8004a20:	230a      	movs	r3, #10
 8004a22:	753b      	strb	r3, [r7, #20]
		config.int_tapShock = 0x03;	// 57.7 ms
 8004a24:	2303      	movs	r3, #3
 8004a26:	757b      	strb	r3, [r7, #21]
		config.int_tapQuiet = 0x03;	// 28.8 ms
 8004a28:	2303      	movs	r3, #3
 8004a2a:	75bb      	strb	r3, [r7, #22]
		config.int_tapDur = 0x05;	// 384.6 ms
 8004a2c:	2305      	movs	r3, #5
 8004a2e:	75fb      	strb	r3, [r7, #23]
		config.int_SDTapEnable = LSM6DSL_SDTAP_ENABLED;
 8004a30:	2380      	movs	r3, #128	; 0x80
 8004a32:	763b      	strb	r3, [r7, #24]
		config.int1_dt = LSM6DSL_INT1_DTAP_ENABLED;
 8004a34:	2308      	movs	r3, #8
 8004a36:	767b      	strb	r3, [r7, #25]

		result &= LSM6DSL_Config(&config);
 8004a38:	463b      	mov	r3, r7
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f004 fc1a 	bl	8009274 <LSM6DSL_Config>
 8004a40:	4603      	mov	r3, r0
 8004a42:	461a      	mov	r2, r3
 8004a44:	7ffb      	ldrb	r3, [r7, #31]
 8004a46:	4013      	ands	r3, r2
 8004a48:	77fb      	strb	r3, [r7, #31]
		result &= LSM6DSL_Reset_DoubleTapInterrupt();
 8004a4a:	f004 feef 	bl	800982c <LSM6DSL_Reset_DoubleTapInterrupt>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	461a      	mov	r2, r3
 8004a52:	7ffb      	ldrb	r3, [r7, #31]
 8004a54:	4013      	ands	r3, r2
 8004a56:	77fb      	strb	r3, [r7, #31]

		return result;
 8004a58:	7ffb      	ldrb	r3, [r7, #31]
 8004a5a:	e000      	b.n	8004a5e <init_LSM6DSL+0x7a>

	} else
		return 0;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3720      	adds	r7, #32
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <init_HTS221>:
/*
 * @brief  Initialize HTS221 device with the default settings.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_HTS221(void) {
 8004a66:	b580      	push	{r7, lr}
 8004a68:	af00      	add	r7, sp, #0
	if (HTS221_Check_WhoAmI())
 8004a6a:	f004 fa9c 	bl	8008fa6 <HTS221_Check_WhoAmI>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <init_HTS221+0x16>
		return HTS221_Config();
 8004a74:	f004 f89e 	bl	8008bb4 <HTS221_Config>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	e000      	b.n	8004a7e <init_HTS221+0x18>
	else
		return 0;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <init_LPS22HH>:
/*
 * @brief  Initialize LPS22HH device with the default settings.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_LPS22HH(void) {
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b082      	sub	sp, #8
 8004a86:	af00      	add	r7, sp, #0
	if (LPS22HH_Check_WhoAmI()) {
 8004a88:	f004 fba8 	bl	80091dc <LPS22HH_Check_WhoAmI>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00d      	beq.n	8004aae <init_LPS22HH+0x2c>
		LPS22HH_Init_t config;

		// Default settings
		config.odr = LPS22HH_ODR_10Hz;
 8004a92:	2320      	movs	r3, #32
 8004a94:	713b      	strb	r3, [r7, #4]
		config.bdu = LPS22HH_BDU_BLOCKING;
 8004a96:	2302      	movs	r3, #2
 8004a98:	717b      	strb	r3, [r7, #5]
		config.auto_inc_en = LPS22HH_IF_ADD_INC_ENABLED;
 8004a9a:	2310      	movs	r3, #16
 8004a9c:	71bb      	strb	r3, [r7, #6]
		config.low_noise_en = LPS22HH_LOW_NOISE_DISABLED;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	71fb      	strb	r3, [r7, #7]

		return LPS22HH_Config(&config);
 8004aa2:	1d3b      	adds	r3, r7, #4
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f004 fac9 	bl	800903c <LPS22HH_Config>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	e000      	b.n	8004ab0 <init_LPS22HH+0x2e>
	} else
		return 0;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3708      	adds	r7, #8
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <init_BluetoothLowEnergy>:
/*
 * @brief  Initialize Bluetooth Low Energy module.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t init_BluetoothLowEnergy(void) {
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b086      	sub	sp, #24
 8004abc:	af00      	add	r7, sp, #0
	/*Configure GPIO pin : BLE_CS_Pin */
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8004abe:	1d3b      	adds	r3, r7, #4
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	605a      	str	r2, [r3, #4]
 8004ac6:	609a      	str	r2, [r3, #8]
 8004ac8:	60da      	str	r2, [r3, #12]
 8004aca:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = BLE_CS_Pin;
 8004acc:	2304      	movs	r3, #4
 8004ace:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8004adc:	1d3b      	adds	r3, r7, #4
 8004ade:	4619      	mov	r1, r3
 8004ae0:	4804      	ldr	r0, [pc, #16]	; (8004af4 <init_BluetoothLowEnergy+0x3c>)
 8004ae2:	f7fb ff31 	bl	8000948 <HAL_GPIO_Init>

	// Initialize the module
	return BLE_Init();
 8004ae6:	f001 fa27 	bl	8005f38 <BLE_Init>
 8004aea:	4603      	mov	r3, r0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3718      	adds	r7, #24
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	48000400 	.word	0x48000400

08004af8 <deinit_BluetoothLowEnergy>:
/*
 * @brief  Deinitialize Bluetooth Low Energy module.
 * @param  None.
 * @return The success of the operation.
 */
void deinit_BluetoothLowEnergy(void) {
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
	/*Configure GPIO pin : BLE_CS_Pin */
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8004afe:	1d3b      	adds	r3, r7, #4
 8004b00:	2200      	movs	r2, #0
 8004b02:	601a      	str	r2, [r3, #0]
 8004b04:	605a      	str	r2, [r3, #4]
 8004b06:	609a      	str	r2, [r3, #8]
 8004b08:	60da      	str	r2, [r3, #12]
 8004b0a:	611a      	str	r2, [r3, #16]
	HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_RESET);
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	2104      	movs	r1, #4
 8004b10:	4809      	ldr	r0, [pc, #36]	; (8004b38 <deinit_BluetoothLowEnergy+0x40>)
 8004b12:	f7fc f9cf 	bl	8000eb4 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = BLE_CS_Pin;
 8004b16:	2304      	movs	r3, #4
 8004b18:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8004b22:	1d3b      	adds	r3, r7, #4
 8004b24:	4619      	mov	r1, r3
 8004b26:	4804      	ldr	r0, [pc, #16]	; (8004b38 <deinit_BluetoothLowEnergy+0x40>)
 8004b28:	f7fb ff0e 	bl	8000948 <HAL_GPIO_Init>

	//TODO: RESET pin to analog

	// Deinitialize the BLE module
	BLE_DeInit();
 8004b2c:	f001 fc10 	bl	8006350 <BLE_DeInit>
}
 8004b30:	bf00      	nop
 8004b32:	3718      	adds	r7, #24
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	48000400 	.word	0x48000400

08004b3c <do_InitJob>:
 *			- initialize the peripherals and mount SD card;
 * 			- write the initialization status file.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t do_InitJob(void) {
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
// Initialize the Winter main structure
	init_Winter();
 8004b40:	f7ff ff30 	bl	80049a4 <init_Winter>

	// Enable the power supply to the BT module and the SD card
	IO_Enable_VCC(GPIO_PIN_SET);
 8004b44:	2001      	movs	r0, #1
 8004b46:	f005 fae3 	bl	800a110 <IO_Enable_VCC>

	// Initialize the LSM6DSL only if not dealing with a wake-up from STOP mode
	if (winter.oldState != SYSTEM_STATE_SLEEP) initStatus.LSM6DSL =
 8004b4a:	4b1b      	ldr	r3, [pc, #108]	; (8004bb8 <do_InitJob+0x7c>)
 8004b4c:	785b      	ldrb	r3, [r3, #1]
 8004b4e:	2b17      	cmp	r3, #23
 8004b50:	d005      	beq.n	8004b5e <do_InitJob+0x22>
			init_LSM6DSL();
 8004b52:	f7ff ff47 	bl	80049e4 <init_LSM6DSL>
 8004b56:	4603      	mov	r3, r0
 8004b58:	461a      	mov	r2, r3
	if (winter.oldState != SYSTEM_STATE_SLEEP) initStatus.LSM6DSL =
 8004b5a:	4b18      	ldr	r3, [pc, #96]	; (8004bbc <do_InitJob+0x80>)
 8004b5c:	701a      	strb	r2, [r3, #0]

	// Initialize all other peripherals
	initStatus.HTS221 = init_HTS221();
 8004b5e:	f7ff ff82 	bl	8004a66 <init_HTS221>
 8004b62:	4603      	mov	r3, r0
 8004b64:	461a      	mov	r2, r3
 8004b66:	4b15      	ldr	r3, [pc, #84]	; (8004bbc <do_InitJob+0x80>)
 8004b68:	705a      	strb	r2, [r3, #1]
	initStatus.LPS22HH = init_LPS22HH();
 8004b6a:	f7ff ff8a 	bl	8004a82 <init_LPS22HH>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	461a      	mov	r2, r3
 8004b72:	4b12      	ldr	r3, [pc, #72]	; (8004bbc <do_InitJob+0x80>)
 8004b74:	709a      	strb	r2, [r3, #2]
	initStatus.BLE = init_BluetoothLowEnergy();
 8004b76:	f7ff ff9f 	bl	8004ab8 <init_BluetoothLowEnergy>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	4b0f      	ldr	r3, [pc, #60]	; (8004bbc <do_InitJob+0x80>)
 8004b80:	711a      	strb	r2, [r3, #4]
	initStatus.MAX17048 = MAX17048_Read_SOC(&initStatus.batteryLevel);
 8004b82:	480f      	ldr	r0, [pc, #60]	; (8004bc0 <do_InitJob+0x84>)
 8004b84:	f004 ffac 	bl	8009ae0 <MAX17048_Read_SOC>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	4b0b      	ldr	r3, [pc, #44]	; (8004bbc <do_InitJob+0x80>)
 8004b8e:	70da      	strb	r2, [r3, #3]
	funPtr = &MemToMemTxCplt;
	HAL_DMA_RegisterCallback(&hdma_memtomem_dma2_channel1,
			HAL_DMA_XFER_CPLT_CB_ID, funPtr);
	*/
	// Set the state as IDLE
	App_SetSystemState(SYSTEM_STATE_IDLE);
 8004b90:	2010      	movs	r0, #16
 8004b92:	f7ff fc77 	bl	8004484 <App_SetSystemState>

	return (initStatus.LSM6DSL & initStatus.HTS221 & initStatus.LPS22HH
 8004b96:	4b09      	ldr	r3, [pc, #36]	; (8004bbc <do_InitJob+0x80>)
 8004b98:	781a      	ldrb	r2, [r3, #0]
 8004b9a:	4b08      	ldr	r3, [pc, #32]	; (8004bbc <do_InitJob+0x80>)
 8004b9c:	785b      	ldrb	r3, [r3, #1]
			& initStatus.BLE);
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	b2da      	uxtb	r2, r3
	return (initStatus.LSM6DSL & initStatus.HTS221 & initStatus.LPS22HH
 8004ba2:	4b06      	ldr	r3, [pc, #24]	; (8004bbc <do_InitJob+0x80>)
 8004ba4:	789b      	ldrb	r3, [r3, #2]
			& initStatus.BLE);
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	b2da      	uxtb	r2, r3
 8004baa:	4b04      	ldr	r3, [pc, #16]	; (8004bbc <do_InitJob+0x80>)
 8004bac:	791b      	ldrb	r3, [r3, #4]
 8004bae:	4013      	ands	r3, r2
 8004bb0:	b2db      	uxtb	r3, r3
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	20000008 	.word	0x20000008
 8004bbc:	20000020 	.word	0x20000020
 8004bc0:	20000025 	.word	0x20000025

08004bc4 <do_IdleJob>:
 * 			- check the idle-to-sleep timeout
 * 			- blink the blue LED.
 * @param  None.
 * @return None.
 */
void do_IdleJob(void) {
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
	// Check the idle-to-sleep timeout (only in case of SYSTEM_STATE_IDLE)
	if (myTick >= TIMEOUT_IDLE_TO_SLEEP
 8004bc8:	4b13      	ldr	r3, [pc, #76]	; (8004c18 <do_IdleJob+0x54>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d908      	bls.n	8004be6 <do_IdleJob+0x22>
			&& App_GetSystemState() == SYSTEM_STATE_IDLE) {
 8004bd4:	f7ff fc4a 	bl	800446c <App_GetSystemState>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b10      	cmp	r3, #16
 8004bdc:	d103      	bne.n	8004be6 <do_IdleJob+0x22>
		App_SetSystemState(SYSTEM_STATE_SLEEP);
 8004bde:	2017      	movs	r0, #23
 8004be0:	f7ff fc50 	bl	8004484 <App_SetSystemState>
			IO_SetLED(LED_BLUE);
			HAL_Delay(10);
			IO_ResetLED(LED_BLUE);
		}
	}
}
 8004be4:	e015      	b.n	8004c12 <do_IdleJob+0x4e>
		if ((myTick % LED_BLINK_PERIOD_IDLE) == 0) {
 8004be6:	4b0c      	ldr	r3, [pc, #48]	; (8004c18 <do_IdleJob+0x54>)
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	4b0c      	ldr	r3, [pc, #48]	; (8004c1c <do_IdleJob+0x58>)
 8004bec:	fba3 1302 	umull	r1, r3, r3, r2
 8004bf0:	0b5b      	lsrs	r3, r3, #13
 8004bf2:	f242 7110 	movw	r1, #10000	; 0x2710
 8004bf6:	fb01 f303 	mul.w	r3, r1, r3
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d108      	bne.n	8004c12 <do_IdleJob+0x4e>
			IO_SetLED(LED_BLUE);
 8004c00:	2004      	movs	r0, #4
 8004c02:	f005 fa2d 	bl	800a060 <IO_SetLED>
			HAL_Delay(10);
 8004c06:	200a      	movs	r0, #10
 8004c08:	f7fb fcd2 	bl	80005b0 <HAL_Delay>
			IO_ResetLED(LED_BLUE);
 8004c0c:	2004      	movs	r0, #4
 8004c0e:	f005 fa53 	bl	800a0b8 <IO_ResetLED>
}
 8004c12:	bf00      	nop
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	200003a0 	.word	0x200003a0
 8004c1c:	d1b71759 	.word	0xd1b71759

08004c20 <do_LogJob>:
 * 			- write the current readings to the log file;
 * 			- toggle the green LED.
 * @param  None.
 * @return None.
 */
void do_LogJob(void) {
 8004c20:	b580      	push	{r7, lr}
 8004c22:	af00      	add	r7, sp, #0
	// Blink the LED after a certain amount of function calls
	if ((myTick % LED_BLINK_PERIOD_LOG) == 0) {
 8004c24:	4b0d      	ldr	r3, [pc, #52]	; (8004c5c <do_LogJob+0x3c>)
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	4b0d      	ldr	r3, [pc, #52]	; (8004c60 <do_LogJob+0x40>)
 8004c2a:	fba3 1302 	umull	r1, r3, r3, r2
 8004c2e:	0b1b      	lsrs	r3, r3, #12
 8004c30:	f241 3188 	movw	r1, #5000	; 0x1388
 8004c34:	fb01 f303 	mul.w	r3, r1, r3
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d108      	bne.n	8004c50 <do_LogJob+0x30>
		IO_SetLED(LED_GREEN);
 8004c3e:	2002      	movs	r0, #2
 8004c40:	f005 fa0e 	bl	800a060 <IO_SetLED>
		HAL_Delay(10);
 8004c44:	200a      	movs	r0, #10
 8004c46:	f7fb fcb3 	bl	80005b0 <HAL_Delay>
		IO_ResetLED(LED_GREEN);
 8004c4a:	2002      	movs	r0, #2
 8004c4c:	f005 fa34 	bl	800a0b8 <IO_ResetLED>
	}

	updateData();
 8004c50:	f000 f83c 	bl	8004ccc <updateData>
	Log_Write_Data();
 8004c54:	f000 f89c 	bl	8004d90 <Log_Write_Data>
}
 8004c58:	bf00      	nop
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	200003a0 	.word	0x200003a0
 8004c60:	d1b71759 	.word	0xd1b71759

08004c64 <do_ErrorJob>:
 * @brief  Error job:
 * 			- toggle the red LED.
 * @param  None.
 * @return None.
 */
void do_ErrorJob(void) {
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
	IO_ToggleLED(LED_RED);
 8004c68:	2001      	movs	r0, #1
 8004c6a:	f005 f9d1 	bl	800a010 <IO_ToggleLED>
}
 8004c6e:	bf00      	nop
 8004c70:	bd80      	pop	{r7, pc}
	...

08004c74 <handle_ScheduledOperations>:
/*
 * @brief  Handler of the scheduled operations.
 * @param  None.
 * @return None.
 */
void handle_ScheduledOperations(void) {
 8004c74:	b5b0      	push	{r4, r5, r7, lr}
 8004c76:	af00      	add	r7, sp, #0
	if (winter.scheduledOperation != OP_NONE)
 8004c78:	4b13      	ldr	r3, [pc, #76]	; (8004cc8 <handle_ScheduledOperations+0x54>)
 8004c7a:	7c1b      	ldrb	r3, [r3, #16]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d020      	beq.n	8004cc2 <handle_ScheduledOperations+0x4e>
		switch (winter.scheduledOperation) {
 8004c80:	4b11      	ldr	r3, [pc, #68]	; (8004cc8 <handle_ScheduledOperations+0x54>)
 8004c82:	7c1b      	ldrb	r3, [r3, #16]
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d002      	beq.n	8004c8e <handle_ScheduledOperations+0x1a>
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d003      	beq.n	8004c94 <handle_ScheduledOperations+0x20>
						- winter.lastActivityTime>= RESTART_SHUTDOWN_DELAY) {
					HAL_NVIC_SystemReset();
				}
				break;
			default:
				break;
 8004c8c:	e019      	b.n	8004cc2 <handle_ScheduledOperations+0x4e>
				if (HAL_GetTick()
 8004c8e:	f7fb fc83 	bl	8000598 <HAL_GetTick>
				break;
 8004c92:	e016      	b.n	8004cc2 <handle_ScheduledOperations+0x4e>
				if (HAL_GetTick()
 8004c94:	f7fb fc80 	bl	8000598 <HAL_GetTick>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f04f 0100 	mov.w	r1, #0
						- winter.lastActivityTime>= RESTART_SHUTDOWN_DELAY) {
 8004ca0:	4b09      	ldr	r3, [pc, #36]	; (8004cc8 <handle_ScheduledOperations+0x54>)
 8004ca2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004ca6:	1a84      	subs	r4, r0, r2
 8004ca8:	eb61 0503 	sbc.w	r5, r1, r3
				if (HAL_GetTick()
 8004cac:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8004cb0:	f04f 0300 	mov.w	r3, #0
 8004cb4:	42ab      	cmp	r3, r5
 8004cb6:	bf08      	it	eq
 8004cb8:	42a2      	cmpeq	r2, r4
 8004cba:	d201      	bcs.n	8004cc0 <handle_ScheduledOperations+0x4c>
					HAL_NVIC_SystemReset();
 8004cbc:	f7fb fe25 	bl	800090a <HAL_NVIC_SystemReset>
				break;
 8004cc0:	bf00      	nop
		}
}
 8004cc2:	bf00      	nop
 8004cc4:	bdb0      	pop	{r4, r5, r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	20000008 	.word	0x20000008

08004ccc <updateData>:
/*
 * @brief  Update the readings from accelerometer and gyroscope.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t updateData(void) {
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b082      	sub	sp, #8
 8004cd0:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	71fb      	strb	r3, [r7, #7]

	// Read from the inertial sensors only if required
	if ((winter.logSensors & SENS_AXL) != 0)
 8004cd6:	4b11      	ldr	r3, [pc, #68]	; (8004d1c <updateData+0x50>)
 8004cd8:	795b      	ldrb	r3, [r3, #5]
 8004cda:	f003 0301 	and.w	r3, r3, #1
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d008      	beq.n	8004cf4 <updateData+0x28>
		result &= LSM6DSL_Read_Axl(latestData.axlDigits_sample,
 8004ce2:	490f      	ldr	r1, [pc, #60]	; (8004d20 <updateData+0x54>)
 8004ce4:	480f      	ldr	r0, [pc, #60]	; (8004d24 <updateData+0x58>)
 8004ce6:	f004 fc23 	bl	8009530 <LSM6DSL_Read_Axl>
 8004cea:	4603      	mov	r3, r0
 8004cec:	461a      	mov	r2, r3
 8004cee:	79fb      	ldrb	r3, [r7, #7]
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	71fb      	strb	r3, [r7, #7]
				latestData.axl_sample);
	if ((winter.logSensors & SENS_GYRO) != 0)
 8004cf4:	4b09      	ldr	r3, [pc, #36]	; (8004d1c <updateData+0x50>)
 8004cf6:	795b      	ldrb	r3, [r3, #5]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d008      	beq.n	8004d12 <updateData+0x46>
		result &= LSM6DSL_Read_Gyro(latestData.gyroDigits_sample,
 8004d00:	4909      	ldr	r1, [pc, #36]	; (8004d28 <updateData+0x5c>)
 8004d02:	480a      	ldr	r0, [pc, #40]	; (8004d2c <updateData+0x60>)
 8004d04:	f004 fc72 	bl	80095ec <LSM6DSL_Read_Gyro>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	79fb      	ldrb	r3, [r7, #7]
 8004d0e:	4013      	ands	r3, r2
 8004d10:	71fb      	strb	r3, [r7, #7]
				latestData.gyro_sample);

	return result;
 8004d12:	79fb      	ldrb	r3, [r7, #7]
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3708      	adds	r7, #8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bd80      	pop	{r7, pc}
 8004d1c:	20000008 	.word	0x20000008
 8004d20:	20000360 	.word	0x20000360
 8004d24:	20000358 	.word	0x20000358
 8004d28:	20000374 	.word	0x20000374
 8004d2c:	2000036c 	.word	0x2000036c

08004d30 <set_LogSensors>:
 * @brief  Set the sensors whose data have to be logged.
 * @param  sensors The sensors to be logged. Each bit corresponds to a specific
 * 				   sensor, according to the masks defined in app.h.
 * @return None.
 */
void set_LogSensors(uint8_t sensors) {
 8004d30:	b480      	push	{r7}
 8004d32:	b083      	sub	sp, #12
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	4603      	mov	r3, r0
 8004d38:	71fb      	strb	r3, [r7, #7]
	if (sensors != 0)
 8004d3a:	79fb      	ldrb	r3, [r7, #7]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d003      	beq.n	8004d48 <set_LogSensors+0x18>
		winter.logSensors = sensors;
 8004d40:	4a06      	ldr	r2, [pc, #24]	; (8004d5c <set_LogSensors+0x2c>)
 8004d42:	79fb      	ldrb	r3, [r7, #7]
 8004d44:	7153      	strb	r3, [r2, #5]
	else
		winter.logSensors = DEFAULT_LOG_SENSORS;
}
 8004d46:	e002      	b.n	8004d4e <set_LogSensors+0x1e>
		winter.logSensors = DEFAULT_LOG_SENSORS;
 8004d48:	4b04      	ldr	r3, [pc, #16]	; (8004d5c <set_LogSensors+0x2c>)
 8004d4a:	2203      	movs	r2, #3
 8004d4c:	715a      	strb	r2, [r3, #5]
}
 8004d4e:	bf00      	nop
 8004d50:	370c      	adds	r7, #12
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr
 8004d5a:	bf00      	nop
 8004d5c:	20000008 	.word	0x20000008

08004d60 <set_LogFrequency>:
/*
 * @brief  Set the frequency at which data have to be logged.
 * @param  frequency The log frequency.
 * @return None.
 */
void set_LogFrequency(uint16_t frequency) {
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	4603      	mov	r3, r0
 8004d68:	80fb      	strh	r3, [r7, #6]
	if (frequency > 0)
 8004d6a:	88fb      	ldrh	r3, [r7, #6]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d003      	beq.n	8004d78 <set_LogFrequency+0x18>
		winter.logFrequency = frequency;
 8004d70:	4a06      	ldr	r2, [pc, #24]	; (8004d8c <set_LogFrequency+0x2c>)
 8004d72:	88fb      	ldrh	r3, [r7, #6]
 8004d74:	80d3      	strh	r3, [r2, #6]
	else
		winter.logFrequency = DEFAULT_LOG_PERIOD;
}
 8004d76:	e002      	b.n	8004d7e <set_LogFrequency+0x1e>
		winter.logFrequency = DEFAULT_LOG_PERIOD;
 8004d78:	4b04      	ldr	r3, [pc, #16]	; (8004d8c <set_LogFrequency+0x2c>)
 8004d7a:	22c8      	movs	r2, #200	; 0xc8
 8004d7c:	80da      	strh	r2, [r3, #6]
}
 8004d7e:	bf00      	nop
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	20000008 	.word	0x20000008

08004d90 <Log_Write_Data>:

	return retSD == FR_OK;
	*/
}

void Log_Write_Data(void) {
 8004d90:	b480      	push	{r7}
 8004d92:	af00      	add	r7, sp, #0
//				logIndex);
	}

	return f_close(&SDFile) == FR_OK;
	*/
}
 8004d94:	bf00      	nop
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr

08004d9e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004da2:	f7fb fb95 	bl	80004d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004da6:	f000 f81b 	bl	8004de0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004daa:	f000 fa35 	bl	8005218 <MX_GPIO_Init>
  MX_I2C1_Init();
 8004dae:	f000 f89b 	bl	8004ee8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8004db2:	f000 f8d9 	bl	8004f68 <MX_I2C2_Init>
  MX_I2C3_Init();
 8004db6:	f000 f917 	bl	8004fe8 <MX_I2C3_Init>
  MX_SPI1_Init();
 8004dba:	f000 f9b1 	bl	8005120 <MX_SPI1_Init>
  MX_SPI2_Init();
 8004dbe:	f000 f9ed 	bl	800519c <MX_SPI2_Init>
  MX_RTC_Init();
 8004dc2:	f000 f951 	bl	8005068 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	App_InitSystem();
 8004dc6:	f7ff fcf9 	bl	80047bc <App_InitSystem>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (App_GetSystemState() == SYSTEM_STATE_SLEEP) {
 8004dca:	f7ff fb4f 	bl	800446c <App_GetSystemState>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b17      	cmp	r3, #23
 8004dd2:	d1fa      	bne.n	8004dca <main+0x2c>
			Enter_Stop2_Mode();
 8004dd4:	f000 fdc6 	bl	8005964 <Enter_Stop2_Mode>
			Exit_Stop2_Mode();
 8004dd8:	f000 fe00 	bl	80059dc <Exit_Stop2_Mode>
		if (App_GetSystemState() == SYSTEM_STATE_SLEEP) {
 8004ddc:	e7f5      	b.n	8004dca <main+0x2c>
	...

08004de0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b0b8      	sub	sp, #224	; 0xe0
 8004de4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004de6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004dea:	2244      	movs	r2, #68	; 0x44
 8004dec:	2100      	movs	r1, #0
 8004dee:	4618      	mov	r0, r3
 8004df0:	f005 f9fc 	bl	800a1ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004df4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004df8:	2200      	movs	r2, #0
 8004dfa:	601a      	str	r2, [r3, #0]
 8004dfc:	605a      	str	r2, [r3, #4]
 8004dfe:	609a      	str	r2, [r3, #8]
 8004e00:	60da      	str	r2, [r3, #12]
 8004e02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004e04:	463b      	mov	r3, r7
 8004e06:	2288      	movs	r2, #136	; 0x88
 8004e08:	2100      	movs	r1, #0
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f005 f9ee 	bl	800a1ec <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8004e10:	f7fc fdc6 	bl	80019a0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004e14:	4b32      	ldr	r3, [pc, #200]	; (8004ee0 <SystemClock_Config+0x100>)
 8004e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e1a:	4a31      	ldr	r2, [pc, #196]	; (8004ee0 <SystemClock_Config+0x100>)
 8004e1c:	f023 0318 	bic.w	r3, r3, #24
 8004e20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8004e24:	2314      	movs	r3, #20
 8004e26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8004e30:	2301      	movs	r3, #1
 8004e32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8004e36:	2300      	movs	r3, #0
 8004e38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8004e3c:	2370      	movs	r3, #112	; 0x70
 8004e3e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004e42:	2300      	movs	r3, #0
 8004e44:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004e48:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f7fc fe8f 	bl	8001b70 <HAL_RCC_OscConfig>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8004e58:	f000 fdd6 	bl	8005a08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e5c:	230f      	movs	r3, #15
 8004e5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8004e62:	2300      	movs	r3, #0
 8004e64:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004e74:	2300      	movs	r3, #0
 8004e76:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004e7a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004e7e:	2100      	movs	r1, #0
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7fd fa5b 	bl	800233c <HAL_RCC_ClockConfig>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8004e8c:	f000 fdbc 	bl	8005a08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_I2C1
 8004e90:	4b14      	ldr	r3, [pc, #80]	; (8004ee4 <SystemClock_Config+0x104>)
 8004e92:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8004e94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e98:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 8004e9a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e9e:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_SYSCLK;
 8004ea0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ea4:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004ea6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004eaa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004eae:	463b      	mov	r3, r7
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7fd fc11 	bl	80026d8 <HAL_RCCEx_PeriphCLKConfig>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d001      	beq.n	8004ec0 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8004ebc:	f000 fda4 	bl	8005a08 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004ec0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004ec4:	f7fc fd8a 	bl	80019dc <HAL_PWREx_ControlVoltageScaling>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8004ece:	f000 fd9b 	bl	8005a08 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8004ed2:	f7fd feeb 	bl	8002cac <HAL_RCCEx_EnableMSIPLLMode>
}
 8004ed6:	bf00      	nop
 8004ed8:	37e0      	adds	r7, #224	; 0xe0
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	000201c0 	.word	0x000201c0

08004ee8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004eec:	4b1b      	ldr	r3, [pc, #108]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004eee:	4a1c      	ldr	r2, [pc, #112]	; (8004f60 <MX_I2C1_Init+0x78>)
 8004ef0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8004ef2:	4b1a      	ldr	r3, [pc, #104]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004ef4:	4a1b      	ldr	r2, [pc, #108]	; (8004f64 <MX_I2C1_Init+0x7c>)
 8004ef6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004ef8:	4b18      	ldr	r3, [pc, #96]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004efe:	4b17      	ldr	r3, [pc, #92]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004f00:	2201      	movs	r2, #1
 8004f02:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004f04:	4b15      	ldr	r3, [pc, #84]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004f0a:	4b14      	ldr	r3, [pc, #80]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004f10:	4b12      	ldr	r3, [pc, #72]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f16:	4b11      	ldr	r3, [pc, #68]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004f1c:	4b0f      	ldr	r3, [pc, #60]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004f1e:	2200      	movs	r2, #0
 8004f20:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004f22:	480e      	ldr	r0, [pc, #56]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004f24:	f7fc f81b 	bl	8000f5e <HAL_I2C_Init>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004f2e:	f000 fd6b 	bl	8005a08 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004f32:	2100      	movs	r1, #0
 8004f34:	4809      	ldr	r0, [pc, #36]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004f36:	f7fc fc9b 	bl	8001870 <HAL_I2CEx_ConfigAnalogFilter>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004f40:	f000 fd62 	bl	8005a08 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004f44:	2100      	movs	r1, #0
 8004f46:	4805      	ldr	r0, [pc, #20]	; (8004f5c <MX_I2C1_Init+0x74>)
 8004f48:	f7fc fcdd 	bl	8001906 <HAL_I2CEx_ConfigDigitalFilter>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d001      	beq.n	8004f56 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004f52:	f000 fd59 	bl	8005a08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004f56:	bf00      	nop
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	20000454 	.word	0x20000454
 8004f60:	40005400 	.word	0x40005400
 8004f64:	2000090e 	.word	0x2000090e

08004f68 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004f6c:	4b1b      	ldr	r3, [pc, #108]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004f6e:	4a1c      	ldr	r2, [pc, #112]	; (8004fe0 <MX_I2C2_Init+0x78>)
 8004f70:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2000090E;
 8004f72:	4b1a      	ldr	r3, [pc, #104]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004f74:	4a1b      	ldr	r2, [pc, #108]	; (8004fe4 <MX_I2C2_Init+0x7c>)
 8004f76:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8004f78:	4b18      	ldr	r3, [pc, #96]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004f7e:	4b17      	ldr	r3, [pc, #92]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004f80:	2201      	movs	r2, #1
 8004f82:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004f84:	4b15      	ldr	r3, [pc, #84]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8004f8a:	4b14      	ldr	r3, [pc, #80]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004f90:	4b12      	ldr	r3, [pc, #72]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f96:	4b11      	ldr	r3, [pc, #68]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004f9c:	4b0f      	ldr	r3, [pc, #60]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004fa2:	480e      	ldr	r0, [pc, #56]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004fa4:	f7fb ffdb 	bl	8000f5e <HAL_I2C_Init>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8004fae:	f000 fd2b 	bl	8005a08 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	4809      	ldr	r0, [pc, #36]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004fb6:	f7fc fc5b 	bl	8001870 <HAL_I2CEx_ConfigAnalogFilter>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d001      	beq.n	8004fc4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8004fc0:	f000 fd22 	bl	8005a08 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004fc4:	2100      	movs	r1, #0
 8004fc6:	4805      	ldr	r0, [pc, #20]	; (8004fdc <MX_I2C2_Init+0x74>)
 8004fc8:	f7fc fc9d 	bl	8001906 <HAL_I2CEx_ConfigDigitalFilter>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8004fd2:	f000 fd19 	bl	8005a08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004fd6:	bf00      	nop
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	200004a0 	.word	0x200004a0
 8004fe0:	40005800 	.word	0x40005800
 8004fe4:	2000090e 	.word	0x2000090e

08004fe8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8004fec:	4b1b      	ldr	r3, [pc, #108]	; (800505c <MX_I2C3_Init+0x74>)
 8004fee:	4a1c      	ldr	r2, [pc, #112]	; (8005060 <MX_I2C3_Init+0x78>)
 8004ff0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x2000090E;
 8004ff2:	4b1a      	ldr	r3, [pc, #104]	; (800505c <MX_I2C3_Init+0x74>)
 8004ff4:	4a1b      	ldr	r2, [pc, #108]	; (8005064 <MX_I2C3_Init+0x7c>)
 8004ff6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8004ff8:	4b18      	ldr	r3, [pc, #96]	; (800505c <MX_I2C3_Init+0x74>)
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ffe:	4b17      	ldr	r3, [pc, #92]	; (800505c <MX_I2C3_Init+0x74>)
 8005000:	2201      	movs	r2, #1
 8005002:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005004:	4b15      	ldr	r3, [pc, #84]	; (800505c <MX_I2C3_Init+0x74>)
 8005006:	2200      	movs	r2, #0
 8005008:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800500a:	4b14      	ldr	r3, [pc, #80]	; (800505c <MX_I2C3_Init+0x74>)
 800500c:	2200      	movs	r2, #0
 800500e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005010:	4b12      	ldr	r3, [pc, #72]	; (800505c <MX_I2C3_Init+0x74>)
 8005012:	2200      	movs	r2, #0
 8005014:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005016:	4b11      	ldr	r3, [pc, #68]	; (800505c <MX_I2C3_Init+0x74>)
 8005018:	2200      	movs	r2, #0
 800501a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800501c:	4b0f      	ldr	r3, [pc, #60]	; (800505c <MX_I2C3_Init+0x74>)
 800501e:	2200      	movs	r2, #0
 8005020:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8005022:	480e      	ldr	r0, [pc, #56]	; (800505c <MX_I2C3_Init+0x74>)
 8005024:	f7fb ff9b 	bl	8000f5e <HAL_I2C_Init>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d001      	beq.n	8005032 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800502e:	f000 fceb 	bl	8005a08 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8005032:	2100      	movs	r1, #0
 8005034:	4809      	ldr	r0, [pc, #36]	; (800505c <MX_I2C3_Init+0x74>)
 8005036:	f7fc fc1b 	bl	8001870 <HAL_I2CEx_ConfigAnalogFilter>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d001      	beq.n	8005044 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8005040:	f000 fce2 	bl	8005a08 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8005044:	2100      	movs	r1, #0
 8005046:	4805      	ldr	r0, [pc, #20]	; (800505c <MX_I2C3_Init+0x74>)
 8005048:	f7fc fc5d 	bl	8001906 <HAL_I2CEx_ConfigDigitalFilter>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d001      	beq.n	8005056 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8005052:	f000 fcd9 	bl	8005a08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8005056:	bf00      	nop
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	200003a4 	.word	0x200003a4
 8005060:	40005c00 	.word	0x40005c00
 8005064:	2000090e 	.word	0x2000090e

08005068 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b086      	sub	sp, #24
 800506c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800506e:	1d3b      	adds	r3, r7, #4
 8005070:	2200      	movs	r2, #0
 8005072:	601a      	str	r2, [r3, #0]
 8005074:	605a      	str	r2, [r3, #4]
 8005076:	609a      	str	r2, [r3, #8]
 8005078:	60da      	str	r2, [r3, #12]
 800507a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800507c:	2300      	movs	r3, #0
 800507e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8005080:	4b25      	ldr	r3, [pc, #148]	; (8005118 <MX_RTC_Init+0xb0>)
 8005082:	4a26      	ldr	r2, [pc, #152]	; (800511c <MX_RTC_Init+0xb4>)
 8005084:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005086:	4b24      	ldr	r3, [pc, #144]	; (8005118 <MX_RTC_Init+0xb0>)
 8005088:	2200      	movs	r2, #0
 800508a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800508c:	4b22      	ldr	r3, [pc, #136]	; (8005118 <MX_RTC_Init+0xb0>)
 800508e:	227f      	movs	r2, #127	; 0x7f
 8005090:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8005092:	4b21      	ldr	r3, [pc, #132]	; (8005118 <MX_RTC_Init+0xb0>)
 8005094:	22ff      	movs	r2, #255	; 0xff
 8005096:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005098:	4b1f      	ldr	r3, [pc, #124]	; (8005118 <MX_RTC_Init+0xb0>)
 800509a:	2200      	movs	r2, #0
 800509c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800509e:	4b1e      	ldr	r3, [pc, #120]	; (8005118 <MX_RTC_Init+0xb0>)
 80050a0:	2200      	movs	r2, #0
 80050a2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80050a4:	4b1c      	ldr	r3, [pc, #112]	; (8005118 <MX_RTC_Init+0xb0>)
 80050a6:	2200      	movs	r2, #0
 80050a8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80050aa:	4b1b      	ldr	r3, [pc, #108]	; (8005118 <MX_RTC_Init+0xb0>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80050b0:	4819      	ldr	r0, [pc, #100]	; (8005118 <MX_RTC_Init+0xb0>)
 80050b2:	f7fd ffdd 	bl	8003070 <HAL_RTC_Init>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d001      	beq.n	80050c0 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80050bc:	f000 fca4 	bl	8005a08 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80050c0:	2300      	movs	r3, #0
 80050c2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80050c4:	2300      	movs	r3, #0
 80050c6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80050c8:	2300      	movs	r3, #0
 80050ca:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80050cc:	2300      	movs	r3, #0
 80050ce:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80050d0:	2300      	movs	r3, #0
 80050d2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80050d4:	1d3b      	adds	r3, r7, #4
 80050d6:	2201      	movs	r2, #1
 80050d8:	4619      	mov	r1, r3
 80050da:	480f      	ldr	r0, [pc, #60]	; (8005118 <MX_RTC_Init+0xb0>)
 80050dc:	f7fe f843 	bl	8003166 <HAL_RTC_SetTime>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d001      	beq.n	80050ea <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80050e6:	f000 fc8f 	bl	8005a08 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80050ea:	2301      	movs	r3, #1
 80050ec:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80050ee:	2301      	movs	r3, #1
 80050f0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80050f2:	2301      	movs	r3, #1
 80050f4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 80050f6:	2300      	movs	r3, #0
 80050f8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80050fa:	463b      	mov	r3, r7
 80050fc:	2201      	movs	r2, #1
 80050fe:	4619      	mov	r1, r3
 8005100:	4805      	ldr	r0, [pc, #20]	; (8005118 <MX_RTC_Init+0xb0>)
 8005102:	f7fe f929 	bl	8003358 <HAL_RTC_SetDate>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d001      	beq.n	8005110 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 800510c:	f000 fc7c 	bl	8005a08 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8005110:	bf00      	nop
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	200004ec 	.word	0x200004ec
 800511c:	40002800 	.word	0x40002800

08005120 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8005124:	4b1b      	ldr	r3, [pc, #108]	; (8005194 <MX_SPI1_Init+0x74>)
 8005126:	4a1c      	ldr	r2, [pc, #112]	; (8005198 <MX_SPI1_Init+0x78>)
 8005128:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800512a:	4b1a      	ldr	r3, [pc, #104]	; (8005194 <MX_SPI1_Init+0x74>)
 800512c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005130:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005132:	4b18      	ldr	r3, [pc, #96]	; (8005194 <MX_SPI1_Init+0x74>)
 8005134:	2200      	movs	r2, #0
 8005136:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005138:	4b16      	ldr	r3, [pc, #88]	; (8005194 <MX_SPI1_Init+0x74>)
 800513a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800513e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005140:	4b14      	ldr	r3, [pc, #80]	; (8005194 <MX_SPI1_Init+0x74>)
 8005142:	2200      	movs	r2, #0
 8005144:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005146:	4b13      	ldr	r3, [pc, #76]	; (8005194 <MX_SPI1_Init+0x74>)
 8005148:	2200      	movs	r2, #0
 800514a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800514c:	4b11      	ldr	r3, [pc, #68]	; (8005194 <MX_SPI1_Init+0x74>)
 800514e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005152:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005154:	4b0f      	ldr	r3, [pc, #60]	; (8005194 <MX_SPI1_Init+0x74>)
 8005156:	2200      	movs	r2, #0
 8005158:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800515a:	4b0e      	ldr	r3, [pc, #56]	; (8005194 <MX_SPI1_Init+0x74>)
 800515c:	2200      	movs	r2, #0
 800515e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005160:	4b0c      	ldr	r3, [pc, #48]	; (8005194 <MX_SPI1_Init+0x74>)
 8005162:	2200      	movs	r2, #0
 8005164:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005166:	4b0b      	ldr	r3, [pc, #44]	; (8005194 <MX_SPI1_Init+0x74>)
 8005168:	2200      	movs	r2, #0
 800516a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800516c:	4b09      	ldr	r3, [pc, #36]	; (8005194 <MX_SPI1_Init+0x74>)
 800516e:	2207      	movs	r2, #7
 8005170:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005172:	4b08      	ldr	r3, [pc, #32]	; (8005194 <MX_SPI1_Init+0x74>)
 8005174:	2200      	movs	r2, #0
 8005176:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005178:	4b06      	ldr	r3, [pc, #24]	; (8005194 <MX_SPI1_Init+0x74>)
 800517a:	2208      	movs	r2, #8
 800517c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800517e:	4805      	ldr	r0, [pc, #20]	; (8005194 <MX_SPI1_Init+0x74>)
 8005180:	f7fe fa90 	bl	80036a4 <HAL_SPI_Init>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d001      	beq.n	800518e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800518a:	f000 fc3d 	bl	8005a08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800518e:	bf00      	nop
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	20000510 	.word	0x20000510
 8005198:	40013000 	.word	0x40013000

0800519c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80051a0:	4b1b      	ldr	r3, [pc, #108]	; (8005210 <MX_SPI2_Init+0x74>)
 80051a2:	4a1c      	ldr	r2, [pc, #112]	; (8005214 <MX_SPI2_Init+0x78>)
 80051a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80051a6:	4b1a      	ldr	r3, [pc, #104]	; (8005210 <MX_SPI2_Init+0x74>)
 80051a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80051ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80051ae:	4b18      	ldr	r3, [pc, #96]	; (8005210 <MX_SPI2_Init+0x74>)
 80051b0:	2200      	movs	r2, #0
 80051b2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80051b4:	4b16      	ldr	r3, [pc, #88]	; (8005210 <MX_SPI2_Init+0x74>)
 80051b6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80051ba:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80051bc:	4b14      	ldr	r3, [pc, #80]	; (8005210 <MX_SPI2_Init+0x74>)
 80051be:	2200      	movs	r2, #0
 80051c0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80051c2:	4b13      	ldr	r3, [pc, #76]	; (8005210 <MX_SPI2_Init+0x74>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80051c8:	4b11      	ldr	r3, [pc, #68]	; (8005210 <MX_SPI2_Init+0x74>)
 80051ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051ce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80051d0:	4b0f      	ldr	r3, [pc, #60]	; (8005210 <MX_SPI2_Init+0x74>)
 80051d2:	2200      	movs	r2, #0
 80051d4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80051d6:	4b0e      	ldr	r3, [pc, #56]	; (8005210 <MX_SPI2_Init+0x74>)
 80051d8:	2200      	movs	r2, #0
 80051da:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80051dc:	4b0c      	ldr	r3, [pc, #48]	; (8005210 <MX_SPI2_Init+0x74>)
 80051de:	2200      	movs	r2, #0
 80051e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051e2:	4b0b      	ldr	r3, [pc, #44]	; (8005210 <MX_SPI2_Init+0x74>)
 80051e4:	2200      	movs	r2, #0
 80051e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80051e8:	4b09      	ldr	r3, [pc, #36]	; (8005210 <MX_SPI2_Init+0x74>)
 80051ea:	2207      	movs	r2, #7
 80051ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80051ee:	4b08      	ldr	r3, [pc, #32]	; (8005210 <MX_SPI2_Init+0x74>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80051f4:	4b06      	ldr	r3, [pc, #24]	; (8005210 <MX_SPI2_Init+0x74>)
 80051f6:	2208      	movs	r2, #8
 80051f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80051fa:	4805      	ldr	r0, [pc, #20]	; (8005210 <MX_SPI2_Init+0x74>)
 80051fc:	f7fe fa52 	bl	80036a4 <HAL_SPI_Init>
 8005200:	4603      	mov	r3, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d001      	beq.n	800520a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8005206:	f000 fbff 	bl	8005a08 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800520a:	bf00      	nop
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	200003f0 	.word	0x200003f0
 8005214:	40003800 	.word	0x40003800

08005218 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b08a      	sub	sp, #40	; 0x28
 800521c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800521e:	f107 0314 	add.w	r3, r7, #20
 8005222:	2200      	movs	r2, #0
 8005224:	601a      	str	r2, [r3, #0]
 8005226:	605a      	str	r2, [r3, #4]
 8005228:	609a      	str	r2, [r3, #8]
 800522a:	60da      	str	r2, [r3, #12]
 800522c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800522e:	4b96      	ldr	r3, [pc, #600]	; (8005488 <MX_GPIO_Init+0x270>)
 8005230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005232:	4a95      	ldr	r2, [pc, #596]	; (8005488 <MX_GPIO_Init+0x270>)
 8005234:	f043 0304 	orr.w	r3, r3, #4
 8005238:	64d3      	str	r3, [r2, #76]	; 0x4c
 800523a:	4b93      	ldr	r3, [pc, #588]	; (8005488 <MX_GPIO_Init+0x270>)
 800523c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800523e:	f003 0304 	and.w	r3, r3, #4
 8005242:	613b      	str	r3, [r7, #16]
 8005244:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005246:	4b90      	ldr	r3, [pc, #576]	; (8005488 <MX_GPIO_Init+0x270>)
 8005248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800524a:	4a8f      	ldr	r2, [pc, #572]	; (8005488 <MX_GPIO_Init+0x270>)
 800524c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005252:	4b8d      	ldr	r3, [pc, #564]	; (8005488 <MX_GPIO_Init+0x270>)
 8005254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800525a:	60fb      	str	r3, [r7, #12]
 800525c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800525e:	4b8a      	ldr	r3, [pc, #552]	; (8005488 <MX_GPIO_Init+0x270>)
 8005260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005262:	4a89      	ldr	r2, [pc, #548]	; (8005488 <MX_GPIO_Init+0x270>)
 8005264:	f043 0301 	orr.w	r3, r3, #1
 8005268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800526a:	4b87      	ldr	r3, [pc, #540]	; (8005488 <MX_GPIO_Init+0x270>)
 800526c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	60bb      	str	r3, [r7, #8]
 8005274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005276:	4b84      	ldr	r3, [pc, #528]	; (8005488 <MX_GPIO_Init+0x270>)
 8005278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800527a:	4a83      	ldr	r2, [pc, #524]	; (8005488 <MX_GPIO_Init+0x270>)
 800527c:	f043 0302 	orr.w	r3, r3, #2
 8005280:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005282:	4b81      	ldr	r3, [pc, #516]	; (8005488 <MX_GPIO_Init+0x270>)
 8005284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005286:	f003 0302 	and.w	r3, r3, #2
 800528a:	607b      	str	r3, [r7, #4]
 800528c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800528e:	4b7e      	ldr	r3, [pc, #504]	; (8005488 <MX_GPIO_Init+0x270>)
 8005290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005292:	4a7d      	ldr	r2, [pc, #500]	; (8005488 <MX_GPIO_Init+0x270>)
 8005294:	f043 0308 	orr.w	r3, r3, #8
 8005298:	64d3      	str	r3, [r2, #76]	; 0x4c
 800529a:	4b7b      	ldr	r3, [pc, #492]	; (8005488 <MX_GPIO_Init+0x270>)
 800529c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800529e:	f003 0308 	and.w	r3, r3, #8
 80052a2:	603b      	str	r3, [r7, #0]
 80052a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_SET);
 80052a6:	2201      	movs	r2, #1
 80052a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80052ac:	4877      	ldr	r0, [pc, #476]	; (800548c <MX_GPIO_Init+0x274>)
 80052ae:	f7fb fe01 	bl	8000eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_SET);
 80052b2:	2201      	movs	r2, #1
 80052b4:	2108      	movs	r1, #8
 80052b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052ba:	f7fb fdfb 	bl	8000eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LOAD_EN_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 80052be:	2200      	movs	r2, #0
 80052c0:	2130      	movs	r1, #48	; 0x30
 80052c2:	4872      	ldr	r0, [pc, #456]	; (800548c <MX_GPIO_Init+0x274>)
 80052c4:	f7fb fdf6 	bl	8000eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_Pin|LED_BLUE_Pin|BLE_RST_Pin, GPIO_PIN_RESET);
 80052c8:	2200      	movs	r2, #0
 80052ca:	f640 0103 	movw	r1, #2051	; 0x803
 80052ce:	4870      	ldr	r0, [pc, #448]	; (8005490 <MX_GPIO_Init+0x278>)
 80052d0:	f7fb fdf0 	bl	8000eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DBG_GPIO1_GPIO_Port, DBG_GPIO1_Pin, GPIO_PIN_RESET);
 80052d4:	2200      	movs	r2, #0
 80052d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052de:	f7fb fde9 	bl	8000eb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MOT_CS_Pin */
  GPIO_InitStruct.Pin = MOT_CS_Pin;
 80052e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052e8:	2301      	movs	r3, #1
 80052ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80052ec:	2301      	movs	r3, #1
 80052ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052f0:	2300      	movs	r3, #0
 80052f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOT_CS_GPIO_Port, &GPIO_InitStruct);
 80052f4:	f107 0314 	add.w	r3, r7, #20
 80052f8:	4619      	mov	r1, r3
 80052fa:	4864      	ldr	r0, [pc, #400]	; (800548c <MX_GPIO_Init+0x274>)
 80052fc:	f7fb fb24 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005300:	2303      	movs	r3, #3
 8005302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005304:	2303      	movs	r3, #3
 8005306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005308:	2300      	movs	r3, #0
 800530a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800530c:	f107 0314 	add.w	r3, r7, #20
 8005310:	4619      	mov	r1, r3
 8005312:	4860      	ldr	r0, [pc, #384]	; (8005494 <MX_GPIO_Init+0x27c>)
 8005314:	f7fb fb18 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_ACC_Pin BLE_IRQ_Pin */
  GPIO_InitStruct.Pin = INT_ACC_Pin|BLE_IRQ_Pin;
 8005318:	2305      	movs	r3, #5
 800531a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800531c:	4b5e      	ldr	r3, [pc, #376]	; (8005498 <MX_GPIO_Init+0x280>)
 800531e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005320:	2300      	movs	r3, #0
 8005322:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005324:	f107 0314 	add.w	r3, r7, #20
 8005328:	4619      	mov	r1, r3
 800532a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800532e:	f7fb fb0b 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CD_Pin */
  GPIO_InitStruct.Pin = SD_CD_Pin;
 8005332:	2302      	movs	r3, #2
 8005334:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005336:	2300      	movs	r3, #0
 8005338:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800533a:	2301      	movs	r3, #1
 800533c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 800533e:	f107 0314 	add.w	r3, r7, #20
 8005342:	4619      	mov	r1, r3
 8005344:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005348:	f7fb fafe 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXP_CS_Pin */
  GPIO_InitStruct.Pin = EXP_CS_Pin;
 800534c:	2308      	movs	r3, #8
 800534e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005350:	2301      	movs	r3, #1
 8005352:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005354:	2301      	movs	r3, #1
 8005356:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005358:	2300      	movs	r3, #0
 800535a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EXP_CS_GPIO_Port, &GPIO_InitStruct);
 800535c:	f107 0314 	add.w	r3, r7, #20
 8005360:	4619      	mov	r1, r3
 8005362:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005366:	f7fb faef 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXP_GPIO_Pin */
  GPIO_InitStruct.Pin = EXP_GPIO_Pin;
 800536a:	2310      	movs	r3, #16
 800536c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800536e:	2300      	movs	r3, #0
 8005370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005372:	2300      	movs	r3, #0
 8005374:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EXP_GPIO_GPIO_Port, &GPIO_InitStruct);
 8005376:	f107 0314 	add.w	r3, r7, #20
 800537a:	4619      	mov	r1, r3
 800537c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005380:	f7fb fae2 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOAD_EN_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LOAD_EN_Pin|LED_GREEN_Pin;
 8005384:	2330      	movs	r3, #48	; 0x30
 8005386:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005388:	2301      	movs	r3, #1
 800538a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800538c:	2300      	movs	r3, #0
 800538e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005390:	2300      	movs	r3, #0
 8005392:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005394:	f107 0314 	add.w	r3, r7, #20
 8005398:	4619      	mov	r1, r3
 800539a:	483c      	ldr	r0, [pc, #240]	; (800548c <MX_GPIO_Init+0x274>)
 800539c:	f7fb fad4 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_BLUE_Pin BLE_RST_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_BLUE_Pin|BLE_RST_Pin;
 80053a0:	f640 0303 	movw	r3, #2051	; 0x803
 80053a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053a6:	2301      	movs	r3, #1
 80053a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053aa:	2300      	movs	r3, #0
 80053ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053ae:	2300      	movs	r3, #0
 80053b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053b2:	f107 0314 	add.w	r3, r7, #20
 80053b6:	4619      	mov	r1, r3
 80053b8:	4835      	ldr	r0, [pc, #212]	; (8005490 <MX_GPIO_Init+0x278>)
 80053ba:	f7fb fac5 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_CS_Pin PB15 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = BLE_CS_Pin|GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_8
 80053be:	f248 3324 	movw	r3, #33572	; 0x8324
 80053c2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80053c4:	2303      	movs	r3, #3
 80053c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053cc:	f107 0314 	add.w	r3, r7, #20
 80053d0:	4619      	mov	r1, r3
 80053d2:	482f      	ldr	r0, [pc, #188]	; (8005490 <MX_GPIO_Init+0x278>)
 80053d4:	f7fb fab8 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pins : BATT_STAT_Pin DBG_GPIO3_Pin DBG_GPIO2_Pin */
  GPIO_InitStruct.Pin = BATT_STAT_Pin|DBG_GPIO3_Pin|DBG_GPIO2_Pin;
 80053d8:	f241 0318 	movw	r3, #4120	; 0x1018
 80053dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053de:	2300      	movs	r3, #0
 80053e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053e2:	2300      	movs	r3, #0
 80053e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053e6:	f107 0314 	add.w	r3, r7, #20
 80053ea:	4619      	mov	r1, r3
 80053ec:	4828      	ldr	r0, [pc, #160]	; (8005490 <MX_GPIO_Init+0x278>)
 80053ee:	f7fb faab 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80053f2:	f44f 53fe 	mov.w	r3, #8128	; 0x1fc0
 80053f6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80053f8:	2303      	movs	r3, #3
 80053fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053fc:	2300      	movs	r3, #0
 80053fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005400:	f107 0314 	add.w	r3, r7, #20
 8005404:	4619      	mov	r1, r3
 8005406:	4821      	ldr	r0, [pc, #132]	; (800548c <MX_GPIO_Init+0x274>)
 8005408:	f7fb fa9e 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800540c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005410:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005412:	2303      	movs	r3, #3
 8005414:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005416:	2300      	movs	r3, #0
 8005418:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800541a:	f107 0314 	add.w	r3, r7, #20
 800541e:	4619      	mov	r1, r3
 8005420:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005424:	f7fb fa90 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pin : DBG_GPIO1_Pin */
  GPIO_InitStruct.Pin = DBG_GPIO1_Pin;
 8005428:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800542c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800542e:	2301      	movs	r3, #1
 8005430:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005432:	2300      	movs	r3, #0
 8005434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005436:	2300      	movs	r3, #0
 8005438:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DBG_GPIO1_GPIO_Port, &GPIO_InitStruct);
 800543a:	f107 0314 	add.w	r3, r7, #20
 800543e:	4619      	mov	r1, r3
 8005440:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005444:	f7fb fa80 	bl	8000948 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005448:	2304      	movs	r3, #4
 800544a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800544c:	2303      	movs	r3, #3
 800544e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005450:	2300      	movs	r3, #0
 8005452:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005454:	f107 0314 	add.w	r3, r7, #20
 8005458:	4619      	mov	r1, r3
 800545a:	4810      	ldr	r0, [pc, #64]	; (800549c <MX_GPIO_Init+0x284>)
 800545c:	f7fb fa74 	bl	8000948 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8005460:	2200      	movs	r2, #0
 8005462:	2103      	movs	r1, #3
 8005464:	2006      	movs	r0, #6
 8005466:	f7fb fa18 	bl	800089a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800546a:	2006      	movs	r0, #6
 800546c:	f7fb fa31 	bl	80008d2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 3, 0);
 8005470:	2200      	movs	r2, #0
 8005472:	2103      	movs	r1, #3
 8005474:	2008      	movs	r0, #8
 8005476:	f7fb fa10 	bl	800089a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800547a:	2008      	movs	r0, #8
 800547c:	f7fb fa29 	bl	80008d2 <HAL_NVIC_EnableIRQ>

}
 8005480:	bf00      	nop
 8005482:	3728      	adds	r7, #40	; 0x28
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}
 8005488:	40021000 	.word	0x40021000
 800548c:	48000800 	.word	0x48000800
 8005490:	48000400 	.word	0x48000400
 8005494:	48001c00 	.word	0x48001c00
 8005498:	10110000 	.word	0x10110000
 800549c:	48000c00 	.word	0x48000c00

080054a0 <I2C_Write>:
 * @param  DevAddress Target device address.
 * @param  pData 	  Pointer to data buffer.
 * @param  Size 	  Amount of data to be sent.
 * @return HAL status.
 */
uint8_t I2C_Write(I2C_e i2c, uint8_t DevAddress, uint8_t* pData, uint8_t Size) {
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b086      	sub	sp, #24
 80054a4:	af02      	add	r7, sp, #8
 80054a6:	603a      	str	r2, [r7, #0]
 80054a8:	461a      	mov	r2, r3
 80054aa:	4603      	mov	r3, r0
 80054ac:	71fb      	strb	r3, [r7, #7]
 80054ae:	460b      	mov	r3, r1
 80054b0:	71bb      	strb	r3, [r7, #6]
 80054b2:	4613      	mov	r3, r2
 80054b4:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res = HAL_OK;
 80054b6:	2300      	movs	r3, #0
 80054b8:	73fb      	strb	r3, [r7, #15]

	switch (i2c) {
 80054ba:	79fb      	ldrb	r3, [r7, #7]
 80054bc:	2b03      	cmp	r3, #3
 80054be:	d026      	beq.n	800550e <I2C_Write+0x6e>
 80054c0:	2b03      	cmp	r3, #3
 80054c2:	dc34      	bgt.n	800552e <I2C_Write+0x8e>
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d002      	beq.n	80054ce <I2C_Write+0x2e>
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	d010      	beq.n	80054ee <I2C_Write+0x4e>
		case I2C_EXP:
			res |= HAL_I2C_Master_Transmit(&hi2c3, DevAddress, pData, Size,
					100);
			break;
		default:
			break;
 80054cc:	e02f      	b.n	800552e <I2C_Write+0x8e>
			res |= HAL_I2C_Master_Transmit(&hi2c1, DevAddress, pData, Size,
 80054ce:	79bb      	ldrb	r3, [r7, #6]
 80054d0:	b299      	uxth	r1, r3
 80054d2:	797b      	ldrb	r3, [r7, #5]
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2264      	movs	r2, #100	; 0x64
 80054d8:	9200      	str	r2, [sp, #0]
 80054da:	683a      	ldr	r2, [r7, #0]
 80054dc:	4817      	ldr	r0, [pc, #92]	; (800553c <I2C_Write+0x9c>)
 80054de:	f7fb fdfd 	bl	80010dc <HAL_I2C_Master_Transmit>
 80054e2:	4603      	mov	r3, r0
 80054e4:	461a      	mov	r2, r3
 80054e6:	7bfb      	ldrb	r3, [r7, #15]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	73fb      	strb	r3, [r7, #15]
			break;
 80054ec:	e020      	b.n	8005530 <I2C_Write+0x90>
			res |= HAL_I2C_Master_Transmit(&hi2c2, DevAddress, pData, Size,
 80054ee:	79bb      	ldrb	r3, [r7, #6]
 80054f0:	b299      	uxth	r1, r3
 80054f2:	797b      	ldrb	r3, [r7, #5]
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	2264      	movs	r2, #100	; 0x64
 80054f8:	9200      	str	r2, [sp, #0]
 80054fa:	683a      	ldr	r2, [r7, #0]
 80054fc:	4810      	ldr	r0, [pc, #64]	; (8005540 <I2C_Write+0xa0>)
 80054fe:	f7fb fded 	bl	80010dc <HAL_I2C_Master_Transmit>
 8005502:	4603      	mov	r3, r0
 8005504:	461a      	mov	r2, r3
 8005506:	7bfb      	ldrb	r3, [r7, #15]
 8005508:	4313      	orrs	r3, r2
 800550a:	73fb      	strb	r3, [r7, #15]
			break;
 800550c:	e010      	b.n	8005530 <I2C_Write+0x90>
			res |= HAL_I2C_Master_Transmit(&hi2c3, DevAddress, pData, Size,
 800550e:	79bb      	ldrb	r3, [r7, #6]
 8005510:	b299      	uxth	r1, r3
 8005512:	797b      	ldrb	r3, [r7, #5]
 8005514:	b29b      	uxth	r3, r3
 8005516:	2264      	movs	r2, #100	; 0x64
 8005518:	9200      	str	r2, [sp, #0]
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	4809      	ldr	r0, [pc, #36]	; (8005544 <I2C_Write+0xa4>)
 800551e:	f7fb fddd 	bl	80010dc <HAL_I2C_Master_Transmit>
 8005522:	4603      	mov	r3, r0
 8005524:	461a      	mov	r2, r3
 8005526:	7bfb      	ldrb	r3, [r7, #15]
 8005528:	4313      	orrs	r3, r2
 800552a:	73fb      	strb	r3, [r7, #15]
			break;
 800552c:	e000      	b.n	8005530 <I2C_Write+0x90>
			break;
 800552e:	bf00      	nop
	}

	return res;
 8005530:	7bfb      	ldrb	r3, [r7, #15]
}
 8005532:	4618      	mov	r0, r3
 8005534:	3710      	adds	r7, #16
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	20000454 	.word	0x20000454
 8005540:	200004a0 	.word	0x200004a0
 8005544:	200003a4 	.word	0x200003a4

08005548 <I2C_Read>:
 * @param  pData 	  Pointer to data buffer.
 * @param  Size 	  Amount of data to be sent.
 * @return HAL status.
 */
uint8_t I2C_Read(I2C_e i2c, uint8_t DevAddress, uint8_t RegAddress,
		uint8_t* pData, uint16_t Size) {
 8005548:	b580      	push	{r7, lr}
 800554a:	b086      	sub	sp, #24
 800554c:	af02      	add	r7, sp, #8
 800554e:	603b      	str	r3, [r7, #0]
 8005550:	4603      	mov	r3, r0
 8005552:	71fb      	strb	r3, [r7, #7]
 8005554:	460b      	mov	r3, r1
 8005556:	71bb      	strb	r3, [r7, #6]
 8005558:	4613      	mov	r3, r2
 800555a:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef res = HAL_OK;
 800555c:	2300      	movs	r3, #0
 800555e:	73fb      	strb	r3, [r7, #15]

	switch (i2c) {
 8005560:	79fb      	ldrb	r3, [r7, #7]
 8005562:	2b03      	cmp	r3, #3
 8005564:	d046      	beq.n	80055f4 <I2C_Read+0xac>
 8005566:	2b03      	cmp	r3, #3
 8005568:	dc64      	bgt.n	8005634 <I2C_Read+0xec>
 800556a:	2b01      	cmp	r3, #1
 800556c:	d002      	beq.n	8005574 <I2C_Read+0x2c>
 800556e:	2b02      	cmp	r3, #2
 8005570:	d020      	beq.n	80055b4 <I2C_Read+0x6c>
 8005572:	e05f      	b.n	8005634 <I2C_Read+0xec>
		case I2C_ENV:
			res |= HAL_I2C_Master_Transmit(&hi2c1, DevAddress, &RegAddress, 1,
 8005574:	79bb      	ldrb	r3, [r7, #6]
 8005576:	b299      	uxth	r1, r3
 8005578:	1d7a      	adds	r2, r7, #5
 800557a:	2364      	movs	r3, #100	; 0x64
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	2301      	movs	r3, #1
 8005580:	4833      	ldr	r0, [pc, #204]	; (8005650 <I2C_Read+0x108>)
 8005582:	f7fb fdab 	bl	80010dc <HAL_I2C_Master_Transmit>
 8005586:	4603      	mov	r3, r0
 8005588:	461a      	mov	r2, r3
 800558a:	7bfb      	ldrb	r3, [r7, #15]
 800558c:	4313      	orrs	r3, r2
 800558e:	73fb      	strb	r3, [r7, #15]
					100);
			if (res == HAL_OK)
 8005590:	7bfb      	ldrb	r3, [r7, #15]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d151      	bne.n	800563a <I2C_Read+0xf2>
				res |= HAL_I2C_Master_Receive(&hi2c1, DevAddress, pData, Size,
 8005596:	79bb      	ldrb	r3, [r7, #6]
 8005598:	b299      	uxth	r1, r3
 800559a:	8b3b      	ldrh	r3, [r7, #24]
 800559c:	2264      	movs	r2, #100	; 0x64
 800559e:	9200      	str	r2, [sp, #0]
 80055a0:	683a      	ldr	r2, [r7, #0]
 80055a2:	482b      	ldr	r0, [pc, #172]	; (8005650 <I2C_Read+0x108>)
 80055a4:	f7fb fe8e 	bl	80012c4 <HAL_I2C_Master_Receive>
 80055a8:	4603      	mov	r3, r0
 80055aa:	461a      	mov	r2, r3
 80055ac:	7bfb      	ldrb	r3, [r7, #15]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	73fb      	strb	r3, [r7, #15]
						100);
			break;
 80055b2:	e042      	b.n	800563a <I2C_Read+0xf2>
		case I2C_GAS:
			res |= HAL_I2C_Master_Transmit(&hi2c2, DevAddress, &RegAddress, 1,
 80055b4:	79bb      	ldrb	r3, [r7, #6]
 80055b6:	b299      	uxth	r1, r3
 80055b8:	1d7a      	adds	r2, r7, #5
 80055ba:	2364      	movs	r3, #100	; 0x64
 80055bc:	9300      	str	r3, [sp, #0]
 80055be:	2301      	movs	r3, #1
 80055c0:	4824      	ldr	r0, [pc, #144]	; (8005654 <I2C_Read+0x10c>)
 80055c2:	f7fb fd8b 	bl	80010dc <HAL_I2C_Master_Transmit>
 80055c6:	4603      	mov	r3, r0
 80055c8:	461a      	mov	r2, r3
 80055ca:	7bfb      	ldrb	r3, [r7, #15]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	73fb      	strb	r3, [r7, #15]
					100);
			if (res == HAL_OK)
 80055d0:	7bfb      	ldrb	r3, [r7, #15]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d133      	bne.n	800563e <I2C_Read+0xf6>
				res |= HAL_I2C_Master_Receive(&hi2c2, DevAddress, pData, Size,
 80055d6:	79bb      	ldrb	r3, [r7, #6]
 80055d8:	b299      	uxth	r1, r3
 80055da:	8b3b      	ldrh	r3, [r7, #24]
 80055dc:	2264      	movs	r2, #100	; 0x64
 80055de:	9200      	str	r2, [sp, #0]
 80055e0:	683a      	ldr	r2, [r7, #0]
 80055e2:	481c      	ldr	r0, [pc, #112]	; (8005654 <I2C_Read+0x10c>)
 80055e4:	f7fb fe6e 	bl	80012c4 <HAL_I2C_Master_Receive>
 80055e8:	4603      	mov	r3, r0
 80055ea:	461a      	mov	r2, r3
 80055ec:	7bfb      	ldrb	r3, [r7, #15]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	73fb      	strb	r3, [r7, #15]
						100);
			break;
 80055f2:	e024      	b.n	800563e <I2C_Read+0xf6>
		case I2C_EXP:
			res |= HAL_I2C_Master_Transmit(&hi2c3, DevAddress, &RegAddress, 1,
 80055f4:	79bb      	ldrb	r3, [r7, #6]
 80055f6:	b299      	uxth	r1, r3
 80055f8:	1d7a      	adds	r2, r7, #5
 80055fa:	2364      	movs	r3, #100	; 0x64
 80055fc:	9300      	str	r3, [sp, #0]
 80055fe:	2301      	movs	r3, #1
 8005600:	4815      	ldr	r0, [pc, #84]	; (8005658 <I2C_Read+0x110>)
 8005602:	f7fb fd6b 	bl	80010dc <HAL_I2C_Master_Transmit>
 8005606:	4603      	mov	r3, r0
 8005608:	461a      	mov	r2, r3
 800560a:	7bfb      	ldrb	r3, [r7, #15]
 800560c:	4313      	orrs	r3, r2
 800560e:	73fb      	strb	r3, [r7, #15]
					100);
			if (res == HAL_OK)
 8005610:	7bfb      	ldrb	r3, [r7, #15]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d115      	bne.n	8005642 <I2C_Read+0xfa>
				res |= HAL_I2C_Master_Receive(&hi2c3, DevAddress, pData, Size,
 8005616:	79bb      	ldrb	r3, [r7, #6]
 8005618:	b299      	uxth	r1, r3
 800561a:	8b3b      	ldrh	r3, [r7, #24]
 800561c:	2264      	movs	r2, #100	; 0x64
 800561e:	9200      	str	r2, [sp, #0]
 8005620:	683a      	ldr	r2, [r7, #0]
 8005622:	480d      	ldr	r0, [pc, #52]	; (8005658 <I2C_Read+0x110>)
 8005624:	f7fb fe4e 	bl	80012c4 <HAL_I2C_Master_Receive>
 8005628:	4603      	mov	r3, r0
 800562a:	461a      	mov	r2, r3
 800562c:	7bfb      	ldrb	r3, [r7, #15]
 800562e:	4313      	orrs	r3, r2
 8005630:	73fb      	strb	r3, [r7, #15]
						100);
			break;
 8005632:	e006      	b.n	8005642 <I2C_Read+0xfa>
		default:
			res = HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	73fb      	strb	r3, [r7, #15]
			break;
 8005638:	e004      	b.n	8005644 <I2C_Read+0xfc>
			break;
 800563a:	bf00      	nop
 800563c:	e002      	b.n	8005644 <I2C_Read+0xfc>
			break;
 800563e:	bf00      	nop
 8005640:	e000      	b.n	8005644 <I2C_Read+0xfc>
			break;
 8005642:	bf00      	nop
	}

	return res;
 8005644:	7bfb      	ldrb	r3, [r7, #15]
}
 8005646:	4618      	mov	r0, r3
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	20000454 	.word	0x20000454
 8005654:	200004a0 	.word	0x200004a0
 8005658:	200003a4 	.word	0x200003a4

0800565c <SPI_Write>:
 * @param  spi   SPI_e enumeration value.
 * @param  pData Pointer to data buffer.
 * @param  Size  Amount of data to be sent.
 * @return HAL status.
 */
uint8_t SPI_Write(SPI_e spi, uint8_t* pData, uint16_t Size) {
 800565c:	b580      	push	{r7, lr}
 800565e:	b084      	sub	sp, #16
 8005660:	af00      	add	r7, sp, #0
 8005662:	4603      	mov	r3, r0
 8005664:	6039      	str	r1, [r7, #0]
 8005666:	71fb      	strb	r3, [r7, #7]
 8005668:	4613      	mov	r3, r2
 800566a:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef res = HAL_OK;
 800566c:	2300      	movs	r3, #0
 800566e:	73fb      	strb	r3, [r7, #15]

	switch (spi) {
 8005670:	79fb      	ldrb	r3, [r7, #7]
 8005672:	2b03      	cmp	r3, #3
 8005674:	d01d      	beq.n	80056b2 <SPI_Write+0x56>
 8005676:	2b03      	cmp	r3, #3
 8005678:	dc32      	bgt.n	80056e0 <SPI_Write+0x84>
 800567a:	2b01      	cmp	r3, #1
 800567c:	d033      	beq.n	80056e6 <SPI_Write+0x8a>
 800567e:	2b02      	cmp	r3, #2
 8005680:	d12e      	bne.n	80056e0 <SPI_Write+0x84>
		case SPI_BLE:
			break;
		case SPI_MOTION:
			HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_RESET);
 8005682:	2200      	movs	r2, #0
 8005684:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005688:	481a      	ldr	r0, [pc, #104]	; (80056f4 <SPI_Write+0x98>)
 800568a:	f7fb fc13 	bl	8000eb4 <HAL_GPIO_WritePin>
			res |= HAL_SPI_Transmit(&hspi2, pData, Size, 100);
 800568e:	88ba      	ldrh	r2, [r7, #4]
 8005690:	2364      	movs	r3, #100	; 0x64
 8005692:	6839      	ldr	r1, [r7, #0]
 8005694:	4818      	ldr	r0, [pc, #96]	; (80056f8 <SPI_Write+0x9c>)
 8005696:	f7fe f8b7 	bl	8003808 <HAL_SPI_Transmit>
 800569a:	4603      	mov	r3, r0
 800569c:	461a      	mov	r2, r3
 800569e:	7bfb      	ldrb	r3, [r7, #15]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_SET);
 80056a4:	2201      	movs	r2, #1
 80056a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80056aa:	4812      	ldr	r0, [pc, #72]	; (80056f4 <SPI_Write+0x98>)
 80056ac:	f7fb fc02 	bl	8000eb4 <HAL_GPIO_WritePin>
			break;
 80056b0:	e01a      	b.n	80056e8 <SPI_Write+0x8c>
		case SPI_EXP:
			HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_RESET);
 80056b2:	2200      	movs	r2, #0
 80056b4:	2108      	movs	r1, #8
 80056b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056ba:	f7fb fbfb 	bl	8000eb4 <HAL_GPIO_WritePin>
			res |= HAL_SPI_Transmit(&hspi2, pData, Size, 100);
 80056be:	88ba      	ldrh	r2, [r7, #4]
 80056c0:	2364      	movs	r3, #100	; 0x64
 80056c2:	6839      	ldr	r1, [r7, #0]
 80056c4:	480c      	ldr	r0, [pc, #48]	; (80056f8 <SPI_Write+0x9c>)
 80056c6:	f7fe f89f 	bl	8003808 <HAL_SPI_Transmit>
 80056ca:	4603      	mov	r3, r0
 80056cc:	461a      	mov	r2, r3
 80056ce:	7bfb      	ldrb	r3, [r7, #15]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_SET);
 80056d4:	2201      	movs	r2, #1
 80056d6:	2108      	movs	r1, #8
 80056d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056dc:	f7fb fbea 	bl	8000eb4 <HAL_GPIO_WritePin>
		default:
			res = HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	73fb      	strb	r3, [r7, #15]
			break;
 80056e4:	e000      	b.n	80056e8 <SPI_Write+0x8c>
			break;
 80056e6:	bf00      	nop
	}

	return res;
 80056e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3710      	adds	r7, #16
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	48000800 	.word	0x48000800
 80056f8:	200003f0 	.word	0x200003f0

080056fc <SPI_Read>:
 * @param  RegAddress Target register address.
 * @param  pData      Pointer to data buffer.
 * @param  Size       Amount of data to be sent.
 * @return HAL status.
 */
uint8_t SPI_Read(SPI_e spi, uint8_t RegAddress, uint8_t* pData, uint16_t Size) {
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	603a      	str	r2, [r7, #0]
 8005704:	461a      	mov	r2, r3
 8005706:	4603      	mov	r3, r0
 8005708:	71fb      	strb	r3, [r7, #7]
 800570a:	460b      	mov	r3, r1
 800570c:	71bb      	strb	r3, [r7, #6]
 800570e:	4613      	mov	r3, r2
 8005710:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef res = HAL_OK;
 8005712:	2300      	movs	r3, #0
 8005714:	73fb      	strb	r3, [r7, #15]

	switch (spi) {
 8005716:	79fb      	ldrb	r3, [r7, #7]
 8005718:	2b03      	cmp	r3, #3
 800571a:	d02b      	beq.n	8005774 <SPI_Read+0x78>
 800571c:	2b03      	cmp	r3, #3
 800571e:	dc4c      	bgt.n	80057ba <SPI_Read+0xbe>
 8005720:	2b01      	cmp	r3, #1
 8005722:	d04d      	beq.n	80057c0 <SPI_Read+0xc4>
 8005724:	2b02      	cmp	r3, #2
 8005726:	d148      	bne.n	80057ba <SPI_Read+0xbe>
		case SPI_BLE:
			break;
		case SPI_MOTION:
			HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_RESET);
 8005728:	2200      	movs	r2, #0
 800572a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800572e:	4827      	ldr	r0, [pc, #156]	; (80057cc <SPI_Read+0xd0>)
 8005730:	f7fb fbc0 	bl	8000eb4 <HAL_GPIO_WritePin>
			pData[0] = 0;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	2200      	movs	r2, #0
 8005738:	701a      	strb	r2, [r3, #0]
			res |= HAL_SPI_Transmit(&hspi2, &RegAddress, 1, 100);
 800573a:	1db9      	adds	r1, r7, #6
 800573c:	2364      	movs	r3, #100	; 0x64
 800573e:	2201      	movs	r2, #1
 8005740:	4823      	ldr	r0, [pc, #140]	; (80057d0 <SPI_Read+0xd4>)
 8005742:	f7fe f861 	bl	8003808 <HAL_SPI_Transmit>
 8005746:	4603      	mov	r3, r0
 8005748:	461a      	mov	r2, r3
 800574a:	7bfb      	ldrb	r3, [r7, #15]
 800574c:	4313      	orrs	r3, r2
 800574e:	73fb      	strb	r3, [r7, #15]
			res |= HAL_SPI_Receive(&hspi2, pData, Size, 100);
 8005750:	88ba      	ldrh	r2, [r7, #4]
 8005752:	2364      	movs	r3, #100	; 0x64
 8005754:	6839      	ldr	r1, [r7, #0]
 8005756:	481e      	ldr	r0, [pc, #120]	; (80057d0 <SPI_Read+0xd4>)
 8005758:	f7fe f9bc 	bl	8003ad4 <HAL_SPI_Receive>
 800575c:	4603      	mov	r3, r0
 800575e:	461a      	mov	r2, r3
 8005760:	7bfb      	ldrb	r3, [r7, #15]
 8005762:	4313      	orrs	r3, r2
 8005764:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(MOT_CS_GPIO_Port, MOT_CS_Pin, GPIO_PIN_SET);
 8005766:	2201      	movs	r2, #1
 8005768:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800576c:	4817      	ldr	r0, [pc, #92]	; (80057cc <SPI_Read+0xd0>)
 800576e:	f7fb fba1 	bl	8000eb4 <HAL_GPIO_WritePin>
			break;
 8005772:	e026      	b.n	80057c2 <SPI_Read+0xc6>
		case SPI_EXP:
			HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_RESET);
 8005774:	2200      	movs	r2, #0
 8005776:	2108      	movs	r1, #8
 8005778:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800577c:	f7fb fb9a 	bl	8000eb4 <HAL_GPIO_WritePin>
			res |= HAL_SPI_Transmit(&hspi2, &RegAddress, 1, 100);
 8005780:	1db9      	adds	r1, r7, #6
 8005782:	2364      	movs	r3, #100	; 0x64
 8005784:	2201      	movs	r2, #1
 8005786:	4812      	ldr	r0, [pc, #72]	; (80057d0 <SPI_Read+0xd4>)
 8005788:	f7fe f83e 	bl	8003808 <HAL_SPI_Transmit>
 800578c:	4603      	mov	r3, r0
 800578e:	461a      	mov	r2, r3
 8005790:	7bfb      	ldrb	r3, [r7, #15]
 8005792:	4313      	orrs	r3, r2
 8005794:	73fb      	strb	r3, [r7, #15]
			res |= HAL_SPI_Receive(&hspi2, pData, Size, 100);
 8005796:	88ba      	ldrh	r2, [r7, #4]
 8005798:	2364      	movs	r3, #100	; 0x64
 800579a:	6839      	ldr	r1, [r7, #0]
 800579c:	480c      	ldr	r0, [pc, #48]	; (80057d0 <SPI_Read+0xd4>)
 800579e:	f7fe f999 	bl	8003ad4 <HAL_SPI_Receive>
 80057a2:	4603      	mov	r3, r0
 80057a4:	461a      	mov	r2, r3
 80057a6:	7bfb      	ldrb	r3, [r7, #15]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	73fb      	strb	r3, [r7, #15]
			HAL_GPIO_WritePin(EXP_CS_GPIO_Port, EXP_CS_Pin, GPIO_PIN_SET);
 80057ac:	2201      	movs	r2, #1
 80057ae:	2108      	movs	r1, #8
 80057b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80057b4:	f7fb fb7e 	bl	8000eb4 <HAL_GPIO_WritePin>
			break;
 80057b8:	e003      	b.n	80057c2 <SPI_Read+0xc6>
		default:
			res = HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	73fb      	strb	r3, [r7, #15]
			break;
 80057be:	e000      	b.n	80057c2 <SPI_Read+0xc6>
			break;
 80057c0:	bf00      	nop
	}

	return res;
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	48000800 	.word	0x48000800
 80057d0:	200003f0 	.word	0x200003f0

080057d4 <Enable_LPR_Mode>:

void Enable_LPR_Mode(void) {
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b092      	sub	sp, #72	; 0x48
 80057d8:	af00      	add	r7, sp, #0
	 *       (+) Entry: (from main run mode)
	 *          (++) set LPR bit with HAL_PWREx_EnableLowPowerRunMode() API
	 *               after having decreased the system clock below 2 MHz.
	 */

	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80057da:	1d3b      	adds	r3, r7, #4
 80057dc:	2244      	movs	r2, #68	; 0x44
 80057de:	2100      	movs	r1, #0
 80057e0:	4618      	mov	r0, r3
 80057e2:	f004 fd03 	bl	800a1ec <memset>
//		Error_Handler();
//	}

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80057e6:	2310      	movs	r3, #16
 80057e8:	607b      	str	r3, [r7, #4]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80057ea:	2301      	movs	r3, #1
 80057ec:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80057ee:	2300      	movs	r3, #0
 80057f0:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80057f2:	2340      	movs	r3, #64	; 0x40
 80057f4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80057f6:	2300      	movs	r3, #0
 80057f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80057fa:	1d3b      	adds	r3, r7, #4
 80057fc:	4618      	mov	r0, r3
 80057fe:	f7fc f9b7 	bl	8001b70 <HAL_RCC_OscConfig>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d001      	beq.n	800580c <Enable_LPR_Mode+0x38>
		Error_Handler();
 8005808:	f000 f8fe 	bl	8005a08 <Error_Handler>
//	 */
//	__HAL_RCC_HSI_DISABLE();

	/** Enter the Low Power Run Mode
	 */
	HAL_PWREx_EnableLowPowerRunMode();
 800580c:	f7fc f93c 	bl	8001a88 <HAL_PWREx_EnableLowPowerRunMode>

	// Set the LP Mode flag
	winter.lprEnabled = 1;
 8005810:	4b03      	ldr	r3, [pc, #12]	; (8005820 <Enable_LPR_Mode+0x4c>)
 8005812:	2201      	movs	r2, #1
 8005814:	711a      	strb	r2, [r3, #4]
}
 8005816:	bf00      	nop
 8005818:	3748      	adds	r7, #72	; 0x48
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	20000008 	.word	0x20000008

08005824 <Disable_LPR_Mode>:

void Disable_LPR_Mode(void) {
 8005824:	b580      	push	{r7, lr}
 8005826:	b092      	sub	sp, #72	; 0x48
 8005828:	af00      	add	r7, sp, #0
	 * 	        (++) clear LPR bit then wait for REGLP bit to be reset with
	 * 	        	 HAL_PWREx_DisableLowPowerRunMode() API. Only then can the
	 * 	        	 system clock frequency be increased above 2 MHz.
	 */

	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800582a:	1d3b      	adds	r3, r7, #4
 800582c:	2244      	movs	r2, #68	; 0x44
 800582e:	2100      	movs	r1, #0
 8005830:	4618      	mov	r0, r3
 8005832:	f004 fcdb 	bl	800a1ec <memset>
//	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };

	/** Exit the Low Power Run Mode
	 */
	HAL_PWREx_DisableLowPowerRunMode();
 8005836:	f7fc f937 	bl	8001aa8 <HAL_PWREx_DisableLowPowerRunMode>
//	 */
//	__HAL_RCC_HSI_ENABLE();

	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800583a:	2310      	movs	r3, #16
 800583c:	607b      	str	r3, [r7, #4]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800583e:	2301      	movs	r3, #1
 8005840:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8005842:	2300      	movs	r3, #0
 8005844:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 8005846:	2370      	movs	r3, #112	; 0x70
 8005848:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800584a:	2300      	movs	r3, #0
 800584c:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800584e:	1d3b      	adds	r3, r7, #4
 8005850:	4618      	mov	r0, r3
 8005852:	f7fc f98d 	bl	8001b70 <HAL_RCC_OscConfig>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <Disable_LPR_Mode+0x3c>
		Error_Handler();
 800585c:	f000 f8d4 	bl	8005a08 <Error_Handler>
//	if (result != FR_OK) {
//		Error_Handler();
//	}

// Reset the LP Mode flag
	winter.lprEnabled = 0;
 8005860:	4b03      	ldr	r3, [pc, #12]	; (8005870 <Disable_LPR_Mode+0x4c>)
 8005862:	2200      	movs	r2, #0
 8005864:	711a      	strb	r2, [r3, #4]
}
 8005866:	bf00      	nop
 8005868:	3748      	adds	r7, #72	; 0x48
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	20000008 	.word	0x20000008

08005874 <GPIO_Deinit>:

void GPIO_Deinit(void) {
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800587a:	1d3b      	adds	r3, r7, #4
 800587c:	2200      	movs	r2, #0
 800587e:	601a      	str	r2, [r3, #0]
 8005880:	605a      	str	r2, [r3, #4]
 8005882:	609a      	str	r2, [r3, #8]
 8005884:	60da      	str	r2, [r3, #12]
 8005886:	611a      	str	r2, [r3, #16]

	/* EXTI interrupt deinit*/
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8005888:	2008      	movs	r0, #8
 800588a:	f7fb f830 	bl	80008ee <HAL_NVIC_DisableIRQ>

	/*Configure GPIO pins : PA1 PA2 PA3 PA4 PA15 */
	GPIO_InitStruct.Pin = SD_CD_Pin | BLE_IRQ_Pin | EXP_CS_Pin | EXP_GPIO_Pin
 800588e:	f248 031e 	movw	r3, #32798	; 0x801e
 8005892:	607b      	str	r3, [r7, #4]
			| DBG_GPIO1_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005894:	2303      	movs	r3, #3
 8005896:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005898:	2300      	movs	r3, #0
 800589a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800589c:	1d3b      	adds	r3, r7, #4
 800589e:	4619      	mov	r1, r3
 80058a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058a4:	f7fb f850 	bl	8000948 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB2 PB3 PB4 PB11 PB12 */
	GPIO_InitStruct.Pin = LED_RED_Pin | LED_BLUE_Pin | BLE_CS_Pin
 80058a8:	f641 031f 	movw	r3, #6175	; 0x181f
 80058ac:	607b      	str	r3, [r7, #4]
			| DBG_GPIO3_Pin | DBG_GPIO2_Pin | BLE_RST_Pin | BATT_STAT_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058ae:	2303      	movs	r3, #3
 80058b0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058b2:	2300      	movs	r3, #0
 80058b4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058b6:	1d3b      	adds	r3, r7, #4
 80058b8:	4619      	mov	r1, r3
 80058ba:	4826      	ldr	r0, [pc, #152]	; (8005954 <GPIO_Deinit+0xe0>)
 80058bc:	f7fb f844 	bl	8000948 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC4 PC5 PC8 PC9 PC10 PC11 PC12 PC13 */
	GPIO_InitStruct.Pin = LOAD_EN_Pin | LED_GREEN_Pin | MOT_CS_Pin;
 80058c0:	f242 0330 	movw	r3, #8240	; 0x2030
 80058c4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058c6:	2303      	movs	r3, #3
 80058c8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ca:	2300      	movs	r3, #0
 80058cc:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80058ce:	1d3b      	adds	r3, r7, #4
 80058d0:	4619      	mov	r1, r3
 80058d2:	4821      	ldr	r0, [pc, #132]	; (8005958 <GPIO_Deinit+0xe4>)
 80058d4:	f7fb f838 	bl	8000948 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD2 */
	//GPIO_InitStruct.Pin = SD_CMD_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80058d8:	2303      	movs	r3, #3
 80058da:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058dc:	2300      	movs	r3, #0
 80058de:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058e0:	1d3b      	adds	r3, r7, #4
 80058e2:	4619      	mov	r1, r3
 80058e4:	481d      	ldr	r0, [pc, #116]	; (800595c <GPIO_Deinit+0xe8>)
 80058e6:	f7fb f82f 	bl	8000948 <HAL_GPIO_Init>

	// Set SDA and SCL pins of I2C1 e I2C2 to PUSH PULL with HIGH level
	// (alternatively, OPEN DRAIN with PULL-UP)
	/*Configure GPIO pins : PD2 */
	HAL_GPIO_WritePin(GPIOB,
 80058ea:	2201      	movs	r2, #1
 80058ec:	f246 01c0 	movw	r1, #24768	; 0x60c0
 80058f0:	4818      	ldr	r0, [pc, #96]	; (8005954 <GPIO_Deinit+0xe0>)
 80058f2:	f7fb fadf 	bl	8000eb4 <HAL_GPIO_WritePin>
			ENV_SCL_Pin | ENV_SDA_Pin | GAS_SCL_Pin | GAS_SDA_Pin,
			GPIO_PIN_SET);
	GPIO_InitStruct.Pin = ENV_SCL_Pin | ENV_SDA_Pin | GAS_SCL_Pin | GAS_SDA_Pin;
 80058f6:	f246 03c0 	movw	r3, #24768	; 0x60c0
 80058fa:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80058fc:	2301      	movs	r3, #1
 80058fe:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005900:	2300      	movs	r3, #0
 8005902:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005904:	1d3b      	adds	r3, r7, #4
 8005906:	4619      	mov	r1, r3
 8005908:	4812      	ldr	r0, [pc, #72]	; (8005954 <GPIO_Deinit+0xe0>)
 800590a:	f7fb f81d 	bl	8000948 <HAL_GPIO_Init>

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_DISABLE();
 800590e:	4b14      	ldr	r3, [pc, #80]	; (8005960 <GPIO_Deinit+0xec>)
 8005910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005912:	4a13      	ldr	r2, [pc, #76]	; (8005960 <GPIO_Deinit+0xec>)
 8005914:	f023 0301 	bic.w	r3, r3, #1
 8005918:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOB_CLK_DISABLE();
 800591a:	4b11      	ldr	r3, [pc, #68]	; (8005960 <GPIO_Deinit+0xec>)
 800591c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800591e:	4a10      	ldr	r2, [pc, #64]	; (8005960 <GPIO_Deinit+0xec>)
 8005920:	f023 0302 	bic.w	r3, r3, #2
 8005924:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOC_CLK_DISABLE();
 8005926:	4b0e      	ldr	r3, [pc, #56]	; (8005960 <GPIO_Deinit+0xec>)
 8005928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800592a:	4a0d      	ldr	r2, [pc, #52]	; (8005960 <GPIO_Deinit+0xec>)
 800592c:	f023 0304 	bic.w	r3, r3, #4
 8005930:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOD_CLK_DISABLE();
 8005932:	4b0b      	ldr	r3, [pc, #44]	; (8005960 <GPIO_Deinit+0xec>)
 8005934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005936:	4a0a      	ldr	r2, [pc, #40]	; (8005960 <GPIO_Deinit+0xec>)
 8005938:	f023 0308 	bic.w	r3, r3, #8
 800593c:	64d3      	str	r3, [r2, #76]	; 0x4c
	__HAL_RCC_GPIOH_CLK_DISABLE();
 800593e:	4b08      	ldr	r3, [pc, #32]	; (8005960 <GPIO_Deinit+0xec>)
 8005940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005942:	4a07      	ldr	r2, [pc, #28]	; (8005960 <GPIO_Deinit+0xec>)
 8005944:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005948:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 800594a:	bf00      	nop
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	48000400 	.word	0x48000400
 8005958:	48000800 	.word	0x48000800
 800595c:	48000c00 	.word	0x48000c00
 8005960:	40021000 	.word	0x40021000

08005964 <Enter_Stop2_Mode>:

void Enter_Stop2_Mode(void) {
 8005964:	b580      	push	{r7, lr}
 8005966:	af00      	add	r7, sp, #0
	 * Stop 2 mode can only be entered from Run mode. It is not
	 * possible to enter Stop 2 mode from the Low-power run mode.
	 */

	// Check the current LPR state
	if (winter.lprEnabled) Disable_LPR_Mode();
 8005968:	4b16      	ldr	r3, [pc, #88]	; (80059c4 <Enter_Stop2_Mode+0x60>)
 800596a:	791b      	ldrb	r3, [r3, #4]
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <Enter_Stop2_Mode+0x12>
 8005972:	f7ff ff57 	bl	8005824 <Disable_LPR_Mode>

	// Deinitialize external peripherals and user-defined IRQs
	App_DeinitPeripherals();
 8005976:	f7fe fff1 	bl	800495c <App_DeinitPeripherals>
	HAL_NVIC_DisableIRQ(BLE_JOB_IRQn);
 800597a:	201c      	movs	r0, #28
 800597c:	f7fa ffb7 	bl	80008ee <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(JOB_IRQn);
 8005980:	2036      	movs	r0, #54	; 0x36
 8005982:	f7fa ffb4 	bl	80008ee <HAL_NVIC_DisableIRQ>

	// Deinitialize internal peripherals
	HAL_I2C_DeInit(&hi2c1);
 8005986:	4810      	ldr	r0, [pc, #64]	; (80059c8 <Enter_Stop2_Mode+0x64>)
 8005988:	f7fb fb78 	bl	800107c <HAL_I2C_DeInit>
	HAL_I2C_DeInit(&hi2c2);
 800598c:	480f      	ldr	r0, [pc, #60]	; (80059cc <Enter_Stop2_Mode+0x68>)
 800598e:	f7fb fb75 	bl	800107c <HAL_I2C_DeInit>
	HAL_I2C_DeInit(&hi2c3);
 8005992:	480f      	ldr	r0, [pc, #60]	; (80059d0 <Enter_Stop2_Mode+0x6c>)
 8005994:	f7fb fb72 	bl	800107c <HAL_I2C_DeInit>
	HAL_SPI_DeInit(&hspi1);
 8005998:	480e      	ldr	r0, [pc, #56]	; (80059d4 <Enter_Stop2_Mode+0x70>)
 800599a:	f7fd ff0d 	bl	80037b8 <HAL_SPI_DeInit>
	// Deinitialize the SD card and the related GPIOs
	//FATFS_UnLinkDriver(SDPath);		// equivalent to a MX_FATFS_Deinit() call
	//HAL_SD_DeInit(&hsd1);

	// Disable VCC
	IO_Enable_VCC(GPIO_PIN_RESET);
 800599e:	2000      	movs	r0, #0
 80059a0:	f004 fbb6 	bl	800a110 <IO_Enable_VCC>

	// Set to analog all the GPIOs
	GPIO_Deinit();
 80059a4:	f7ff ff66 	bl	8005874 <GPIO_Deinit>

	// Configure the clock source used after wake up from stop
	__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80059a8:	4b0b      	ldr	r3, [pc, #44]	; (80059d8 <Enter_Stop2_Mode+0x74>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	4a0a      	ldr	r2, [pc, #40]	; (80059d8 <Enter_Stop2_Mode+0x74>)
 80059ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80059b2:	6093      	str	r3, [r2, #8]

	// Finally, suspend the SysTick to prevent its interrupts
	HAL_SuspendTick();
 80059b4:	f7fa fe1e 	bl	80005f4 <HAL_SuspendTick>

	// Enter Stop 2 Mode
	HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80059b8:	2001      	movs	r0, #1
 80059ba:	f7fc f8ad 	bl	8001b18 <HAL_PWREx_EnterSTOP2Mode>
}
 80059be:	bf00      	nop
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	20000008 	.word	0x20000008
 80059c8:	20000454 	.word	0x20000454
 80059cc:	200004a0 	.word	0x200004a0
 80059d0:	200003a4 	.word	0x200003a4
 80059d4:	20000510 	.word	0x20000510
 80059d8:	40021000 	.word	0x40021000

080059dc <Exit_Stop2_Mode>:

void Exit_Stop2_Mode(void) {
 80059dc:	b580      	push	{r7, lr}
 80059de:	af00      	add	r7, sp, #0
	// First, re-configure the system clock
	SystemClock_Config();
 80059e0:	f7ff f9fe 	bl	8004de0 <SystemClock_Config>

	// Resume the SysTick
	HAL_ResumeTick();
 80059e4:	f7fa fe16 	bl	8000614 <HAL_ResumeTick>

	// Re-initialize internal peripherals
	MX_GPIO_Init();
 80059e8:	f7ff fc16 	bl	8005218 <MX_GPIO_Init>
	MX_I2C1_Init();
 80059ec:	f7ff fa7c 	bl	8004ee8 <MX_I2C1_Init>
	MX_I2C2_Init();
 80059f0:	f7ff faba 	bl	8004f68 <MX_I2C2_Init>
	MX_I2C3_Init();
 80059f4:	f7ff faf8 	bl	8004fe8 <MX_I2C3_Init>
	//MX_SDMMC1_SD_Init();
	MX_SPI1_Init();
 80059f8:	f7ff fb92 	bl	8005120 <MX_SPI1_Init>
	MX_SPI2_Init();
 80059fc:	f7ff fbce 	bl	800519c <MX_SPI2_Init>
	//TODO Check the SD card since it wasn't working at this point
	//f_mount(&FatFsDisk, SDPath, 1);

	// Finally, re-initialize the system
	//TODO Maybe ->IDLE? Then, explicitly resume the LPR mode and BLE_Init()
	App_InitSystem();
 8005a00:	f7fe fedc 	bl	80047bc <App_InitSystem>
}
 8005a04:	bf00      	nop
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	// Suspend tick
	HAL_SuspendTick();
 8005a0c:	f7fa fdf2 	bl	80005f4 <HAL_SuspendTick>

	// Turn ON red LED
	IO_ResetLED(LED_GREEN | LED_BLUE);
 8005a10:	2006      	movs	r0, #6
 8005a12:	f004 fb51 	bl	800a0b8 <IO_ResetLED>
	IO_SetLED(LED_RED);
 8005a16:	2001      	movs	r0, #1
 8005a18:	f004 fb22 	bl	800a060 <IO_SetLED>

	while (1) {
 8005a1c:	e7fe      	b.n	8005a1c <Error_Handler+0x14>
	...

08005a20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a26:	4b0f      	ldr	r3, [pc, #60]	; (8005a64 <HAL_MspInit+0x44>)
 8005a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a2a:	4a0e      	ldr	r2, [pc, #56]	; (8005a64 <HAL_MspInit+0x44>)
 8005a2c:	f043 0301 	orr.w	r3, r3, #1
 8005a30:	6613      	str	r3, [r2, #96]	; 0x60
 8005a32:	4b0c      	ldr	r3, [pc, #48]	; (8005a64 <HAL_MspInit+0x44>)
 8005a34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a36:	f003 0301 	and.w	r3, r3, #1
 8005a3a:	607b      	str	r3, [r7, #4]
 8005a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a3e:	4b09      	ldr	r3, [pc, #36]	; (8005a64 <HAL_MspInit+0x44>)
 8005a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a42:	4a08      	ldr	r2, [pc, #32]	; (8005a64 <HAL_MspInit+0x44>)
 8005a44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a48:	6593      	str	r3, [r2, #88]	; 0x58
 8005a4a:	4b06      	ldr	r3, [pc, #24]	; (8005a64 <HAL_MspInit+0x44>)
 8005a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a52:	603b      	str	r3, [r7, #0]
 8005a54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a56:	bf00      	nop
 8005a58:	370c      	adds	r7, #12
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	40021000 	.word	0x40021000

08005a68 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b08e      	sub	sp, #56	; 0x38
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a74:	2200      	movs	r2, #0
 8005a76:	601a      	str	r2, [r3, #0]
 8005a78:	605a      	str	r2, [r3, #4]
 8005a7a:	609a      	str	r2, [r3, #8]
 8005a7c:	60da      	str	r2, [r3, #12]
 8005a7e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a45      	ldr	r2, [pc, #276]	; (8005b9c <HAL_I2C_MspInit+0x134>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d128      	bne.n	8005adc <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a8a:	4b45      	ldr	r3, [pc, #276]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a8e:	4a44      	ldr	r2, [pc, #272]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005a90:	f043 0302 	orr.w	r3, r3, #2
 8005a94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005a96:	4b42      	ldr	r3, [pc, #264]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	623b      	str	r3, [r7, #32]
 8005aa0:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENV_SCL_Pin|ENV_SDA_Pin;
 8005aa2:	23c0      	movs	r3, #192	; 0xc0
 8005aa4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005aa6:	2312      	movs	r3, #18
 8005aa8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005ab2:	2304      	movs	r3, #4
 8005ab4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ab6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005aba:	4619      	mov	r1, r3
 8005abc:	4839      	ldr	r0, [pc, #228]	; (8005ba4 <HAL_I2C_MspInit+0x13c>)
 8005abe:	f7fa ff43 	bl	8000948 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005ac2:	4b37      	ldr	r3, [pc, #220]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ac6:	4a36      	ldr	r2, [pc, #216]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005ac8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005acc:	6593      	str	r3, [r2, #88]	; 0x58
 8005ace:	4b34      	ldr	r3, [pc, #208]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ad2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ad6:	61fb      	str	r3, [r7, #28]
 8005ad8:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8005ada:	e05b      	b.n	8005b94 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a31      	ldr	r2, [pc, #196]	; (8005ba8 <HAL_I2C_MspInit+0x140>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d129      	bne.n	8005b3a <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ae6:	4b2e      	ldr	r3, [pc, #184]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aea:	4a2d      	ldr	r2, [pc, #180]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005aec:	f043 0302 	orr.w	r3, r3, #2
 8005af0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005af2:	4b2b      	ldr	r3, [pc, #172]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	61bb      	str	r3, [r7, #24]
 8005afc:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GAS_SCL_Pin|GAS_SDA_Pin;
 8005afe:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8005b02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005b04:	2312      	movs	r3, #18
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005b10:	2304      	movs	r3, #4
 8005b12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b18:	4619      	mov	r1, r3
 8005b1a:	4822      	ldr	r0, [pc, #136]	; (8005ba4 <HAL_I2C_MspInit+0x13c>)
 8005b1c:	f7fa ff14 	bl	8000948 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005b20:	4b1f      	ldr	r3, [pc, #124]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b24:	4a1e      	ldr	r2, [pc, #120]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005b26:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005b2a:	6593      	str	r3, [r2, #88]	; 0x58
 8005b2c:	4b1c      	ldr	r3, [pc, #112]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b34:	617b      	str	r3, [r7, #20]
 8005b36:	697b      	ldr	r3, [r7, #20]
}
 8005b38:	e02c      	b.n	8005b94 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C3)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a1b      	ldr	r2, [pc, #108]	; (8005bac <HAL_I2C_MspInit+0x144>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d127      	bne.n	8005b94 <HAL_I2C_MspInit+0x12c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b44:	4b16      	ldr	r3, [pc, #88]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005b46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b48:	4a15      	ldr	r2, [pc, #84]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005b4a:	f043 0304 	orr.w	r3, r3, #4
 8005b4e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005b50:	4b13      	ldr	r3, [pc, #76]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005b52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b54:	f003 0304 	and.w	r3, r3, #4
 8005b58:	613b      	str	r3, [r7, #16]
 8005b5a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = EXP_SCL_Pin|EXP_SDA_Pin;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005b60:	2312      	movs	r3, #18
 8005b62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b64:	2301      	movs	r3, #1
 8005b66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8005b6c:	2304      	movs	r3, #4
 8005b6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b74:	4619      	mov	r1, r3
 8005b76:	480e      	ldr	r0, [pc, #56]	; (8005bb0 <HAL_I2C_MspInit+0x148>)
 8005b78:	f7fa fee6 	bl	8000948 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8005b7c:	4b08      	ldr	r3, [pc, #32]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b80:	4a07      	ldr	r2, [pc, #28]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005b82:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005b86:	6593      	str	r3, [r2, #88]	; 0x58
 8005b88:	4b05      	ldr	r3, [pc, #20]	; (8005ba0 <HAL_I2C_MspInit+0x138>)
 8005b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b90:	60fb      	str	r3, [r7, #12]
 8005b92:	68fb      	ldr	r3, [r7, #12]
}
 8005b94:	bf00      	nop
 8005b96:	3738      	adds	r7, #56	; 0x38
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	40005400 	.word	0x40005400
 8005ba0:	40021000 	.word	0x40021000
 8005ba4:	48000400 	.word	0x48000400
 8005ba8:	40005800 	.word	0x40005800
 8005bac:	40005c00 	.word	0x40005c00
 8005bb0:	48000800 	.word	0x48000800

08005bb4 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a1f      	ldr	r2, [pc, #124]	; (8005c40 <HAL_I2C_MspDeInit+0x8c>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d10e      	bne.n	8005be4 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005bc6:	4b1f      	ldr	r3, [pc, #124]	; (8005c44 <HAL_I2C_MspDeInit+0x90>)
 8005bc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bca:	4a1e      	ldr	r2, [pc, #120]	; (8005c44 <HAL_I2C_MspDeInit+0x90>)
 8005bcc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005bd0:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ENV_SCL_GPIO_Port, ENV_SCL_Pin);
 8005bd2:	2140      	movs	r1, #64	; 0x40
 8005bd4:	481c      	ldr	r0, [pc, #112]	; (8005c48 <HAL_I2C_MspDeInit+0x94>)
 8005bd6:	f7fb f861 	bl	8000c9c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ENV_SDA_GPIO_Port, ENV_SDA_Pin);
 8005bda:	2180      	movs	r1, #128	; 0x80
 8005bdc:	481a      	ldr	r0, [pc, #104]	; (8005c48 <HAL_I2C_MspDeInit+0x94>)
 8005bde:	f7fb f85d 	bl	8000c9c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8005be2:	e028      	b.n	8005c36 <HAL_I2C_MspDeInit+0x82>
  else if(hi2c->Instance==I2C2)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a18      	ldr	r2, [pc, #96]	; (8005c4c <HAL_I2C_MspDeInit+0x98>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d110      	bne.n	8005c10 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8005bee:	4b15      	ldr	r3, [pc, #84]	; (8005c44 <HAL_I2C_MspDeInit+0x90>)
 8005bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf2:	4a14      	ldr	r2, [pc, #80]	; (8005c44 <HAL_I2C_MspDeInit+0x90>)
 8005bf4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005bf8:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GAS_SCL_GPIO_Port, GAS_SCL_Pin);
 8005bfa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005bfe:	4812      	ldr	r0, [pc, #72]	; (8005c48 <HAL_I2C_MspDeInit+0x94>)
 8005c00:	f7fb f84c 	bl	8000c9c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GAS_SDA_GPIO_Port, GAS_SDA_Pin);
 8005c04:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005c08:	480f      	ldr	r0, [pc, #60]	; (8005c48 <HAL_I2C_MspDeInit+0x94>)
 8005c0a:	f7fb f847 	bl	8000c9c <HAL_GPIO_DeInit>
}
 8005c0e:	e012      	b.n	8005c36 <HAL_I2C_MspDeInit+0x82>
  else if(hi2c->Instance==I2C3)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a0e      	ldr	r2, [pc, #56]	; (8005c50 <HAL_I2C_MspDeInit+0x9c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d10d      	bne.n	8005c36 <HAL_I2C_MspDeInit+0x82>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8005c1a:	4b0a      	ldr	r3, [pc, #40]	; (8005c44 <HAL_I2C_MspDeInit+0x90>)
 8005c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c1e:	4a09      	ldr	r2, [pc, #36]	; (8005c44 <HAL_I2C_MspDeInit+0x90>)
 8005c20:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005c24:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(EXP_SCL_GPIO_Port, EXP_SCL_Pin);
 8005c26:	2101      	movs	r1, #1
 8005c28:	480a      	ldr	r0, [pc, #40]	; (8005c54 <HAL_I2C_MspDeInit+0xa0>)
 8005c2a:	f7fb f837 	bl	8000c9c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(EXP_SDA_GPIO_Port, EXP_SDA_Pin);
 8005c2e:	2102      	movs	r1, #2
 8005c30:	4808      	ldr	r0, [pc, #32]	; (8005c54 <HAL_I2C_MspDeInit+0xa0>)
 8005c32:	f7fb f833 	bl	8000c9c <HAL_GPIO_DeInit>
}
 8005c36:	bf00      	nop
 8005c38:	3708      	adds	r7, #8
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
 8005c3e:	bf00      	nop
 8005c40:	40005400 	.word	0x40005400
 8005c44:	40021000 	.word	0x40021000
 8005c48:	48000400 	.word	0x48000400
 8005c4c:	40005800 	.word	0x40005800
 8005c50:	40005c00 	.word	0x40005c00
 8005c54:	48000800 	.word	0x48000800

08005c58 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a08      	ldr	r2, [pc, #32]	; (8005c88 <HAL_RTC_MspInit+0x30>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d107      	bne.n	8005c7a <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005c6a:	4b08      	ldr	r3, [pc, #32]	; (8005c8c <HAL_RTC_MspInit+0x34>)
 8005c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c70:	4a06      	ldr	r2, [pc, #24]	; (8005c8c <HAL_RTC_MspInit+0x34>)
 8005c72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	40002800 	.word	0x40002800
 8005c8c:	40021000 	.word	0x40021000

08005c90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b08c      	sub	sp, #48	; 0x30
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c98:	f107 031c 	add.w	r3, r7, #28
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	601a      	str	r2, [r3, #0]
 8005ca0:	605a      	str	r2, [r3, #4]
 8005ca2:	609a      	str	r2, [r3, #8]
 8005ca4:	60da      	str	r2, [r3, #12]
 8005ca6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a3d      	ldr	r2, [pc, #244]	; (8005da4 <HAL_SPI_MspInit+0x114>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d129      	bne.n	8005d06 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005cb2:	4b3d      	ldr	r3, [pc, #244]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005cb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cb6:	4a3c      	ldr	r2, [pc, #240]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005cb8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005cbc:	6613      	str	r3, [r2, #96]	; 0x60
 8005cbe:	4b3a      	ldr	r3, [pc, #232]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005cc6:	61bb      	str	r3, [r7, #24]
 8005cc8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cca:	4b37      	ldr	r3, [pc, #220]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cce:	4a36      	ldr	r2, [pc, #216]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005cd0:	f043 0301 	orr.w	r3, r3, #1
 8005cd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005cd6:	4b34      	ldr	r3, [pc, #208]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cda:	f003 0301 	and.w	r3, r3, #1
 8005cde:	617b      	str	r3, [r7, #20]
 8005ce0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BLE_SCK_Pin|BLE_MISO_Pin|BLE_MOSI_Pin;
 8005ce2:	23e0      	movs	r3, #224	; 0xe0
 8005ce4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ce6:	2302      	movs	r3, #2
 8005ce8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cea:	2300      	movs	r3, #0
 8005cec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005cf2:	2305      	movs	r3, #5
 8005cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cf6:	f107 031c 	add.w	r3, r7, #28
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d00:	f7fa fe22 	bl	8000948 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8005d04:	e049      	b.n	8005d9a <HAL_SPI_MspInit+0x10a>
  else if(hspi->Instance==SPI2)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a28      	ldr	r2, [pc, #160]	; (8005dac <HAL_SPI_MspInit+0x11c>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d144      	bne.n	8005d9a <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005d10:	4b25      	ldr	r3, [pc, #148]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d14:	4a24      	ldr	r2, [pc, #144]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005d16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d1a:	6593      	str	r3, [r2, #88]	; 0x58
 8005d1c:	4b22      	ldr	r3, [pc, #136]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d24:	613b      	str	r3, [r7, #16]
 8005d26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d28:	4b1f      	ldr	r3, [pc, #124]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d2c:	4a1e      	ldr	r2, [pc, #120]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005d2e:	f043 0304 	orr.w	r3, r3, #4
 8005d32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d34:	4b1c      	ldr	r3, [pc, #112]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d38:	f003 0304 	and.w	r3, r3, #4
 8005d3c:	60fb      	str	r3, [r7, #12]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d40:	4b19      	ldr	r3, [pc, #100]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005d42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d44:	4a18      	ldr	r2, [pc, #96]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005d46:	f043 0302 	orr.w	r3, r3, #2
 8005d4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d4c:	4b16      	ldr	r3, [pc, #88]	; (8005da8 <HAL_SPI_MspInit+0x118>)
 8005d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	60bb      	str	r3, [r7, #8]
 8005d56:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MISC_MISO_Pin|MISC_MOSI_Pin;
 8005d58:	230c      	movs	r3, #12
 8005d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d5c:	2302      	movs	r3, #2
 8005d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d60:	2300      	movs	r3, #0
 8005d62:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d64:	2303      	movs	r3, #3
 8005d66:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005d68:	2305      	movs	r3, #5
 8005d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d6c:	f107 031c 	add.w	r3, r7, #28
 8005d70:	4619      	mov	r1, r3
 8005d72:	480f      	ldr	r0, [pc, #60]	; (8005db0 <HAL_SPI_MspInit+0x120>)
 8005d74:	f7fa fde8 	bl	8000948 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISC_SCK_Pin;
 8005d78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d7e:	2302      	movs	r3, #2
 8005d80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d82:	2300      	movs	r3, #0
 8005d84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d86:	2303      	movs	r3, #3
 8005d88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005d8a:	2305      	movs	r3, #5
 8005d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MISC_SCK_GPIO_Port, &GPIO_InitStruct);
 8005d8e:	f107 031c 	add.w	r3, r7, #28
 8005d92:	4619      	mov	r1, r3
 8005d94:	4807      	ldr	r0, [pc, #28]	; (8005db4 <HAL_SPI_MspInit+0x124>)
 8005d96:	f7fa fdd7 	bl	8000948 <HAL_GPIO_Init>
}
 8005d9a:	bf00      	nop
 8005d9c:	3730      	adds	r7, #48	; 0x30
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	40013000 	.word	0x40013000
 8005da8:	40021000 	.word	0x40021000
 8005dac:	40003800 	.word	0x40003800
 8005db0:	48000800 	.word	0x48000800
 8005db4:	48000400 	.word	0x48000400

08005db8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a13      	ldr	r2, [pc, #76]	; (8005e14 <HAL_SPI_MspDeInit+0x5c>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d10b      	bne.n	8005de2 <HAL_SPI_MspDeInit+0x2a>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8005dca:	4b13      	ldr	r3, [pc, #76]	; (8005e18 <HAL_SPI_MspDeInit+0x60>)
 8005dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005dce:	4a12      	ldr	r2, [pc, #72]	; (8005e18 <HAL_SPI_MspDeInit+0x60>)
 8005dd0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005dd4:	6613      	str	r3, [r2, #96]	; 0x60
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, BLE_SCK_Pin|BLE_MISO_Pin|BLE_MOSI_Pin);
 8005dd6:	21e0      	movs	r1, #224	; 0xe0
 8005dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ddc:	f7fa ff5e 	bl	8000c9c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 8005de0:	e013      	b.n	8005e0a <HAL_SPI_MspDeInit+0x52>
  else if(hspi->Instance==SPI2)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a0d      	ldr	r2, [pc, #52]	; (8005e1c <HAL_SPI_MspDeInit+0x64>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d10e      	bne.n	8005e0a <HAL_SPI_MspDeInit+0x52>
    __HAL_RCC_SPI2_CLK_DISABLE();
 8005dec:	4b0a      	ldr	r3, [pc, #40]	; (8005e18 <HAL_SPI_MspDeInit+0x60>)
 8005dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005df0:	4a09      	ldr	r2, [pc, #36]	; (8005e18 <HAL_SPI_MspDeInit+0x60>)
 8005df2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005df6:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOC, MISC_MISO_Pin|MISC_MOSI_Pin);
 8005df8:	210c      	movs	r1, #12
 8005dfa:	4809      	ldr	r0, [pc, #36]	; (8005e20 <HAL_SPI_MspDeInit+0x68>)
 8005dfc:	f7fa ff4e 	bl	8000c9c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(MISC_SCK_GPIO_Port, MISC_SCK_Pin);
 8005e00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005e04:	4807      	ldr	r0, [pc, #28]	; (8005e24 <HAL_SPI_MspDeInit+0x6c>)
 8005e06:	f7fa ff49 	bl	8000c9c <HAL_GPIO_DeInit>
}
 8005e0a:	bf00      	nop
 8005e0c:	3708      	adds	r7, #8
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	40013000 	.word	0x40013000
 8005e18:	40021000 	.word	0x40021000
 8005e1c:	40003800 	.word	0x40003800
 8005e20:	48000800 	.word	0x48000800
 8005e24:	48000400 	.word	0x48000400

08005e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005e2c:	bf00      	nop
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr

08005e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005e36:	b580      	push	{r7, lr}
 8005e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	IO_SetLED(LED_RED);
 8005e3a:	2001      	movs	r0, #1
 8005e3c:	f004 f910 	bl	800a060 <IO_SetLED>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005e40:	e7fe      	b.n	8005e40 <HardFault_Handler+0xa>

08005e42 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005e42:	b480      	push	{r7}
 8005e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005e46:	e7fe      	b.n	8005e46 <MemManage_Handler+0x4>

08005e48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005e4c:	e7fe      	b.n	8005e4c <BusFault_Handler+0x4>

08005e4e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005e4e:	b480      	push	{r7}
 8005e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005e52:	e7fe      	b.n	8005e52 <UsageFault_Handler+0x4>

08005e54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005e54:	b480      	push	{r7}
 8005e56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005e58:	bf00      	nop
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr

08005e62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005e62:	b480      	push	{r7}
 8005e64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005e66:	bf00      	nop
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005e70:	b480      	push	{r7}
 8005e72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005e74:	bf00      	nop
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr

08005e7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005e7e:	b580      	push	{r7, lr}
 8005e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005e82:	f7fa fb77 	bl	8000574 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	App_Handle_SysTick();
 8005e86:	f7fe fd1d 	bl	80048c4 <App_Handle_SysTick>
  /* USER CODE END SysTick_IRQn 1 */
}
 8005e8a:	bf00      	nop
 8005e8c:	bd80      	pop	{r7, pc}

08005e8e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005e8e:	b580      	push	{r7, lr}
 8005e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005e92:	2001      	movs	r0, #1
 8005e94:	f7fb f840 	bl	8000f18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
	App_Handle_DoubleTap();
 8005e98:	f7fe fd40 	bl	800491c <App_Handle_DoubleTap>
  /* USER CODE END EXTI0_IRQn 1 */
}
 8005e9c:	bf00      	nop
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8005ea4:	2004      	movs	r0, #4
 8005ea6:	f7fb f837 	bl	8000f18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
	HCI_Isr();
 8005eaa:	f001 fc05 	bl	80076b8 <HCI_Isr>
  /* USER CODE END EXTI2_IRQn 1 */
}
 8005eae:	bf00      	nop
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <TIM2_IRQHandler>:

/* USER CODE BEGIN 1 */
/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void) {
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	af00      	add	r7, sp, #0
	BLE_DoJob();
 8005eb6:	f000 fa19 	bl	80062ec <BLE_DoJob>
}
 8005eba:	bf00      	nop
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt.
 */
void TIM6_IRQHandler(void) {
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	af00      	add	r7, sp, #0
	App_DoJob();
 8005ec2:	f7fe fc9b 	bl	80047fc <App_DoJob>
}
 8005ec6:	bf00      	nop
 8005ec8:	bd80      	pop	{r7, pc}
	...

08005ecc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ed0:	4b17      	ldr	r3, [pc, #92]	; (8005f30 <SystemInit+0x64>)
 8005ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ed6:	4a16      	ldr	r2, [pc, #88]	; (8005f30 <SystemInit+0x64>)
 8005ed8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005edc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005ee0:	4b14      	ldr	r3, [pc, #80]	; (8005f34 <SystemInit+0x68>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a13      	ldr	r2, [pc, #76]	; (8005f34 <SystemInit+0x68>)
 8005ee6:	f043 0301 	orr.w	r3, r3, #1
 8005eea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005eec:	4b11      	ldr	r3, [pc, #68]	; (8005f34 <SystemInit+0x68>)
 8005eee:	2200      	movs	r2, #0
 8005ef0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005ef2:	4b10      	ldr	r3, [pc, #64]	; (8005f34 <SystemInit+0x68>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a0f      	ldr	r2, [pc, #60]	; (8005f34 <SystemInit+0x68>)
 8005ef8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8005efc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8005f00:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005f02:	4b0c      	ldr	r3, [pc, #48]	; (8005f34 <SystemInit+0x68>)
 8005f04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005f08:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005f0a:	4b0a      	ldr	r3, [pc, #40]	; (8005f34 <SystemInit+0x68>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a09      	ldr	r2, [pc, #36]	; (8005f34 <SystemInit+0x68>)
 8005f10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f14:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8005f16:	4b07      	ldr	r3, [pc, #28]	; (8005f34 <SystemInit+0x68>)
 8005f18:	2200      	movs	r2, #0
 8005f1a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005f1c:	4b04      	ldr	r3, [pc, #16]	; (8005f30 <SystemInit+0x64>)
 8005f1e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005f22:	609a      	str	r2, [r3, #8]
#endif
}
 8005f24:	bf00      	nop
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	e000ed00 	.word	0xe000ed00
 8005f34:	40021000 	.word	0x40021000

08005f38 <BLE_Init>:
#define IGNORE_STATUS(x) ((void)0)
#define CHECK_STATUS_RETURN(x) if (x != BLE_STATUS_SUCCESS) return
#define CHECK_STATUS_RETVAL(x) if (x != BLE_STATUS_SUCCESS) return x
#define CHECK_STATUS_RETBOOL(x) if (x != BLE_STATUS_SUCCESS) return 0

uint8_t BLE_Init(void) {
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	73fb      	strb	r3, [r7, #15]

	// Init the Bluetooth Communication
	HCI_Init();
 8005f42:	f001 fb33 	bl	80075ac <HCI_Init>
	HAL_Delay(10);
 8005f46:	200a      	movs	r0, #10
 8005f48:	f7fa fb32 	bl	80005b0 <HAL_Delay>
	HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_SET);
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005f52:	4829      	ldr	r0, [pc, #164]	; (8005ff8 <BLE_Init+0xc0>)
 8005f54:	f7fa ffae 	bl	8000eb4 <HAL_GPIO_WritePin>
	HAL_NVIC_SetPriority(BNRG_SPI_EXTI_IRQn, BNRG_SPI_EXTI_IRQn_Priority, 0);
 8005f58:	2200      	movs	r2, #0
 8005f5a:	2102      	movs	r1, #2
 8005f5c:	2008      	movs	r0, #8
 8005f5e:	f7fa fc9c 	bl	800089a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);
 8005f62:	2008      	movs	r0, #8
 8005f64:	f7fa fcb5 	bl	80008d2 <HAL_NVIC_EnableIRQ>
	strcpy(BLE_config.name, "Winter_GAPS");		//FIXME: Adjust device name
 8005f68:	4b24      	ldr	r3, [pc, #144]	; (8005ffc <BLE_Init+0xc4>)
 8005f6a:	4a25      	ldr	r2, [pc, #148]	; (8006000 <BLE_Init+0xc8>)
 8005f6c:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	// Add Services to BTLE
	HAL_Delay(10);
 8005f72:	200a      	movs	r0, #10
 8005f74:	f7fa fb1c 	bl	80005b0 <HAL_Delay>
	BlueNRG_RST(); // Reset
 8005f78:	f001 fe80 	bl	8007c7c <BlueNRG_RST>
	HAL_Delay(10);
 8005f7c:	200a      	movs	r0, #10
 8005f7e:	f7fa fb17 	bl	80005b0 <HAL_Delay>
	getBlueNRGVersion(&hw_version, &fw_version);
 8005f82:	4920      	ldr	r1, [pc, #128]	; (8006004 <BLE_Init+0xcc>)
 8005f84:	4820      	ldr	r0, [pc, #128]	; (8006008 <BLE_Init+0xd0>)
 8005f86:	f001 facc 	bl	8007522 <getBlueNRGVersion>
	if (0 < fw_version && fw_version < 0x723) {
 8005f8a:	4b1e      	ldr	r3, [pc, #120]	; (8006004 <BLE_Init+0xcc>)
 8005f8c:	881b      	ldrh	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d017      	beq.n	8005fc2 <BLE_Init+0x8a>
 8005f92:	4b1c      	ldr	r3, [pc, #112]	; (8006004 <BLE_Init+0xcc>)
 8005f94:	881b      	ldrh	r3, [r3, #0]
 8005f96:	f240 7222 	movw	r2, #1826	; 0x722
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d811      	bhi.n	8005fc2 <BLE_Init+0x8a>
		int ret = program_device(fw_image, sizeof fw_image);
 8005f9e:	f44f 3184 	mov.w	r1, #67584	; 0x10800
 8005fa2:	481a      	ldr	r0, [pc, #104]	; (800600c <BLE_Init+0xd4>)
 8005fa4:	f001 f98e 	bl	80072c4 <program_device>
 8005fa8:	60b8      	str	r0, [r7, #8]
		result &= (ret == BLE_STATUS_SUCCESS);
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	bf0c      	ite	eq
 8005fb0:	2301      	moveq	r3, #1
 8005fb2:	2300      	movne	r3, #0
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	b25a      	sxtb	r2, r3
 8005fb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	b25b      	sxtb	r3, r3
 8005fc0:	73fb      	strb	r3, [r7, #15]
	}

	BLE_Services_Init();
 8005fc2:	f000 f82b 	bl	800601c <BLE_Services_Init>

	uint8_t temp[6];
	aci_hal_read_config_data(0x80, 6, temp, BLE_config.bd_address);
 8005fc6:	463a      	mov	r2, r7
 8005fc8:	4b11      	ldr	r3, [pc, #68]	; (8006010 <BLE_Init+0xd8>)
 8005fca:	2106      	movs	r1, #6
 8005fcc:	2080      	movs	r0, #128	; 0x80
 8005fce:	f000 ff38 	bl	8006e42 <aci_hal_read_config_data>

	//Init
	HAL_NVIC_SetPriority(BLE_JOB_IRQn, BLE_JOB_IRQn_Priority, 0);
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	2104      	movs	r1, #4
 8005fd6:	201c      	movs	r0, #28
 8005fd8:	f7fa fc5f 	bl	800089a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(BLE_JOB_IRQn);
 8005fdc:	201c      	movs	r0, #28
 8005fde:	f7fa fc78 	bl	80008d2 <HAL_NVIC_EnableIRQ>

	BLE_config.state = 1;
 8005fe2:	4b0c      	ldr	r3, [pc, #48]	; (8006014 <BLE_Init+0xdc>)
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	71da      	strb	r2, [r3, #7]
	set_connectable = 1;
 8005fe8:	4b0b      	ldr	r3, [pc, #44]	; (8006018 <BLE_Init+0xe0>)
 8005fea:	2201      	movs	r2, #1
 8005fec:	701a      	strb	r2, [r3, #0]
	return result;
 8005fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3710      	adds	r7, #16
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}
 8005ff8:	48000400 	.word	0x48000400
 8005ffc:	20000058 	.word	0x20000058
 8006000:	0800a23c 	.word	0x0800a23c
 8006004:	20000068 	.word	0x20000068
 8006008:	20000067 	.word	0x20000067
 800600c:	0800a300 	.word	0x0800a300
 8006010:	20000051 	.word	0x20000051
 8006014:	20000050 	.word	0x20000050
 8006018:	2000002c 	.word	0x2000002c

0800601c <BLE_Services_Init>:

uint8_t BLE_Services_Init(void) {
 800601c:	b580      	push	{r7, lr}
 800601e:	b086      	sub	sp, #24
 8006020:	af04      	add	r7, sp, #16
	tBleStatus status;

	// Init the Bluetooth
	uint8_t bdaddr[] = { 0x89, 0xD3, 0xF5, 0xE1, 0x81, 0x02 };
 8006022:	4a3f      	ldr	r2, [pc, #252]	; (8006120 <BLE_Services_Init+0x104>)
 8006024:	463b      	mov	r3, r7
 8006026:	e892 0003 	ldmia.w	r2, {r0, r1}
 800602a:	6018      	str	r0, [r3, #0]
 800602c:	3304      	adds	r3, #4
 800602e:	8019      	strh	r1, [r3, #0]
	status = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 8006030:	463b      	mov	r3, r7
 8006032:	461a      	mov	r2, r3
 8006034:	2106      	movs	r1, #6
 8006036:	2000      	movs	r0, #0
 8006038:	f000 fe9c 	bl	8006d74 <aci_hal_write_config_data>
 800603c:	4603      	mov	r3, r0
 800603e:	71fb      	strb	r3, [r7, #7]
	CONFIG_DATA_PUBADDR_LEN, bdaddr);
	IGNORE_STATUS(status);

	// GATT Initialization
	status = aci_gatt_init();
 8006040:	f000 fb36 	bl	80066b0 <aci_gatt_init>
 8006044:	4603      	mov	r3, r0
 8006046:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 8006048:	79fb      	ldrb	r3, [r7, #7]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d001      	beq.n	8006052 <BLE_Services_Init+0x36>
 800604e:	2300      	movs	r3, #0
 8006050:	e062      	b.n	8006118 <BLE_Services_Init+0xfc>
	status = aci_gap_init(GAP_PERIPHERAL_ROLE, 0x01, strlen(BLE_config.name),
 8006052:	4834      	ldr	r0, [pc, #208]	; (8006124 <BLE_Services_Init+0x108>)
 8006054:	f7fa f8b8 	bl	80001c8 <strlen>
 8006058:	4603      	mov	r3, r0
 800605a:	b2da      	uxtb	r2, r3
 800605c:	4b32      	ldr	r3, [pc, #200]	; (8006128 <BLE_Services_Init+0x10c>)
 800605e:	9301      	str	r3, [sp, #4]
 8006060:	4b32      	ldr	r3, [pc, #200]	; (800612c <BLE_Services_Init+0x110>)
 8006062:	9300      	str	r3, [sp, #0]
 8006064:	4b32      	ldr	r3, [pc, #200]	; (8006130 <BLE_Services_Init+0x114>)
 8006066:	2101      	movs	r1, #1
 8006068:	2001      	movs	r0, #1
 800606a:	f000 f985 	bl	8006378 <aci_gap_init>
 800606e:	4603      	mov	r3, r0
 8006070:	71fb      	strb	r3, [r7, #7]
			&service_handle, &devname_char_handle, &appearance_char_handle);
	CHECK_STATUS_RETBOOL(status);
 8006072:	79fb      	ldrb	r3, [r7, #7]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d001      	beq.n	800607c <BLE_Services_Init+0x60>
 8006078:	2300      	movs	r3, #0
 800607a:	e04d      	b.n	8006118 <BLE_Services_Init+0xfc>

	// Set Authorization Requirement
	status = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 800607c:	2301      	movs	r3, #1
 800607e:	9303      	str	r3, [sp, #12]
 8006080:	4b2c      	ldr	r3, [pc, #176]	; (8006134 <BLE_Services_Init+0x118>)
 8006082:	9302      	str	r3, [sp, #8]
 8006084:	2300      	movs	r3, #0
 8006086:	9301      	str	r3, [sp, #4]
 8006088:	2310      	movs	r3, #16
 800608a:	9300      	str	r3, [sp, #0]
 800608c:	2307      	movs	r3, #7
 800608e:	2200      	movs	r2, #0
 8006090:	2100      	movs	r1, #0
 8006092:	2001      	movs	r0, #1
 8006094:	f000 fabb 	bl	800660e <aci_gap_set_auth_requirement>
 8006098:	4603      	mov	r3, r0
 800609a:	71fb      	strb	r3, [r7, #7]
	OOB_AUTH_DATA_ABSENT, NULL, 7, 16, USE_FIXED_PIN_FOR_PAIRING, 135712,
	BONDING);
	CHECK_STATUS_RETBOOL(status);
 800609c:	79fb      	ldrb	r3, [r7, #7]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d001      	beq.n	80060a6 <BLE_Services_Init+0x8a>
 80060a2:	2300      	movs	r3, #0
 80060a4:	e038      	b.n	8006118 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_DeviceInformation();
 80060a6:	f002 f967 	bl	8008378 <Add_BLE_Service_DeviceInformation>
 80060aa:	4603      	mov	r3, r0
 80060ac:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 80060ae:	79fb      	ldrb	r3, [r7, #7]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d001      	beq.n	80060b8 <BLE_Services_Init+0x9c>
 80060b4:	2300      	movs	r3, #0
 80060b6:	e02f      	b.n	8006118 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_Battery();
 80060b8:	f002 fa56 	bl	8008568 <Add_BLE_Service_Battery>
 80060bc:	4603      	mov	r3, r0
 80060be:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 80060c0:	79fb      	ldrb	r3, [r7, #7]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <BLE_Services_Init+0xae>
 80060c6:	2300      	movs	r3, #0
 80060c8:	e026      	b.n	8006118 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_EnvironmentalSensing();
 80060ca:	f002 fa8b 	bl	80085e4 <Add_BLE_Service_EnvironmentalSensing>
 80060ce:	4603      	mov	r3, r0
 80060d0:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 80060d2:	79fb      	ldrb	r3, [r7, #7]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d001      	beq.n	80060dc <BLE_Services_Init+0xc0>
 80060d8:	2300      	movs	r3, #0
 80060da:	e01d      	b.n	8006118 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_Log();
 80060dc:	f002 faf6 	bl	80086cc <Add_BLE_Service_Log>
 80060e0:	4603      	mov	r3, r0
 80060e2:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 80060e4:	79fb      	ldrb	r3, [r7, #7]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d001      	beq.n	80060ee <BLE_Services_Init+0xd2>
 80060ea:	2300      	movs	r3, #0
 80060ec:	e014      	b.n	8006118 <BLE_Services_Init+0xfc>

	status = Add_BLE_Service_Communication();
 80060ee:	f002 fb79 	bl	80087e4 <Add_BLE_Service_Communication>
 80060f2:	4603      	mov	r3, r0
 80060f4:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 80060f6:	79fb      	ldrb	r3, [r7, #7]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d001      	beq.n	8006100 <BLE_Services_Init+0xe4>
 80060fc:	2300      	movs	r3, #0
 80060fe:	e00b      	b.n	8006118 <BLE_Services_Init+0xfc>

	// Output power
	status = aci_hal_set_tx_power_level(1, 7); // +8dBm
 8006100:	2107      	movs	r1, #7
 8006102:	2001      	movs	r0, #1
 8006104:	f000 fef2 	bl	8006eec <aci_hal_set_tx_power_level>
 8006108:	4603      	mov	r3, r0
 800610a:	71fb      	strb	r3, [r7, #7]
	CHECK_STATUS_RETBOOL(status);
 800610c:	79fb      	ldrb	r3, [r7, #7]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d001      	beq.n	8006116 <BLE_Services_Init+0xfa>
 8006112:	2300      	movs	r3, #0
 8006114:	e000      	b.n	8006118 <BLE_Services_Init+0xfc>

	return 1;
 8006116:	2301      	movs	r3, #1
}
 8006118:	4618      	mov	r0, r3
 800611a:	3708      	adds	r7, #8
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	0800a248 	.word	0x0800a248
 8006124:	20000058 	.word	0x20000058
 8006128:	2000006e 	.word	0x2000006e
 800612c:	2000006c 	.word	0x2000006c
 8006130:	2000006a 	.word	0x2000006a
 8006134:	00021220 	.word	0x00021220

08006138 <BLE_SetConnectable>:

void BLE_SetConnectable(void) {
 8006138:	b5b0      	push	{r4, r5, r7, lr}
 800613a:	b08e      	sub	sp, #56	; 0x38
 800613c:	af08      	add	r7, sp, #32
	char prefixed_name[BLE_NAME_LEN + 1] = { AD_TYPE_SHORTENED_LOCAL_NAME };
 800613e:	2308      	movs	r3, #8
 8006140:	607b      	str	r3, [r7, #4]
 8006142:	f107 0308 	add.w	r3, r7, #8
 8006146:	2200      	movs	r2, #0
 8006148:	601a      	str	r2, [r3, #0]
 800614a:	605a      	str	r2, [r3, #4]
 800614c:	609a      	str	r2, [r3, #8]
	strncpy(prefixed_name + 1, BLE_config.name, BLE_NAME_LEN);
 800614e:	1d3b      	adds	r3, r7, #4
 8006150:	3301      	adds	r3, #1
 8006152:	220f      	movs	r2, #15
 8006154:	4925      	ldr	r1, [pc, #148]	; (80061ec <BLE_SetConnectable+0xb4>)
 8006156:	4618      	mov	r0, r3
 8006158:	f004 f850 	bl	800a1fc <strncpy>

	tBleStatus status;

	status = hci_le_set_scan_resp_data(0, NULL);
 800615c:	2100      	movs	r1, #0
 800615e:	2000      	movs	r0, #0
 8006160:	f001 fd00 	bl	8007b64 <hci_le_set_scan_resp_data>
 8006164:	4603      	mov	r3, r0
 8006166:	75fb      	strb	r3, [r7, #23]
	CHECK_STATUS_RETURN(status);
 8006168:	7dfb      	ldrb	r3, [r7, #23]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d137      	bne.n	80061de <BLE_SetConnectable+0xa6>

	// Advertising period multiple of 0.625 ms
	status = aci_gap_set_discoverable(ADV_IND, SCAN_P, SCAN_L,
	STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE, strlen(prefixed_name), prefixed_name,
 800616e:	1d3b      	adds	r3, r7, #4
 8006170:	4618      	mov	r0, r3
 8006172:	f7fa f829 	bl	80001c8 <strlen>
 8006176:	4603      	mov	r3, r0
	status = aci_gap_set_discoverable(ADV_IND, SCAN_P, SCAN_L,
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2220      	movs	r2, #32
 800617c:	9206      	str	r2, [sp, #24]
 800617e:	2220      	movs	r2, #32
 8006180:	9205      	str	r2, [sp, #20]
 8006182:	2200      	movs	r2, #0
 8006184:	9204      	str	r2, [sp, #16]
 8006186:	2200      	movs	r2, #0
 8006188:	9203      	str	r2, [sp, #12]
 800618a:	1d3a      	adds	r2, r7, #4
 800618c:	9202      	str	r2, [sp, #8]
 800618e:	9301      	str	r3, [sp, #4]
 8006190:	2300      	movs	r3, #0
 8006192:	9300      	str	r3, [sp, #0]
 8006194:	2301      	movs	r3, #1
 8006196:	f44f 7200 	mov.w	r2, #512	; 0x200
 800619a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800619e:	2000      	movs	r0, #0
 80061a0:	f000 f93a 	bl	8006418 <aci_gap_set_discoverable>
 80061a4:	4603      	mov	r3, r0
 80061a6:	75fb      	strb	r3, [r7, #23]
			0, NULL, CONN_P1, CONN_P2);
	CHECK_STATUS_RETURN(status);
 80061a8:	7dfb      	ldrb	r3, [r7, #23]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d119      	bne.n	80061e2 <BLE_SetConnectable+0xaa>

	HAL_Delay(10);
 80061ae:	200a      	movs	r0, #10
 80061b0:	f7fa f9fe 	bl	80005b0 <HAL_Delay>

	// Change device name
	status = aci_gatt_update_char_value(service_handle, devname_char_handle, 0,
 80061b4:	4b0e      	ldr	r3, [pc, #56]	; (80061f0 <BLE_SetConnectable+0xb8>)
 80061b6:	881c      	ldrh	r4, [r3, #0]
 80061b8:	4b0e      	ldr	r3, [pc, #56]	; (80061f4 <BLE_SetConnectable+0xbc>)
 80061ba:	881d      	ldrh	r5, [r3, #0]
			strlen(BLE_config.name), BLE_config.name);
 80061bc:	480b      	ldr	r0, [pc, #44]	; (80061ec <BLE_SetConnectable+0xb4>)
 80061be:	f7fa f803 	bl	80001c8 <strlen>
 80061c2:	4603      	mov	r3, r0
	status = aci_gatt_update_char_value(service_handle, devname_char_handle, 0,
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	4a09      	ldr	r2, [pc, #36]	; (80061ec <BLE_SetConnectable+0xb4>)
 80061c8:	9200      	str	r2, [sp, #0]
 80061ca:	2200      	movs	r2, #0
 80061cc:	4629      	mov	r1, r5
 80061ce:	4620      	mov	r0, r4
 80061d0:	f000 fd0b 	bl	8006bea <aci_gatt_update_char_value>
 80061d4:	4603      	mov	r3, r0
 80061d6:	75fb      	strb	r3, [r7, #23]
	CHECK_STATUS_RETURN(status);
 80061d8:	7dfb      	ldrb	r3, [r7, #23]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	e002      	b.n	80061e4 <BLE_SetConnectable+0xac>
	CHECK_STATUS_RETURN(status);
 80061de:	bf00      	nop
 80061e0:	e000      	b.n	80061e4 <BLE_SetConnectable+0xac>
	CHECK_STATUS_RETURN(status);
 80061e2:	bf00      	nop
}
 80061e4:	3718      	adds	r7, #24
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bdb0      	pop	{r4, r5, r7, pc}
 80061ea:	bf00      	nop
 80061ec:	20000058 	.word	0x20000058
 80061f0:	2000006a 	.word	0x2000006a
 80061f4:	2000006c 	.word	0x2000006c

080061f8 <GAP_ConnectionComplete_CB>:

void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle) {
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b082      	sub	sp, #8
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	460b      	mov	r3, r1
 8006202:	807b      	strh	r3, [r7, #2]
	connection_handle = handle;
 8006204:	4a05      	ldr	r2, [pc, #20]	; (800621c <GAP_ConnectionComplete_CB+0x24>)
 8006206:	887b      	ldrh	r3, [r7, #2]
 8006208:	8013      	strh	r3, [r2, #0]
	BLE_config.connected = 1;
 800620a:	4b05      	ldr	r3, [pc, #20]	; (8006220 <GAP_ConnectionComplete_CB+0x28>)
 800620c:	2201      	movs	r2, #1
 800620e:	701a      	strb	r2, [r3, #0]
	App_Handle_BTConnected();
 8006210:	f7fe fb8a 	bl	8004928 <App_Handle_BTConnected>
//	MasterTrusted = false;
//	aci_gap_slave_security_request(handle, BONDING, MITM_PROTECTION_REQUIRED);
//	updateLastActivityTime(); TODO
}
 8006214:	bf00      	nop
 8006216:	3708      	adds	r7, #8
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}
 800621c:	2000004c 	.word	0x2000004c
 8006220:	20000050 	.word	0x20000050

08006224 <GAP_DisconnectionComplete_CB>:

void GAP_DisconnectionComplete_CB(void) {
 8006224:	b580      	push	{r7, lr}
 8006226:	af00      	add	r7, sp, #0
//	updateLastActivityTime(); TODO
	BLE_config.connected = 0;
 8006228:	4b04      	ldr	r3, [pc, #16]	; (800623c <GAP_DisconnectionComplete_CB+0x18>)
 800622a:	2200      	movs	r2, #0
 800622c:	701a      	strb	r2, [r3, #0]
	set_connectable = 1;
 800622e:	4b04      	ldr	r3, [pc, #16]	; (8006240 <GAP_DisconnectionComplete_CB+0x1c>)
 8006230:	2201      	movs	r2, #1
 8006232:	701a      	strb	r2, [r3, #0]
	App_Handle_BTDisconnected();
 8006234:	f7fe fb84 	bl	8004940 <App_Handle_BTDisconnected>
}
 8006238:	bf00      	nop
 800623a:	bd80      	pop	{r7, pc}
 800623c:	20000050 	.word	0x20000050
 8006240:	2000002c 	.word	0x2000002c

08006244 <HCI_Event_CB>:

void HCI_Event_CB(void *pckt) {
 8006244:	b580      	push	{r7, lr}
 8006246:	b088      	sub	sp, #32
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
	hci_uart_pckt *hci_pckt = pckt;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	61fb      	str	r3, [r7, #28]
	if (hci_pckt->type != HCI_EVENT_PKT) return;
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	781b      	ldrb	r3, [r3, #0]
 8006254:	2b04      	cmp	r3, #4
 8006256:	d142      	bne.n	80062de <HCI_Event_CB+0x9a>

	hci_event_pckt *event_pckt = (hci_event_pckt*) hci_pckt->data;
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	3301      	adds	r3, #1
 800625c:	61bb      	str	r3, [r7, #24]
	switch (event_pckt->evt) {
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	2bff      	cmp	r3, #255	; 0xff
 8006264:	d01f      	beq.n	80062a6 <HCI_Event_CB+0x62>
 8006266:	2bff      	cmp	r3, #255	; 0xff
 8006268:	dc3c      	bgt.n	80062e4 <HCI_Event_CB+0xa0>
 800626a:	2b05      	cmp	r3, #5
 800626c:	d002      	beq.n	8006274 <HCI_Event_CB+0x30>
 800626e:	2b3e      	cmp	r3, #62	; 0x3e
 8006270:	d003      	beq.n	800627a <HCI_Event_CB+0x36>
 8006272:	e037      	b.n	80062e4 <HCI_Event_CB+0xa0>
		case EVT_DISCONN_COMPLETE:
			//  vt_disconn_complete *evt = (void*)event_pckt->data;
			GAP_DisconnectionComplete_CB();
 8006274:	f7ff ffd6 	bl	8006224 <GAP_DisconnectionComplete_CB>
			break;
 8006278:	e034      	b.n	80062e4 <HCI_Event_CB+0xa0>
		case EVT_LE_META_EVENT: {
			evt_le_meta_event *evt = (void*) event_pckt->data;
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	3302      	adds	r3, #2
 800627e:	613b      	str	r3, [r7, #16]
			switch (evt->subevent) {
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	2b01      	cmp	r3, #1
 8006286:	d12c      	bne.n	80062e2 <HCI_Event_CB+0x9e>
				case EVT_LE_CONN_COMPLETE: {
					evt_le_connection_complete *cc = (void*) evt->data;
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	3301      	adds	r3, #1
 800628c:	60fb      	str	r3, [r7, #12]
					GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	1d5a      	adds	r2, r3, #5
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006298:	b29b      	uxth	r3, r3
 800629a:	4619      	mov	r1, r3
 800629c:	4610      	mov	r0, r2
 800629e:	f7ff ffab 	bl	80061f8 <GAP_ConnectionComplete_CB>
					//          HAL_Delay(25);
					//          if (aci_gap_terminate(cc->handle, HCI_REJECTED_SECURITY) == 0x00)
					//              break;
					//      }
					//  }
					break;
 80062a2:	bf00      	nop
				}
			}
			break;
 80062a4:	e01d      	b.n	80062e2 <HCI_Event_CB+0x9e>
		}
		case EVT_VENDOR: {
			evt_blue_aci *blue_evt = (void*) event_pckt->data;
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	3302      	adds	r3, #2
 80062aa:	617b      	str	r3, [r7, #20]
			switch (blue_evt->ecode) {
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	881b      	ldrh	r3, [r3, #0]
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	f640 4201 	movw	r2, #3073	; 0xc01
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d009      	beq.n	80062ce <HCI_Event_CB+0x8a>
 80062ba:	f640 4214 	movw	r2, #3092	; 0xc14
 80062be:	4293      	cmp	r3, r2
 80062c0:	d10b      	bne.n	80062da <HCI_Event_CB+0x96>
				case EVT_BLUE_GATT_READ_PERMIT_REQ:
					Read_Request_CB((void*) blue_evt->data);
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	3302      	adds	r3, #2
 80062c6:	4618      	mov	r0, r3
 80062c8:	f002 fadc 	bl	8008884 <Read_Request_CB>
					break;
 80062cc:	e006      	b.n	80062dc <HCI_Event_CB+0x98>
				case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
					Attribute_Modified_CB((void*) blue_evt->data);
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	3302      	adds	r3, #2
 80062d2:	4618      	mov	r0, r3
 80062d4:	f002 fbfa 	bl	8008acc <Attribute_Modified_CB>
					break;
 80062d8:	e000      	b.n	80062dc <HCI_Event_CB+0x98>
					//      break;
					//  case EVT_BLUE_GAP_BOND_LOST:
					//      aci_gap_allow_rebond(connection_handle);
					//		break;
				default:
					break;
 80062da:	bf00      	nop
			}
			break;
 80062dc:	e002      	b.n	80062e4 <HCI_Event_CB+0xa0>
	if (hci_pckt->type != HCI_EVENT_PKT) return;
 80062de:	bf00      	nop
 80062e0:	e000      	b.n	80062e4 <HCI_Event_CB+0xa0>
			break;
 80062e2:	bf00      	nop
		}
	}
}
 80062e4:	3720      	adds	r7, #32
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
	...

080062ec <BLE_DoJob>:

void BLE_DoJob(void) {
 80062ec:	b580      	push	{r7, lr}
 80062ee:	af00      	add	r7, sp, #0
	HCI_Process();
 80062f0:	f001 f9a4 	bl	800763c <HCI_Process>

	if (set_connectable) {
 80062f4:	4b05      	ldr	r3, [pc, #20]	; (800630c <BLE_DoJob+0x20>)
 80062f6:	781b      	ldrb	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d004      	beq.n	8006306 <BLE_DoJob+0x1a>
		BLE_SetConnectable();
 80062fc:	f7ff ff1c 	bl	8006138 <BLE_SetConnectable>
		set_connectable = 0;
 8006300:	4b02      	ldr	r3, [pc, #8]	; (800630c <BLE_DoJob+0x20>)
 8006302:	2200      	movs	r2, #0
 8006304:	701a      	strb	r2, [r3, #0]
	}
}
 8006306:	bf00      	nop
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	2000002c 	.word	0x2000002c

08006310 <BLE_SetIRQs>:
	BLE_config.name[i] = '\0';

	return 1;
}

void BLE_SetIRQs(uint8_t arg) {
 8006310:	b580      	push	{r7, lr}
 8006312:	b082      	sub	sp, #8
 8006314:	af00      	add	r7, sp, #0
 8006316:	4603      	mov	r3, r0
 8006318:	71fb      	strb	r3, [r7, #7]
	if (arg && BLE_config.state) {
 800631a:	79fb      	ldrb	r3, [r7, #7]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00a      	beq.n	8006336 <BLE_SetIRQs+0x26>
 8006320:	4b0a      	ldr	r3, [pc, #40]	; (800634c <BLE_SetIRQs+0x3c>)
 8006322:	79db      	ldrb	r3, [r3, #7]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d006      	beq.n	8006336 <BLE_SetIRQs+0x26>
		HAL_NVIC_EnableIRQ(BLE_JOB_IRQn);
 8006328:	201c      	movs	r0, #28
 800632a:	f7fa fad2 	bl	80008d2 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);
 800632e:	2008      	movs	r0, #8
 8006330:	f7fa facf 	bl	80008d2 <HAL_NVIC_EnableIRQ>
 8006334:	e006      	b.n	8006344 <BLE_SetIRQs+0x34>
	} else {
		HAL_NVIC_DisableIRQ(BLE_JOB_IRQn);
 8006336:	201c      	movs	r0, #28
 8006338:	f7fa fad9 	bl	80008ee <HAL_NVIC_DisableIRQ>
		HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 800633c:	2008      	movs	r0, #8
 800633e:	f7fa fad6 	bl	80008ee <HAL_NVIC_DisableIRQ>
	}
}
 8006342:	bf00      	nop
 8006344:	bf00      	nop
 8006346:	3708      	adds	r7, #8
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}
 800634c:	20000050 	.word	0x20000050

08006350 <BLE_DeInit>:

void BLE_DeInit(void) {
 8006350:	b580      	push	{r7, lr}
 8006352:	af00      	add	r7, sp, #0
	BLE_SetIRQs(0);
 8006354:	2000      	movs	r0, #0
 8006356:	f7ff ffdb 	bl	8006310 <BLE_SetIRQs>
	HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_RESET);
 800635a:	2200      	movs	r2, #0
 800635c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006360:	4803      	ldr	r0, [pc, #12]	; (8006370 <BLE_DeInit+0x20>)
 8006362:	f7fa fda7 	bl	8000eb4 <HAL_GPIO_WritePin>
	BLE_config.state = 0;
 8006366:	4b03      	ldr	r3, [pc, #12]	; (8006374 <BLE_DeInit+0x24>)
 8006368:	2200      	movs	r2, #0
 800636a:	71da      	strb	r2, [r3, #7]
}
 800636c:	bf00      	nop
 800636e:	bd80      	pop	{r7, pc}
 8006370:	48000400 	.word	0x48000400
 8006374:	20000050 	.word	0x20000050

08006378 <aci_gap_init>:
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

#if BLUENRG_MS
tBleStatus aci_gap_init(uint8_t role, uint8_t privacy_enabled,
		uint8_t device_name_char_len, uint16_t* service_handle,
		uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle) {
 8006378:	b580      	push	{r7, lr}
 800637a:	b08c      	sub	sp, #48	; 0x30
 800637c:	af00      	add	r7, sp, #0
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	4603      	mov	r3, r0
 8006382:	71fb      	strb	r3, [r7, #7]
 8006384:	460b      	mov	r3, r1
 8006386:	71bb      	strb	r3, [r7, #6]
 8006388:	4613      	mov	r3, r2
 800638a:	717b      	strb	r3, [r7, #5]
	struct hci_request rq;
	gap_init_cp cp;
	gap_init_rp resp;

	cp.role = role;
 800638c:	79fb      	ldrb	r3, [r7, #7]
 800638e:	753b      	strb	r3, [r7, #20]
	cp.privacy_enabled = privacy_enabled;
 8006390:	79bb      	ldrb	r3, [r7, #6]
 8006392:	757b      	strb	r3, [r7, #21]
	cp.device_name_char_len = device_name_char_len;
 8006394:	797b      	ldrb	r3, [r7, #5]
 8006396:	75bb      	strb	r3, [r7, #22]

	Osal_MemSet(&resp, 0, sizeof(resp));
 8006398:	f107 030c 	add.w	r3, r7, #12
 800639c:	2207      	movs	r2, #7
 800639e:	2100      	movs	r1, #0
 80063a0:	4618      	mov	r0, r3
 80063a2:	f001 fe95 	bl	80080d0 <Osal_MemSet>

	Osal_MemSet(&rq, 0, sizeof(rq));
 80063a6:	f107 0318 	add.w	r3, r7, #24
 80063aa:	2218      	movs	r2, #24
 80063ac:	2100      	movs	r1, #0
 80063ae:	4618      	mov	r0, r3
 80063b0:	f001 fe8e 	bl	80080d0 <Osal_MemSet>
	rq.ogf = OGF_VENDOR_CMD;
 80063b4:	233f      	movs	r3, #63	; 0x3f
 80063b6:	833b      	strh	r3, [r7, #24]
	rq.ocf = OCF_GAP_INIT;
 80063b8:	238a      	movs	r3, #138	; 0x8a
 80063ba:	837b      	strh	r3, [r7, #26]
	rq.cparam = &cp;
 80063bc:	f107 0314 	add.w	r3, r7, #20
 80063c0:	623b      	str	r3, [r7, #32]
	rq.clen = sizeof(cp);
 80063c2:	2303      	movs	r3, #3
 80063c4:	627b      	str	r3, [r7, #36]	; 0x24
	rq.rparam = &resp;
 80063c6:	f107 030c 	add.w	r3, r7, #12
 80063ca:	62bb      	str	r3, [r7, #40]	; 0x28
	rq.rlen = GAP_INIT_RP_SIZE;
 80063cc:	2307      	movs	r3, #7
 80063ce:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (hci_send_req(&rq, FALSE) < 0)
 80063d0:	f107 0318 	add.w	r3, r7, #24
 80063d4:	2100      	movs	r1, #0
 80063d6:	4618      	mov	r0, r3
 80063d8:	f001 fa42 	bl	8007860 <hci_send_req>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	da01      	bge.n	80063e6 <aci_gap_init+0x6e>
		return BLE_STATUS_TIMEOUT;
 80063e2:	23ff      	movs	r3, #255	; 0xff
 80063e4:	e014      	b.n	8006410 <aci_gap_init+0x98>

	if (resp.status) {
 80063e6:	7b3b      	ldrb	r3, [r7, #12]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d001      	beq.n	80063f0 <aci_gap_init+0x78>
		return resp.status;
 80063ec:	7b3b      	ldrb	r3, [r7, #12]
 80063ee:	e00f      	b.n	8006410 <aci_gap_init+0x98>
	}

	*service_handle = btohs(resp.service_handle);
 80063f0:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	801a      	strh	r2, [r3, #0]
	*dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80063fa:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80063fe:	b29a      	uxth	r2, r3
 8006400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006402:	801a      	strh	r2, [r3, #0]
	*appearance_char_handle = btohs(resp.appearance_char_handle);
 8006404:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8006408:	b29a      	uxth	r2, r3
 800640a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800640c:	801a      	strh	r2, [r3, #0]

	return 0;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	3730      	adds	r7, #48	; 0x30
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin,
		uint16_t AdvIntervMax, uint8_t OwnAddrType, uint8_t AdvFilterPolicy,
		uint8_t LocalNameLen, const char *LocalName, uint8_t ServiceUUIDLen,
		uint8_t* ServiceUUIDList, uint16_t SlaveConnIntervMin,
		uint16_t SlaveConnIntervMax) {
 8006418:	b590      	push	{r4, r7, lr}
 800641a:	b095      	sub	sp, #84	; 0x54
 800641c:	af00      	add	r7, sp, #0
 800641e:	4604      	mov	r4, r0
 8006420:	4608      	mov	r0, r1
 8006422:	4611      	mov	r1, r2
 8006424:	461a      	mov	r2, r3
 8006426:	4623      	mov	r3, r4
 8006428:	71fb      	strb	r3, [r7, #7]
 800642a:	4603      	mov	r3, r0
 800642c:	80bb      	strh	r3, [r7, #4]
 800642e:	460b      	mov	r3, r1
 8006430:	807b      	strh	r3, [r7, #2]
 8006432:	4613      	mov	r3, r2
 8006434:	71bb      	strb	r3, [r7, #6]
	struct hci_request rq;
	uint8_t status;
	uint8_t buffer[40];
	uint8_t indx = 0;
 8006436:	2300      	movs	r3, #0
 8006438:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if ((LocalNameLen + ServiceUUIDLen + 14) > sizeof(buffer))
 800643c:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8006440:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8006444:	4413      	add	r3, r2
 8006446:	330e      	adds	r3, #14
 8006448:	2b28      	cmp	r3, #40	; 0x28
 800644a:	d901      	bls.n	8006450 <aci_gap_set_discoverable+0x38>
		return BLE_STATUS_INVALID_PARAMS;
 800644c:	2342      	movs	r3, #66	; 0x42
 800644e:	e0da      	b.n	8006606 <aci_gap_set_discoverable+0x1ee>

	buffer[indx] = AdvType;
 8006450:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006454:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8006458:	4413      	add	r3, r2
 800645a:	79fa      	ldrb	r2, [r7, #7]
 800645c:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 8006460:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006464:	3301      	adds	r3, #1
 8006466:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	AdvIntervMin = htobs(AdvIntervMin);
 800646a:	88bb      	ldrh	r3, [r7, #4]
 800646c:	80bb      	strh	r3, [r7, #4]
	Osal_MemCpy(buffer + indx, &AdvIntervMin, 2);
 800646e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006472:	f107 0208 	add.w	r2, r7, #8
 8006476:	4413      	add	r3, r2
 8006478:	1d39      	adds	r1, r7, #4
 800647a:	2202      	movs	r2, #2
 800647c:	4618      	mov	r0, r3
 800647e:	f001 fe17 	bl	80080b0 <Osal_MemCpy>
	indx += 2;
 8006482:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006486:	3302      	adds	r3, #2
 8006488:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	AdvIntervMax = htobs(AdvIntervMax);
 800648c:	887b      	ldrh	r3, [r7, #2]
 800648e:	807b      	strh	r3, [r7, #2]
	Osal_MemCpy(buffer + indx, &AdvIntervMax, 2);
 8006490:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006494:	f107 0208 	add.w	r2, r7, #8
 8006498:	4413      	add	r3, r2
 800649a:	1cb9      	adds	r1, r7, #2
 800649c:	2202      	movs	r2, #2
 800649e:	4618      	mov	r0, r3
 80064a0:	f001 fe06 	bl	80080b0 <Osal_MemCpy>
	indx += 2;
 80064a4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80064a8:	3302      	adds	r3, #2
 80064aa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = OwnAddrType;
 80064ae:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80064b2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80064b6:	4413      	add	r3, r2
 80064b8:	79ba      	ldrb	r2, [r7, #6]
 80064ba:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 80064be:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80064c2:	3301      	adds	r3, #1
 80064c4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = AdvFilterPolicy;
 80064c8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80064cc:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80064d0:	4413      	add	r3, r2
 80064d2:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80064d6:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 80064da:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80064de:	3301      	adds	r3, #1
 80064e0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = LocalNameLen;
 80064e4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80064e8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80064ec:	4413      	add	r3, r2
 80064ee:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 80064f2:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 80064f6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80064fa:	3301      	adds	r3, #1
 80064fc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	Osal_MemCpy(buffer + indx, LocalName, LocalNameLen);
 8006500:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006504:	f107 0208 	add.w	r2, r7, #8
 8006508:	4413      	add	r3, r2
 800650a:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 800650e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006510:	4618      	mov	r0, r3
 8006512:	f001 fdcd 	bl	80080b0 <Osal_MemCpy>
	indx += LocalNameLen;
 8006516:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800651a:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 800651e:	4413      	add	r3, r2
 8006520:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	buffer[indx] = ServiceUUIDLen;
 8006524:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006528:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800652c:	4413      	add	r3, r2
 800652e:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8006532:	f803 2c48 	strb.w	r2, [r3, #-72]
	indx++;
 8006536:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800653a:	3301      	adds	r3, #1
 800653c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	Osal_MemCpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8006540:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006544:	f107 0208 	add.w	r2, r7, #8
 8006548:	4413      	add	r3, r2
 800654a:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800654e:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8006550:	4618      	mov	r0, r3
 8006552:	f001 fdad 	bl	80080b0 <Osal_MemCpy>
	indx += ServiceUUIDLen;
 8006556:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800655a:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800655e:	4413      	add	r3, r2
 8006560:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8006564:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8006568:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
	Osal_MemCpy(buffer + indx, &SlaveConnIntervMin, 2);
 800656c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006570:	f107 0208 	add.w	r2, r7, #8
 8006574:	4413      	add	r3, r2
 8006576:	f107 0174 	add.w	r1, r7, #116	; 0x74
 800657a:	2202      	movs	r2, #2
 800657c:	4618      	mov	r0, r3
 800657e:	f001 fd97 	bl	80080b0 <Osal_MemCpy>
	indx += 2;
 8006582:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006586:	3302      	adds	r3, #2
 8006588:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800658c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8006590:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	Osal_MemCpy(buffer + indx, &SlaveConnIntervMax, 2);
 8006594:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006598:	f107 0208 	add.w	r2, r7, #8
 800659c:	4413      	add	r3, r2
 800659e:	f107 0178 	add.w	r1, r7, #120	; 0x78
 80065a2:	2202      	movs	r2, #2
 80065a4:	4618      	mov	r0, r3
 80065a6:	f001 fd83 	bl	80080b0 <Osal_MemCpy>
	indx += 2;
 80065aa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80065ae:	3302      	adds	r3, #2
 80065b0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	Osal_MemSet(&rq, 0, sizeof(rq));
 80065b4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80065b8:	2218      	movs	r2, #24
 80065ba:	2100      	movs	r1, #0
 80065bc:	4618      	mov	r0, r3
 80065be:	f001 fd87 	bl	80080d0 <Osal_MemSet>
	rq.ogf = OGF_VENDOR_CMD;
 80065c2:	233f      	movs	r3, #63	; 0x3f
 80065c4:	86bb      	strh	r3, [r7, #52]	; 0x34
	rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 80065c6:	2383      	movs	r3, #131	; 0x83
 80065c8:	86fb      	strh	r3, [r7, #54]	; 0x36
	rq.cparam = (void *) buffer;
 80065ca:	f107 0308 	add.w	r3, r7, #8
 80065ce:	63fb      	str	r3, [r7, #60]	; 0x3c
	rq.clen = indx;
 80065d0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80065d4:	643b      	str	r3, [r7, #64]	; 0x40
	rq.rparam = &status;
 80065d6:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80065da:	647b      	str	r3, [r7, #68]	; 0x44
	rq.rlen = 1;
 80065dc:	2301      	movs	r3, #1
 80065de:	64bb      	str	r3, [r7, #72]	; 0x48

	if (hci_send_req(&rq, FALSE) < 0)
 80065e0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80065e4:	2100      	movs	r1, #0
 80065e6:	4618      	mov	r0, r3
 80065e8:	f001 f93a 	bl	8007860 <hci_send_req>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	da01      	bge.n	80065f6 <aci_gap_set_discoverable+0x1de>
		return BLE_STATUS_TIMEOUT;
 80065f2:	23ff      	movs	r3, #255	; 0xff
 80065f4:	e007      	b.n	8006606 <aci_gap_set_discoverable+0x1ee>

	if (status) {
 80065f6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d002      	beq.n	8006604 <aci_gap_set_discoverable+0x1ec>
		return status;
 80065fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006602:	e000      	b.n	8006606 <aci_gap_set_discoverable+0x1ee>
	}

	return 0;
 8006604:	2300      	movs	r3, #0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3754      	adds	r7, #84	; 0x54
 800660a:	46bd      	mov	sp, r7
 800660c:	bd90      	pop	{r4, r7, pc}

0800660e <aci_gap_set_auth_requirement>:
}

tBleStatus aci_gap_set_auth_requirement(uint8_t mitm_mode, uint8_t oob_enable,
		uint8_t oob_data[16], uint8_t min_encryption_key_size,
		uint8_t max_encryption_key_size, uint8_t use_fixed_pin,
		uint32_t fixed_pin, uint8_t bonding_mode) {
 800660e:	b580      	push	{r7, lr}
 8006610:	b090      	sub	sp, #64	; 0x40
 8006612:	af00      	add	r7, sp, #0
 8006614:	603a      	str	r2, [r7, #0]
 8006616:	461a      	mov	r2, r3
 8006618:	4603      	mov	r3, r0
 800661a:	71fb      	strb	r3, [r7, #7]
 800661c:	460b      	mov	r3, r1
 800661e:	71bb      	strb	r3, [r7, #6]
 8006620:	4613      	mov	r3, r2
 8006622:	717b      	strb	r3, [r7, #5]
	struct hci_request rq;
	gap_set_auth_requirement_cp cp;
	uint8_t status;

	cp.mitm_mode = mitm_mode;
 8006624:	79fb      	ldrb	r3, [r7, #7]
 8006626:	733b      	strb	r3, [r7, #12]
	cp.oob_enable = oob_enable;
 8006628:	79bb      	ldrb	r3, [r7, #6]
 800662a:	737b      	strb	r3, [r7, #13]
	Osal_MemCpy(cp.oob_data, oob_data, 16);
 800662c:	f107 030c 	add.w	r3, r7, #12
 8006630:	3302      	adds	r3, #2
 8006632:	2210      	movs	r2, #16
 8006634:	6839      	ldr	r1, [r7, #0]
 8006636:	4618      	mov	r0, r3
 8006638:	f001 fd3a 	bl	80080b0 <Osal_MemCpy>
	cp.min_encryption_key_size = min_encryption_key_size;
 800663c:	797b      	ldrb	r3, [r7, #5]
 800663e:	77bb      	strb	r3, [r7, #30]
	cp.max_encryption_key_size = max_encryption_key_size;
 8006640:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8006644:	77fb      	strb	r3, [r7, #31]
	cp.use_fixed_pin = use_fixed_pin;
 8006646:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800664a:	f887 3020 	strb.w	r3, [r7, #32]
	cp.fixed_pin = htobl(fixed_pin);
 800664e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006650:	f8c7 3021 	str.w	r3, [r7, #33]	; 0x21
	cp.bonding_mode = bonding_mode;
 8006654:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8006658:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	Osal_MemSet(&rq, 0, sizeof(rq));
 800665c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006660:	2218      	movs	r2, #24
 8006662:	2100      	movs	r1, #0
 8006664:	4618      	mov	r0, r3
 8006666:	f001 fd33 	bl	80080d0 <Osal_MemSet>
	rq.ogf = OGF_VENDOR_CMD;
 800666a:	233f      	movs	r3, #63	; 0x3f
 800666c:	853b      	strh	r3, [r7, #40]	; 0x28
	rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800666e:	2386      	movs	r3, #134	; 0x86
 8006670:	857b      	strh	r3, [r7, #42]	; 0x2a
	rq.cparam = &cp;
 8006672:	f107 030c 	add.w	r3, r7, #12
 8006676:	633b      	str	r3, [r7, #48]	; 0x30
	rq.clen = sizeof(cp);
 8006678:	231a      	movs	r3, #26
 800667a:	637b      	str	r3, [r7, #52]	; 0x34
	rq.rparam = &status;
 800667c:	f107 030b 	add.w	r3, r7, #11
 8006680:	63bb      	str	r3, [r7, #56]	; 0x38
	rq.rlen = 1;
 8006682:	2301      	movs	r3, #1
 8006684:	63fb      	str	r3, [r7, #60]	; 0x3c

	if (hci_send_req(&rq, FALSE) < 0)
 8006686:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800668a:	2100      	movs	r1, #0
 800668c:	4618      	mov	r0, r3
 800668e:	f001 f8e7 	bl	8007860 <hci_send_req>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	da01      	bge.n	800669c <aci_gap_set_auth_requirement+0x8e>
		return BLE_STATUS_TIMEOUT;
 8006698:	23ff      	movs	r3, #255	; 0xff
 800669a:	e005      	b.n	80066a8 <aci_gap_set_auth_requirement+0x9a>

	if (status) {
 800669c:	7afb      	ldrb	r3, [r7, #11]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <aci_gap_set_auth_requirement+0x98>
		return status;
 80066a2:	7afb      	ldrb	r3, [r7, #11]
 80066a4:	e000      	b.n	80066a8 <aci_gap_set_auth_requirement+0x9a>
	}

	return 0;
 80066a6:	2300      	movs	r3, #0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3740      	adds	r7, #64	; 0x40
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b088      	sub	sp, #32
 80066b4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 80066b6:	f107 0308 	add.w	r3, r7, #8
 80066ba:	2218      	movs	r2, #24
 80066bc:	2100      	movs	r1, #0
 80066be:	4618      	mov	r0, r3
 80066c0:	f001 fd06 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 80066c4:	233f      	movs	r3, #63	; 0x3f
 80066c6:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 80066c8:	f240 1301 	movw	r3, #257	; 0x101
 80066cc:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80066ce:	1dfb      	adds	r3, r7, #7
 80066d0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80066d2:	2301      	movs	r3, #1
 80066d4:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 80066d6:	f107 0308 	add.w	r3, r7, #8
 80066da:	2100      	movs	r1, #0
 80066dc:	4618      	mov	r0, r3
 80066de:	f001 f8bf 	bl	8007860 <hci_send_req>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	da01      	bge.n	80066ec <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 80066e8:	23ff      	movs	r3, #255	; 0xff
 80066ea:	e000      	b.n	80066ee <aci_gatt_init+0x3e>
  
  return status;
 80066ec:	79fb      	ldrb	r3, [r7, #7]
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3720      	adds	r7, #32
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 80066f6:	b580      	push	{r7, lr}
 80066f8:	b090      	sub	sp, #64	; 0x40
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6039      	str	r1, [r7, #0]
 80066fe:	4611      	mov	r1, r2
 8006700:	461a      	mov	r2, r3
 8006702:	4603      	mov	r3, r0
 8006704:	71fb      	strb	r3, [r7, #7]
 8006706:	460b      	mov	r3, r1
 8006708:	71bb      	strb	r3, [r7, #6]
 800670a:	4613      	mov	r3, r2
 800670c:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800670e:	2300      	movs	r3, #0
 8006710:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = service_uuid_type;
 8006714:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006718:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800671c:	4413      	add	r3, r2
 800671e:	79fa      	ldrb	r2, [r7, #7]
 8006720:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8006724:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006728:	3301      	adds	r3, #1
 800672a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  if(service_uuid_type == UUID_TYPE_16){
 800672e:	79fb      	ldrb	r3, [r7, #7]
 8006730:	2b01      	cmp	r3, #1
 8006732:	d103      	bne.n	800673c <aci_gatt_add_serv+0x46>
    uuid_len = 2;
 8006734:	2302      	movs	r3, #2
 8006736:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800673a:	e002      	b.n	8006742 <aci_gatt_add_serv+0x4c>
  }
  else {
    uuid_len = 16;
 800673c:	2310      	movs	r3, #16
 800673e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  Osal_MemCpy(buffer + indx, service_uuid, uuid_len);
 8006742:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006746:	f107 020c 	add.w	r2, r7, #12
 800674a:	4413      	add	r3, r2
 800674c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8006750:	6839      	ldr	r1, [r7, #0]
 8006752:	4618      	mov	r0, r3
 8006754:	f001 fcac 	bl	80080b0 <Osal_MemCpy>
  indx +=  uuid_len;
 8006758:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 800675c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006760:	4413      	add	r3, r2
 8006762:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = service_type;
 8006766:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800676a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800676e:	4413      	add	r3, r2
 8006770:	79ba      	ldrb	r2, [r7, #6]
 8006772:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8006776:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800677a:	3301      	adds	r3, #1
 800677c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  buffer[indx] = max_attr_records;
 8006780:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006784:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8006788:	4413      	add	r3, r2
 800678a:	797a      	ldrb	r2, [r7, #5]
 800678c:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8006790:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006794:	3301      	adds	r3, #1
 8006796:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 800679a:	f107 0320 	add.w	r3, r7, #32
 800679e:	2203      	movs	r2, #3
 80067a0:	2100      	movs	r1, #0
 80067a2:	4618      	mov	r0, r3
 80067a4:	f001 fc94 	bl	80080d0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 80067a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80067ac:	2218      	movs	r2, #24
 80067ae:	2100      	movs	r1, #0
 80067b0:	4618      	mov	r0, r3
 80067b2:	f001 fc8d 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 80067b6:	233f      	movs	r3, #63	; 0x3f
 80067b8:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 80067ba:	f44f 7381 	mov.w	r3, #258	; 0x102
 80067be:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 80067c0:	f107 030c 	add.w	r3, r7, #12
 80067c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 80067c6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80067ca:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 80067cc:	f107 0320 	add.w	r3, r7, #32
 80067d0:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 80067d2:	2303      	movs	r3, #3
 80067d4:	63bb      	str	r3, [r7, #56]	; 0x38
  
  if (hci_send_req(&rq, FALSE) < 0)
 80067d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80067da:	2100      	movs	r1, #0
 80067dc:	4618      	mov	r0, r3
 80067de:	f001 f83f 	bl	8007860 <hci_send_req>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	da01      	bge.n	80067ec <aci_gatt_add_serv+0xf6>
    return BLE_STATUS_TIMEOUT;
 80067e8:	23ff      	movs	r3, #255	; 0xff
 80067ea:	e00c      	b.n	8006806 <aci_gatt_add_serv+0x110>
  
  if (resp.status) {
 80067ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d002      	beq.n	80067fa <aci_gatt_add_serv+0x104>
    return resp.status;
 80067f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80067f8:	e005      	b.n	8006806 <aci_gatt_add_serv+0x110>
  }
  
  *serviceHandle = btohs(resp.handle);
 80067fa:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 80067fe:	b29a      	uxth	r2, r3
 8006800:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006802:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3740      	adds	r7, #64	; 0x40
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <aci_gatt_add_char>:
                             uint8_t secPermissions,
                             uint8_t gattEvtMask,
                             uint8_t encryKeySize,
                             uint8_t isVariable,
                             uint16_t* charHandle)                     
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b092      	sub	sp, #72	; 0x48
 8006812:	af00      	add	r7, sp, #0
 8006814:	603a      	str	r2, [r7, #0]
 8006816:	461a      	mov	r2, r3
 8006818:	4603      	mov	r3, r0
 800681a:	80fb      	strh	r3, [r7, #6]
 800681c:	460b      	mov	r3, r1
 800681e:	717b      	strb	r3, [r7, #5]
 8006820:	4613      	mov	r3, r2
 8006822:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8006824:	2300      	movs	r3, #0
 8006826:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  serviceHandle = htobs(serviceHandle);
 800682a:	88fb      	ldrh	r3, [r7, #6]
 800682c:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 800682e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006832:	f107 020c 	add.w	r2, r7, #12
 8006836:	4413      	add	r3, r2
 8006838:	1db9      	adds	r1, r7, #6
 800683a:	2202      	movs	r2, #2
 800683c:	4618      	mov	r0, r3
 800683e:	f001 fc37 	bl	80080b0 <Osal_MemCpy>
  indx += 2;
 8006842:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006846:	3302      	adds	r3, #2
 8006848:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = charUuidType;
 800684c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006850:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006854:	4413      	add	r3, r2
 8006856:	797a      	ldrb	r2, [r7, #5]
 8006858:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800685c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006860:	3301      	adds	r3, #1
 8006862:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  if(charUuidType == UUID_TYPE_16){
 8006866:	797b      	ldrb	r3, [r7, #5]
 8006868:	2b01      	cmp	r3, #1
 800686a:	d103      	bne.n	8006874 <aci_gatt_add_char+0x66>
    uuid_len = 2;
 800686c:	2302      	movs	r3, #2
 800686e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8006872:	e002      	b.n	800687a <aci_gatt_add_char+0x6c>
  }
  else {
    uuid_len = 16;
 8006874:	2310      	movs	r3, #16
 8006876:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  Osal_MemCpy(buffer + indx, charUuid, uuid_len);
 800687a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800687e:	f107 020c 	add.w	r2, r7, #12
 8006882:	4413      	add	r3, r2
 8006884:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8006888:	6839      	ldr	r1, [r7, #0]
 800688a:	4618      	mov	r0, r3
 800688c:	f001 fc10 	bl	80080b0 <Osal_MemCpy>
  indx +=  uuid_len;
 8006890:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8006894:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006898:	4413      	add	r3, r2
 800689a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = charValueLen;
 800689e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80068a2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80068a6:	4413      	add	r3, r2
 80068a8:	793a      	ldrb	r2, [r7, #4]
 80068aa:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80068ae:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80068b2:	3301      	adds	r3, #1
 80068b4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = charProperties;
 80068b8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80068bc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80068c0:	4413      	add	r3, r2
 80068c2:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80068c6:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80068ca:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80068ce:	3301      	adds	r3, #1
 80068d0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = secPermissions;
 80068d4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80068d8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80068dc:	4413      	add	r3, r2
 80068de:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 80068e2:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80068e6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80068ea:	3301      	adds	r3, #1
 80068ec:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = gattEvtMask;
 80068f0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80068f4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80068f8:	4413      	add	r3, r2
 80068fa:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 80068fe:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8006902:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006906:	3301      	adds	r3, #1
 8006908:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = encryKeySize;
 800690c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006910:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006914:	4413      	add	r3, r2
 8006916:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800691a:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800691e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006922:	3301      	adds	r3, #1
 8006924:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  buffer[indx] = isVariable;
 8006928:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800692c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8006930:	4413      	add	r3, r2
 8006932:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8006936:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800693a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800693e:	3301      	adds	r3, #1
 8006940:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 8006944:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006948:	2203      	movs	r2, #3
 800694a:	2100      	movs	r1, #0
 800694c:	4618      	mov	r0, r3
 800694e:	f001 fbbf 	bl	80080d0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006952:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006956:	2218      	movs	r2, #24
 8006958:	2100      	movs	r1, #0
 800695a:	4618      	mov	r0, r3
 800695c:	f001 fbb8 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8006960:	233f      	movs	r3, #63	; 0x3f
 8006962:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8006964:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006968:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 800696a:	f107 030c 	add.w	r3, r7, #12
 800696e:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 8006970:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8006974:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 8006976:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800697a:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800697c:	2303      	movs	r3, #3
 800697e:	643b      	str	r3, [r7, #64]	; 0x40
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006980:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006984:	2100      	movs	r1, #0
 8006986:	4618      	mov	r0, r3
 8006988:	f000 ff6a 	bl	8007860 <hci_send_req>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	da01      	bge.n	8006996 <aci_gatt_add_char+0x188>
    return BLE_STATUS_TIMEOUT;
 8006992:	23ff      	movs	r3, #255	; 0xff
 8006994:	e00c      	b.n	80069b0 <aci_gatt_add_char+0x1a2>
  
  if (resp.status) {
 8006996:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800699a:	2b00      	cmp	r3, #0
 800699c:	d002      	beq.n	80069a4 <aci_gatt_add_char+0x196>
    return resp.status;
 800699e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80069a2:	e005      	b.n	80069b0 <aci_gatt_add_char+0x1a2>
  }
  
  *charHandle = btohs(resp.handle);
 80069a4:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80069ac:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3748      	adds	r7, #72	; 0x48
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <aci_gatt_add_char_desc>:
                                  uint8_t accPermissions,
                                  uint8_t gattEvtMask,
                                  uint8_t encryKeySize,
                                  uint8_t isVariable,
                                  uint16_t* descHandle)                     
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b0ac      	sub	sp, #176	; 0xb0
 80069bc:	af00      	add	r7, sp, #0
 80069be:	607b      	str	r3, [r7, #4]
 80069c0:	4603      	mov	r3, r0
 80069c2:	81fb      	strh	r3, [r7, #14]
 80069c4:	460b      	mov	r3, r1
 80069c6:	81bb      	strh	r3, [r7, #12]
 80069c8:	4613      	mov	r3, r2
 80069ca:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  gatt_add_char_desc_rp resp;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t uuid_len;
  uint8_t indx = 0;
 80069cc:	2300      	movs	r3, #0
 80069ce:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  serviceHandle = htobs(serviceHandle);
 80069d2:	89fb      	ldrh	r3, [r7, #14]
 80069d4:	81fb      	strh	r3, [r7, #14]
  Osal_MemCpy(buffer + indx, &serviceHandle, 2);
 80069d6:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 80069da:	f107 0210 	add.w	r2, r7, #16
 80069de:	4413      	add	r3, r2
 80069e0:	f107 010e 	add.w	r1, r7, #14
 80069e4:	2202      	movs	r2, #2
 80069e6:	4618      	mov	r0, r3
 80069e8:	f001 fb62 	bl	80080b0 <Osal_MemCpy>
  indx += 2;
 80069ec:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 80069f0:	3302      	adds	r3, #2
 80069f2:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  charHandle = htobs(charHandle);
 80069f6:	89bb      	ldrh	r3, [r7, #12]
 80069f8:	81bb      	strh	r3, [r7, #12]
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 80069fa:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 80069fe:	f107 0210 	add.w	r2, r7, #16
 8006a02:	4413      	add	r3, r2
 8006a04:	f107 010c 	add.w	r1, r7, #12
 8006a08:	2202      	movs	r2, #2
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f001 fb50 	bl	80080b0 <Osal_MemCpy>
  indx += 2;
 8006a10:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006a14:	3302      	adds	r3, #2
 8006a16:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = descUuidType;
 8006a1a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006a1e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006a22:	4413      	add	r3, r2
 8006a24:	7afa      	ldrb	r2, [r7, #11]
 8006a26:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006a2a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006a2e:	3301      	adds	r3, #1
 8006a30:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  if(descUuidType == UUID_TYPE_16){
 8006a34:	7afb      	ldrb	r3, [r7, #11]
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d103      	bne.n	8006a42 <aci_gatt_add_char_desc+0x8a>
    uuid_len = 2;
 8006a3a:	2302      	movs	r3, #2
 8006a3c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
 8006a40:	e002      	b.n	8006a48 <aci_gatt_add_char_desc+0x90>
  }
  else {
    uuid_len = 16;
 8006a42:	2310      	movs	r3, #16
 8006a44:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
  }        
  Osal_MemCpy(buffer + indx, uuid, uuid_len);
 8006a48:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006a4c:	f107 0210 	add.w	r2, r7, #16
 8006a50:	4413      	add	r3, r2
 8006a52:	f897 20af 	ldrb.w	r2, [r7, #175]	; 0xaf
 8006a56:	6879      	ldr	r1, [r7, #4]
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f001 fb29 	bl	80080b0 <Osal_MemCpy>
  indx +=  uuid_len;
 8006a5e:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 8006a62:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8006a66:	4413      	add	r3, r2
 8006a68:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = descValueMaxLen;
 8006a6c:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006a70:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006a74:	4413      	add	r3, r2
 8006a76:	f897 20b8 	ldrb.w	r2, [r7, #184]	; 0xb8
 8006a7a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006a7e:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006a82:	3301      	adds	r3, #1
 8006a84:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = descValueLen;
 8006a88:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006a8c:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006a90:	4413      	add	r3, r2
 8006a92:	f897 20bc 	ldrb.w	r2, [r7, #188]	; 0xbc
 8006a96:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006a9a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  if ((descValueLen+indx+5) > HCI_MAX_PAYLOAD_SIZE)
 8006aa4:	f897 20bc 	ldrb.w	r2, [r7, #188]	; 0xbc
 8006aa8:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006aac:	4413      	add	r3, r2
 8006aae:	2b7b      	cmp	r3, #123	; 0x7b
 8006ab0:	dd01      	ble.n	8006ab6 <aci_gatt_add_char_desc+0xfe>
    return BLE_STATUS_INVALID_PARAMS;
 8006ab2:	2342      	movs	r3, #66	; 0x42
 8006ab4:	e095      	b.n	8006be2 <aci_gatt_add_char_desc+0x22a>
  
  Osal_MemCpy(buffer + indx, descValue, descValueLen);
 8006ab6:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006aba:	f107 0210 	add.w	r2, r7, #16
 8006abe:	4413      	add	r3, r2
 8006ac0:	f897 20bc 	ldrb.w	r2, [r7, #188]	; 0xbc
 8006ac4:	f8d7 10c0 	ldr.w	r1, [r7, #192]	; 0xc0
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f001 faf1 	bl	80080b0 <Osal_MemCpy>
  indx += descValueLen;
 8006ace:	f897 20ae 	ldrb.w	r2, [r7, #174]	; 0xae
 8006ad2:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 8006ad6:	4413      	add	r3, r2
 8006ad8:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = secPermissions;
 8006adc:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006ae0:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006ae4:	4413      	add	r3, r2
 8006ae6:	f897 20c4 	ldrb.w	r2, [r7, #196]	; 0xc4
 8006aea:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006aee:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006af2:	3301      	adds	r3, #1
 8006af4:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = accPermissions;
 8006af8:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006afc:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006b00:	4413      	add	r3, r2
 8006b02:	f897 20c8 	ldrb.w	r2, [r7, #200]	; 0xc8
 8006b06:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006b0a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006b0e:	3301      	adds	r3, #1
 8006b10:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = gattEvtMask;
 8006b14:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006b18:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006b1c:	4413      	add	r3, r2
 8006b1e:	f897 20cc 	ldrb.w	r2, [r7, #204]	; 0xcc
 8006b22:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006b26:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = encryKeySize;
 8006b30:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006b34:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006b38:	4413      	add	r3, r2
 8006b3a:	f897 20d0 	ldrb.w	r2, [r7, #208]	; 0xd0
 8006b3e:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006b42:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006b46:	3301      	adds	r3, #1
 8006b48:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  buffer[indx] = isVariable;
 8006b4c:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006b50:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006b54:	4413      	add	r3, r2
 8006b56:	f897 20d4 	ldrb.w	r2, [r7, #212]	; 0xd4
 8006b5a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006b5e:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006b62:	3301      	adds	r3, #1
 8006b64:	f887 30ae 	strb.w	r3, [r7, #174]	; 0xae
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 8006b68:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006b6c:	2203      	movs	r2, #3
 8006b6e:	2100      	movs	r1, #0
 8006b70:	4618      	mov	r0, r3
 8006b72:	f001 faad 	bl	80080d0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006b76:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006b7a:	2218      	movs	r2, #24
 8006b7c:	2100      	movs	r1, #0
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f001 faa6 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8006b84:	233f      	movs	r3, #63	; 0x3f
 8006b86:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
  rq.ocf = OCF_GATT_ADD_CHAR_DESC;
 8006b8a:	f240 1305 	movw	r3, #261	; 0x105
 8006b8e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
  rq.cparam = (void *)buffer;
 8006b92:	f107 0310 	add.w	r3, r7, #16
 8006b96:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.clen = indx;
 8006b9a:	f897 30ae 	ldrb.w	r3, [r7, #174]	; 0xae
 8006b9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.rparam = &resp;
 8006ba2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006ba6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rlen = GATT_ADD_CHAR_DESC_RP_SIZE;
 8006baa:	2303      	movs	r3, #3
 8006bac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006bb0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006bb4:	2100      	movs	r1, #0
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f000 fe52 	bl	8007860 <hci_send_req>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	da01      	bge.n	8006bc6 <aci_gatt_add_char_desc+0x20e>
    return BLE_STATUS_TIMEOUT;
 8006bc2:	23ff      	movs	r3, #255	; 0xff
 8006bc4:	e00d      	b.n	8006be2 <aci_gatt_add_char_desc+0x22a>
  
  if (resp.status) {
 8006bc6:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d002      	beq.n	8006bd4 <aci_gatt_add_char_desc+0x21c>
    return resp.status;
 8006bce:	f897 3090 	ldrb.w	r3, [r7, #144]	; 0x90
 8006bd2:	e006      	b.n	8006be2 <aci_gatt_add_char_desc+0x22a>
  }
  
  *descHandle = btohs(resp.handle);
 8006bd4:	f8b7 3091 	ldrh.w	r3, [r7, #145]	; 0x91
 8006bd8:	b29a      	uxth	r2, r3
 8006bda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006bde:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	37b0      	adds	r7, #176	; 0xb0
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
                                      uint16_t charHandle,
                                      uint8_t charValOffset,
                                      uint8_t charValueLen,   
                                      const void *charValue)
{
 8006bea:	b590      	push	{r4, r7, lr}
 8006bec:	b0ab      	sub	sp, #172	; 0xac
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	4604      	mov	r4, r0
 8006bf2:	4608      	mov	r0, r1
 8006bf4:	4611      	mov	r1, r2
 8006bf6:	461a      	mov	r2, r3
 8006bf8:	4623      	mov	r3, r4
 8006bfa:	80fb      	strh	r3, [r7, #6]
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	80bb      	strh	r3, [r7, #4]
 8006c00:	460b      	mov	r3, r1
 8006c02:	70fb      	strb	r3, [r7, #3]
 8006c04:	4613      	mov	r3, r2
 8006c06:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8006c0e:	78bb      	ldrb	r3, [r7, #2]
 8006c10:	2b7a      	cmp	r3, #122	; 0x7a
 8006c12:	d901      	bls.n	8006c18 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 8006c14:	2342      	movs	r3, #66	; 0x42
 8006c16:	e07c      	b.n	8006d12 <aci_gatt_update_char_value+0x128>
  
  servHandle = htobs(servHandle);
 8006c18:	88fb      	ldrh	r3, [r7, #6]
 8006c1a:	80fb      	strh	r3, [r7, #6]
  Osal_MemCpy(buffer + indx, &servHandle, 2);
 8006c1c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006c20:	f107 0208 	add.w	r2, r7, #8
 8006c24:	4413      	add	r3, r2
 8006c26:	1db9      	adds	r1, r7, #6
 8006c28:	2202      	movs	r2, #2
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f001 fa40 	bl	80080b0 <Osal_MemCpy>
  indx += 2;
 8006c30:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006c34:	3302      	adds	r3, #2
 8006c36:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  charHandle = htobs(charHandle);
 8006c3a:	88bb      	ldrh	r3, [r7, #4]
 8006c3c:	80bb      	strh	r3, [r7, #4]
  Osal_MemCpy(buffer + indx, &charHandle, 2);
 8006c3e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006c42:	f107 0208 	add.w	r2, r7, #8
 8006c46:	4413      	add	r3, r2
 8006c48:	1d39      	adds	r1, r7, #4
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f001 fa2f 	bl	80080b0 <Osal_MemCpy>
  indx += 2;
 8006c52:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006c56:	3302      	adds	r3, #2
 8006c58:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  buffer[indx] = charValOffset;
 8006c5c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006c60:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8006c64:	4413      	add	r3, r2
 8006c66:	78fa      	ldrb	r2, [r7, #3]
 8006c68:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006c6c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006c70:	3301      	adds	r3, #1
 8006c72:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  buffer[indx] = charValueLen;
 8006c76:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006c7a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8006c7e:	4413      	add	r3, r2
 8006c80:	78ba      	ldrb	r2, [r7, #2]
 8006c82:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006c86:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemCpy(buffer + indx, charValue, charValueLen);
 8006c90:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006c94:	f107 0208 	add.w	r2, r7, #8
 8006c98:	4413      	add	r3, r2
 8006c9a:	78ba      	ldrb	r2, [r7, #2]
 8006c9c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f001 fa05 	bl	80080b0 <Osal_MemCpy>
  indx +=  charValueLen;
 8006ca6:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8006caa:	78bb      	ldrb	r3, [r7, #2]
 8006cac:	4413      	add	r3, r2
 8006cae:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006cb2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006cb6:	2218      	movs	r2, #24
 8006cb8:	2100      	movs	r1, #0
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f001 fa08 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8006cc0:	233f      	movs	r3, #63	; 0x3f
 8006cc2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8006cc6:	f44f 7383 	mov.w	r3, #262	; 0x106
 8006cca:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8006cce:	f107 0308 	add.w	r3, r7, #8
 8006cd2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8006cd6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006cda:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8006cde:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8006ce2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006cec:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f000 fdb4 	bl	8007860 <hci_send_req>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	da01      	bge.n	8006d02 <aci_gatt_update_char_value+0x118>
    return BLE_STATUS_TIMEOUT;
 8006cfe:	23ff      	movs	r3, #255	; 0xff
 8006d00:	e007      	b.n	8006d12 <aci_gatt_update_char_value+0x128>
  
  if (status) {
 8006d02:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d002      	beq.n	8006d10 <aci_gatt_update_char_value+0x126>
    return status;
 8006d0a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8006d0e:	e000      	b.n	8006d12 <aci_gatt_update_char_value+0x128>
  }
  
  return 0;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	37ac      	adds	r7, #172	; 0xac
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd90      	pop	{r4, r7, pc}

08006d1a <aci_gatt_allow_read>:
  
  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 8006d1a:	b580      	push	{r7, lr}
 8006d1c:	b08a      	sub	sp, #40	; 0x28
 8006d1e:	af00      	add	r7, sp, #0
 8006d20:	4603      	mov	r3, r0
 8006d22:	80fb      	strh	r3, [r7, #6]
  struct hci_request rq;
  gatt_allow_read_cp cp;
  uint8_t status;
  
  cp.conn_handle = htobs(conn_handle);
 8006d24:	88fb      	ldrh	r3, [r7, #6]
 8006d26:	81bb      	strh	r3, [r7, #12]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006d28:	f107 0310 	add.w	r3, r7, #16
 8006d2c:	2218      	movs	r2, #24
 8006d2e:	2100      	movs	r1, #0
 8006d30:	4618      	mov	r0, r3
 8006d32:	f001 f9cd 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8006d36:	233f      	movs	r3, #63	; 0x3f
 8006d38:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_GATT_ALLOW_READ;
 8006d3a:	f240 1327 	movw	r3, #295	; 0x127
 8006d3e:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8006d40:	f107 030c 	add.w	r3, r7, #12
 8006d44:	61bb      	str	r3, [r7, #24]
  rq.clen = GATT_ALLOW_READ_CP_SIZE;
 8006d46:	2302      	movs	r3, #2
 8006d48:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8006d4a:	f107 030b 	add.w	r3, r7, #11
 8006d4e:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8006d50:	2301      	movs	r3, #1
 8006d52:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006d54:	f107 0310 	add.w	r3, r7, #16
 8006d58:	2100      	movs	r1, #0
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f000 fd80 	bl	8007860 <hci_send_req>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	da01      	bge.n	8006d6a <aci_gatt_allow_read+0x50>
    return BLE_STATUS_TIMEOUT;
 8006d66:	23ff      	movs	r3, #255	; 0xff
 8006d68:	e000      	b.n	8006d6c <aci_gatt_allow_read+0x52>
  
  return status;
 8006d6a:	7afb      	ldrb	r3, [r7, #11]
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3728      	adds	r7, #40	; 0x28
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                     uint8_t len,
                                     const uint8_t *val)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b0aa      	sub	sp, #168	; 0xa8
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	603a      	str	r2, [r7, #0]
 8006d7e:	71fb      	strb	r3, [r7, #7]
 8006d80:	460b      	mov	r3, r1
 8006d82:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8006d84:	2300      	movs	r3, #0
 8006d86:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8006d8a:	79bb      	ldrb	r3, [r7, #6]
 8006d8c:	2b7e      	cmp	r3, #126	; 0x7e
 8006d8e:	d901      	bls.n	8006d94 <aci_hal_write_config_data+0x20>
    return BLE_STATUS_INVALID_PARAMS;
 8006d90:	2342      	movs	r3, #66	; 0x42
 8006d92:	e052      	b.n	8006e3a <aci_hal_write_config_data+0xc6>
  
  buffer[indx] = offset;
 8006d94:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006d98:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8006d9c:	4413      	add	r3, r2
 8006d9e:	79fa      	ldrb	r2, [r7, #7]
 8006da0:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006da4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006da8:	3301      	adds	r3, #1
 8006daa:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  buffer[indx] = len;
 8006dae:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006db2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8006db6:	4413      	add	r3, r2
 8006db8:	79ba      	ldrb	r2, [r7, #6]
 8006dba:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8006dbe:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemCpy(buffer + indx, val, len);
 8006dc8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006dcc:	f107 0208 	add.w	r2, r7, #8
 8006dd0:	4413      	add	r3, r2
 8006dd2:	79ba      	ldrb	r2, [r7, #6]
 8006dd4:	6839      	ldr	r1, [r7, #0]
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f001 f96a 	bl	80080b0 <Osal_MemCpy>
  indx +=  len;
 8006ddc:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8006de0:	79bb      	ldrb	r3, [r7, #6]
 8006de2:	4413      	add	r3, r2
 8006de4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006de8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006dec:	2218      	movs	r2, #24
 8006dee:	2100      	movs	r1, #0
 8006df0:	4618      	mov	r0, r3
 8006df2:	f001 f96d 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8006df6:	233f      	movs	r3, #63	; 0x3f
 8006df8:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 8006dfc:	230c      	movs	r3, #12
 8006dfe:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8006e02:	f107 0308 	add.w	r3, r7, #8
 8006e06:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8006e0a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006e0e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8006e12:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8006e16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006e20:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8006e24:	2100      	movs	r1, #0
 8006e26:	4618      	mov	r0, r3
 8006e28:	f000 fd1a 	bl	8007860 <hci_send_req>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	da01      	bge.n	8006e36 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 8006e32:	23ff      	movs	r3, #255	; 0xff
 8006e34:	e001      	b.n	8006e3a <aci_hal_write_config_data+0xc6>
  
  return status;
 8006e36:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	37a8      	adds	r7, #168	; 0xa8
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}

08006e42 <aci_hal_read_config_data>:

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 8006e42:	b580      	push	{r7, lr}
 8006e44:	b0ac      	sub	sp, #176	; 0xb0
 8006e46:	af00      	add	r7, sp, #0
 8006e48:	60ba      	str	r2, [r7, #8]
 8006e4a:	607b      	str	r3, [r7, #4]
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	73fb      	strb	r3, [r7, #15]
 8006e50:	460b      	mov	r3, r1
 8006e52:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 8006e54:	7bfb      	ldrb	r3, [r7, #15]
 8006e56:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006e5a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8006e5e:	2218      	movs	r2, #24
 8006e60:	2100      	movs	r1, #0
 8006e62:	4618      	mov	r0, r3
 8006e64:	f001 f934 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8006e68:	233f      	movs	r3, #63	; 0x3f
 8006e6a:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 8006e6e:	230d      	movs	r3, #13
 8006e70:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  rq.cparam = &cp;
 8006e74:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006e78:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.clen = sizeof(cp);
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rparam = &rp;
 8006e82:	f107 0314 	add.w	r3, r7, #20
 8006e86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  rq.rlen = sizeof(rp);
 8006e8a:	2380      	movs	r3, #128	; 0x80
 8006e8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006e90:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8006e94:	2100      	movs	r1, #0
 8006e96:	4618      	mov	r0, r3
 8006e98:	f000 fce2 	bl	8007860 <hci_send_req>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	da01      	bge.n	8006ea6 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 8006ea2:	23ff      	movs	r3, #255	; 0xff
 8006ea4:	e01e      	b.n	8006ee4 <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 8006ea6:	7d3b      	ldrb	r3, [r7, #20]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d001      	beq.n	8006eb0 <aci_hal_read_config_data+0x6e>
    return rp.status;
 8006eac:	7d3b      	ldrb	r3, [r7, #20]
 8006eae:	e019      	b.n	8006ee4 <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 8006eb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	b2da      	uxtb	r2, r3
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	701a      	strb	r2, [r3, #0]
  
  Osal_MemCpy(data, rp.data, MIN(data_len, *data_len_out_p));
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	89ba      	ldrh	r2, [r7, #12]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d201      	bcs.n	8006ece <aci_hal_read_config_data+0x8c>
 8006eca:	89ba      	ldrh	r2, [r7, #12]
 8006ecc:	e002      	b.n	8006ed4 <aci_hal_read_config_data+0x92>
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	f107 0314 	add.w	r3, r7, #20
 8006ed8:	3301      	adds	r3, #1
 8006eda:	4619      	mov	r1, r3
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f001 f8e7 	bl	80080b0 <Osal_MemCpy>
  
  return 0;
 8006ee2:	2300      	movs	r3, #0
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	37b0      	adds	r7, #176	; 0xb0
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b08a      	sub	sp, #40	; 0x28
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	460a      	mov	r2, r1
 8006ef6:	71fb      	strb	r3, [r7, #7]
 8006ef8:	4613      	mov	r3, r2
 8006efa:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
  
  cp.en_high_power = en_high_power;
 8006efc:	79fb      	ldrb	r3, [r7, #7]
 8006efe:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 8006f00:	79bb      	ldrb	r3, [r7, #6]
 8006f02:	737b      	strb	r3, [r7, #13]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006f04:	f107 0310 	add.w	r3, r7, #16
 8006f08:	2218      	movs	r2, #24
 8006f0a:	2100      	movs	r1, #0
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f001 f8df 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8006f12:	233f      	movs	r3, #63	; 0x3f
 8006f14:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8006f16:	230f      	movs	r3, #15
 8006f18:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8006f1a:	f107 030c 	add.w	r3, r7, #12
 8006f1e:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8006f20:	2302      	movs	r3, #2
 8006f22:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8006f24:	f107 030b 	add.w	r3, r7, #11
 8006f28:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006f2e:	f107 0310 	add.w	r3, r7, #16
 8006f32:	2100      	movs	r1, #0
 8006f34:	4618      	mov	r0, r3
 8006f36:	f000 fc93 	bl	8007860 <hci_send_req>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	da01      	bge.n	8006f44 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8006f40:	23ff      	movs	r3, #255	; 0xff
 8006f42:	e000      	b.n	8006f46 <aci_hal_set_tx_power_level+0x5a>
  
  return status;
 8006f44:	7afb      	ldrb	r3, [r7, #11]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3728      	adds	r7, #40	; 0x28
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}

08006f4e <aci_get_updater_version>:
  
  return status;
}

tBleStatus aci_get_updater_version(uint8_t *version)
{
 8006f4e:	b580      	push	{r7, lr}
 8006f50:	b08a      	sub	sp, #40	; 0x28
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  get_updater_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 8006f56:	f107 030c 	add.w	r3, r7, #12
 8006f5a:	2202      	movs	r2, #2
 8006f5c:	2100      	movs	r1, #0
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f001 f8b6 	bl	80080d0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006f64:	f107 0310 	add.w	r3, r7, #16
 8006f68:	2218      	movs	r2, #24
 8006f6a:	2100      	movs	r1, #0
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f001 f8af 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8006f72:	233f      	movs	r3, #63	; 0x3f
 8006f74:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_GET_UPDATER_VERSION;
 8006f76:	2322      	movs	r3, #34	; 0x22
 8006f78:	827b      	strh	r3, [r7, #18]
  rq.rparam = &resp;
 8006f7a:	f107 030c 	add.w	r3, r7, #12
 8006f7e:	623b      	str	r3, [r7, #32]
  rq.rlen = GET_UPDATER_VERSION_RP_SIZE;
 8006f80:	2302      	movs	r3, #2
 8006f82:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006f84:	f107 0310 	add.w	r3, r7, #16
 8006f88:	2100      	movs	r1, #0
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f000 fc68 	bl	8007860 <hci_send_req>
 8006f90:	4603      	mov	r3, r0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	da01      	bge.n	8006f9a <aci_get_updater_version+0x4c>
    return BLE_STATUS_TIMEOUT;
 8006f96:	23ff      	movs	r3, #255	; 0xff
 8006f98:	e003      	b.n	8006fa2 <aci_get_updater_version+0x54>
  
  *version = resp.version;
 8006f9a:	7b7a      	ldrb	r2, [r7, #13]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	701a      	strb	r2, [r3, #0]
  
  return resp.status;
 8006fa0:	7b3b      	ldrb	r3, [r7, #12]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3728      	adds	r7, #40	; 0x28
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}

08006faa <aci_erase_blue_flag>:
  
  return resp.status;
}

tBleStatus aci_erase_blue_flag(void)
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b088      	sub	sp, #32
 8006fae:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006fb0:	f107 0308 	add.w	r3, r7, #8
 8006fb4:	2218      	movs	r2, #24
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f001 f889 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8006fbe:	233f      	movs	r3, #63	; 0x3f
 8006fc0:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_UPDATER_ERASE_BLUE_FLAG;
 8006fc2:	2324      	movs	r3, #36	; 0x24
 8006fc4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006fc6:	1dfb      	adds	r3, r7, #7
 8006fc8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8006fce:	f107 0308 	add.w	r3, r7, #8
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f000 fc43 	bl	8007860 <hci_send_req>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	da01      	bge.n	8006fe4 <aci_erase_blue_flag+0x3a>
    return BLE_STATUS_TIMEOUT;
 8006fe0:	23ff      	movs	r3, #255	; 0xff
 8006fe2:	e000      	b.n	8006fe6 <aci_erase_blue_flag+0x3c>
  
  return status;  
 8006fe4:	79fb      	ldrb	r3, [r7, #7]
}
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	3720      	adds	r7, #32
 8006fea:	46bd      	mov	sp, r7
 8006fec:	bd80      	pop	{r7, pc}

08006fee <aci_reset_blue_flag>:

tBleStatus aci_reset_blue_flag(void)
{
 8006fee:	b580      	push	{r7, lr}
 8006ff0:	b088      	sub	sp, #32
 8006ff2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8006ff4:	f107 0308 	add.w	r3, r7, #8
 8006ff8:	2218      	movs	r2, #24
 8006ffa:	2100      	movs	r1, #0
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f001 f867 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8007002:	233f      	movs	r3, #63	; 0x3f
 8007004:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_UPDATER_RESET_BLUE_FLAG;
 8007006:	2325      	movs	r3, #37	; 0x25
 8007008:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800700a:	1dfb      	adds	r3, r7, #7
 800700c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800700e:	2301      	movs	r3, #1
 8007010:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007012:	f107 0308 	add.w	r3, r7, #8
 8007016:	2100      	movs	r1, #0
 8007018:	4618      	mov	r0, r3
 800701a:	f000 fc21 	bl	8007860 <hci_send_req>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	da01      	bge.n	8007028 <aci_reset_blue_flag+0x3a>
    return BLE_STATUS_TIMEOUT;
 8007024:	23ff      	movs	r3, #255	; 0xff
 8007026:	e000      	b.n	800702a <aci_reset_blue_flag+0x3c>
  
  return status;  
 8007028:	79fb      	ldrb	r3, [r7, #7]
}
 800702a:	4618      	mov	r0, r3
 800702c:	3720      	adds	r7, #32
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}

08007032 <aci_updater_erase_sector>:

tBleStatus aci_updater_erase_sector(uint32_t address)
{
 8007032:	b580      	push	{r7, lr}
 8007034:	b08a      	sub	sp, #40	; 0x28
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  updater_erase_sector_cp cp;    
  uint8_t status;
  
  cp.address = htobl(address);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	60fb      	str	r3, [r7, #12]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800703e:	f107 0310 	add.w	r3, r7, #16
 8007042:	2218      	movs	r2, #24
 8007044:	2100      	movs	r1, #0
 8007046:	4618      	mov	r0, r3
 8007048:	f001 f842 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 800704c:	233f      	movs	r3, #63	; 0x3f
 800704e:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_UPDATER_ERASE_SECTOR;
 8007050:	2326      	movs	r3, #38	; 0x26
 8007052:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 8007054:	f107 030c 	add.w	r3, r7, #12
 8007058:	61bb      	str	r3, [r7, #24]
  rq.clen = UPDATER_ERASE_SECTOR_CP_SIZE;
 800705a:	2304      	movs	r3, #4
 800705c:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800705e:	f107 030b 	add.w	r3, r7, #11
 8007062:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 8007064:	2301      	movs	r3, #1
 8007066:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007068:	f107 0310 	add.w	r3, r7, #16
 800706c:	2100      	movs	r1, #0
 800706e:	4618      	mov	r0, r3
 8007070:	f000 fbf6 	bl	8007860 <hci_send_req>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	da01      	bge.n	800707e <aci_updater_erase_sector+0x4c>
    return BLE_STATUS_TIMEOUT;
 800707a:	23ff      	movs	r3, #255	; 0xff
 800707c:	e000      	b.n	8007080 <aci_updater_erase_sector+0x4e>
  
  return status;
 800707e:	7afb      	ldrb	r3, [r7, #11]
}
 8007080:	4618      	mov	r0, r3
 8007082:	3728      	adds	r7, #40	; 0x28
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <aci_updater_program_data_block>:

tBleStatus aci_updater_program_data_block(uint32_t address, 
                                          uint16_t len,
                                          const uint8_t *data)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b0ac      	sub	sp, #176	; 0xb0
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	460b      	mov	r3, r1
 8007092:	607a      	str	r2, [r7, #4]
 8007094:	817b      	strh	r3, [r7, #10]
  struct hci_request rq;
  uint8_t status;
  updater_prog_data_block_cp cp;
  
  if( len > sizeof(cp.data))
 8007096:	897b      	ldrh	r3, [r7, #10]
 8007098:	2b7a      	cmp	r3, #122	; 0x7a
 800709a:	d901      	bls.n	80070a0 <aci_updater_program_data_block+0x18>
    return BLE_STATUS_INVALID_PARAMS;
 800709c:	2342      	movs	r3, #66	; 0x42
 800709e:	e034      	b.n	800710a <aci_updater_program_data_block+0x82>
  
  cp.address = htobl(address);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	617b      	str	r3, [r7, #20]
  cp.data_len = htobs(len);        
 80070a4:	897b      	ldrh	r3, [r7, #10]
 80070a6:	833b      	strh	r3, [r7, #24]
  Osal_MemCpy(cp.data, data, len);
 80070a8:	897a      	ldrh	r2, [r7, #10]
 80070aa:	f107 0314 	add.w	r3, r7, #20
 80070ae:	3306      	adds	r3, #6
 80070b0:	6879      	ldr	r1, [r7, #4]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 fffc 	bl	80080b0 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 80070b8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80070bc:	2218      	movs	r2, #24
 80070be:	2100      	movs	r1, #0
 80070c0:	4618      	mov	r0, r3
 80070c2:	f001 f805 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 80070c6:	233f      	movs	r3, #63	; 0x3f
 80070c8:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
  rq.ocf = OCF_UPDATER_PROG_DATA_BLOCK;
 80070cc:	2327      	movs	r3, #39	; 0x27
 80070ce:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  rq.cparam = &cp;
 80070d2:	f107 0314 	add.w	r3, r7, #20
 80070d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  rq.clen = UPDATER_PROG_DATA_BLOCK_CP_SIZE+len;
 80070da:	897b      	ldrh	r3, [r7, #10]
 80070dc:	3306      	adds	r3, #6
 80070de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  rq.rparam = &status;
 80070e2:	f107 0397 	add.w	r3, r7, #151	; 0x97
 80070e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  rq.rlen = 1;
 80070ea:	2301      	movs	r3, #1
 80070ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 80070f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80070f4:	2100      	movs	r1, #0
 80070f6:	4618      	mov	r0, r3
 80070f8:	f000 fbb2 	bl	8007860 <hci_send_req>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	da01      	bge.n	8007106 <aci_updater_program_data_block+0x7e>
    return BLE_STATUS_TIMEOUT;
 8007102:	23ff      	movs	r3, #255	; 0xff
 8007104:	e001      	b.n	800710a <aci_updater_program_data_block+0x82>
  
  return status;
 8007106:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800710a:	4618      	mov	r0, r3
 800710c:	37b0      	adds	r7, #176	; 0xb0
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}

08007112 <aci_updater_calc_crc>:
}

tBleStatus aci_updater_calc_crc(uint32_t address,
                                uint8_t num_sectors,
                                uint32_t *crc)
{
 8007112:	b580      	push	{r7, lr}
 8007114:	b08e      	sub	sp, #56	; 0x38
 8007116:	af00      	add	r7, sp, #0
 8007118:	60f8      	str	r0, [r7, #12]
 800711a:	460b      	mov	r3, r1
 800711c:	607a      	str	r2, [r7, #4]
 800711e:	72fb      	strb	r3, [r7, #11]
  struct hci_request rq;
  updater_calc_crc_cp cp;
  updater_calc_crc_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 8007120:	f107 0310 	add.w	r3, r7, #16
 8007124:	2205      	movs	r2, #5
 8007126:	2100      	movs	r1, #0
 8007128:	4618      	mov	r0, r3
 800712a:	f000 ffd1 	bl	80080d0 <Osal_MemSet>
  
  cp.address = htobl(address);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	61bb      	str	r3, [r7, #24]
  cp.num_sectors = num_sectors;
 8007132:	7afb      	ldrb	r3, [r7, #11]
 8007134:	773b      	strb	r3, [r7, #28]
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8007136:	f107 0320 	add.w	r3, r7, #32
 800713a:	2218      	movs	r2, #24
 800713c:	2100      	movs	r1, #0
 800713e:	4618      	mov	r0, r3
 8007140:	f000 ffc6 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 8007144:	233f      	movs	r3, #63	; 0x3f
 8007146:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_UPDATER_CALC_CRC;
 8007148:	2329      	movs	r3, #41	; 0x29
 800714a:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = &cp;
 800714c:	f107 0318 	add.w	r3, r7, #24
 8007150:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = UPDATER_CALC_CRC_CP_SIZE;
 8007152:	2305      	movs	r3, #5
 8007154:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 8007156:	f107 0310 	add.w	r3, r7, #16
 800715a:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = UPDATER_CALC_CRC_RP_SIZE;
 800715c:	2305      	movs	r3, #5
 800715e:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007160:	f107 0320 	add.w	r3, r7, #32
 8007164:	2100      	movs	r1, #0
 8007166:	4618      	mov	r0, r3
 8007168:	f000 fb7a 	bl	8007860 <hci_send_req>
 800716c:	4603      	mov	r3, r0
 800716e:	2b00      	cmp	r3, #0
 8007170:	da01      	bge.n	8007176 <aci_updater_calc_crc+0x64>
    return BLE_STATUS_TIMEOUT;
 8007172:	23ff      	movs	r3, #255	; 0xff
 8007174:	e004      	b.n	8007180 <aci_updater_calc_crc+0x6e>
  
  *crc = btohl(resp.crc);
 8007176:	f8d7 2011 	ldr.w	r2, [r7, #17]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	601a      	str	r2, [r3, #0]
  
  return resp.status;
 800717e:	7c3b      	ldrb	r3, [r7, #16]
}
 8007180:	4618      	mov	r0, r3
 8007182:	3738      	adds	r7, #56	; 0x38
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <aci_updater_hw_version>:

tBleStatus aci_updater_hw_version(uint8_t *version)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b08a      	sub	sp, #40	; 0x28
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  struct hci_request rq;
  updater_hw_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 8007190:	f107 030c 	add.w	r3, r7, #12
 8007194:	2202      	movs	r2, #2
 8007196:	2100      	movs	r1, #0
 8007198:	4618      	mov	r0, r3
 800719a:	f000 ff99 	bl	80080d0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 800719e:	f107 0310 	add.w	r3, r7, #16
 80071a2:	2218      	movs	r2, #24
 80071a4:	2100      	movs	r1, #0
 80071a6:	4618      	mov	r0, r3
 80071a8:	f000 ff92 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_VENDOR_CMD;
 80071ac:	233f      	movs	r3, #63	; 0x3f
 80071ae:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_UPDATER_HW_VERSION;
 80071b0:	232a      	movs	r3, #42	; 0x2a
 80071b2:	827b      	strh	r3, [r7, #18]
  rq.rparam = &resp;
 80071b4:	f107 030c 	add.w	r3, r7, #12
 80071b8:	623b      	str	r3, [r7, #32]
  rq.rlen = UPDATER_HW_VERSION_RP_SIZE;
 80071ba:	2302      	movs	r3, #2
 80071bc:	627b      	str	r3, [r7, #36]	; 0x24
  
  if (hci_send_req(&rq, FALSE) < 0)
 80071be:	f107 0310 	add.w	r3, r7, #16
 80071c2:	2100      	movs	r1, #0
 80071c4:	4618      	mov	r0, r3
 80071c6:	f000 fb4b 	bl	8007860 <hci_send_req>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	da01      	bge.n	80071d4 <aci_updater_hw_version+0x4c>
    return BLE_STATUS_TIMEOUT;
 80071d0:	23ff      	movs	r3, #255	; 0xff
 80071d2:	e003      	b.n	80071dc <aci_updater_hw_version+0x54>
  
  *version = resp.version;
 80071d4:	7b7a      	ldrb	r2, [r7, #13]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	701a      	strb	r2, [r3, #0]
  
  return resp.status;
 80071da:	7b3b      	ldrb	r3, [r7, #12]
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3728      	adds	r7, #40	; 0x28
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <updater_calc_crc>:

/* This function calculates the CRC of a sector of flash, if bytes passed are less than sector size, 
   they are extended with 0xFF until sector size is reached
*/
static uint32_t updater_calc_crc(const uint8_t* data, uint16_t nr_of_bytes)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b089      	sub	sp, #36	; 0x24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	460b      	mov	r3, r1
 80071ee:	807b      	strh	r3, [r7, #2]
  uint32_t i, j, a1;
  uint32_t crc, value;
  
  crc = 0;
 80071f0:	2300      	movs	r3, #0
 80071f2:	617b      	str	r3, [r7, #20]
  for (i = 0; i < SECTOR_SIZE; i += 4) {
 80071f4:	2300      	movs	r3, #0
 80071f6:	61fb      	str	r3, [r7, #28]
 80071f8:	e056      	b.n	80072a8 <updater_calc_crc+0xc4>
    uint8_t *dataw = (uint8_t *) &value;
 80071fa:	f107 0308 	add.w	r3, r7, #8
 80071fe:	613b      	str	r3, [r7, #16]
    
    dataw[0] = (i < nr_of_bytes) ? data[i] : 0xFF;
 8007200:	887b      	ldrh	r3, [r7, #2]
 8007202:	69fa      	ldr	r2, [r7, #28]
 8007204:	429a      	cmp	r2, r3
 8007206:	d204      	bcs.n	8007212 <updater_calc_crc+0x2e>
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	69fb      	ldr	r3, [r7, #28]
 800720c:	4413      	add	r3, r2
 800720e:	781a      	ldrb	r2, [r3, #0]
 8007210:	e000      	b.n	8007214 <updater_calc_crc+0x30>
 8007212:	22ff      	movs	r2, #255	; 0xff
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	701a      	strb	r2, [r3, #0]
    dataw[1] = ((i + 1) < nr_of_bytes) ? data[i+1] : 0xFF;
 8007218:	69fb      	ldr	r3, [r7, #28]
 800721a:	1c5a      	adds	r2, r3, #1
 800721c:	887b      	ldrh	r3, [r7, #2]
 800721e:	429a      	cmp	r2, r3
 8007220:	d205      	bcs.n	800722e <updater_calc_crc+0x4a>
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	3301      	adds	r3, #1
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	4413      	add	r3, r2
 800722a:	781a      	ldrb	r2, [r3, #0]
 800722c:	e000      	b.n	8007230 <updater_calc_crc+0x4c>
 800722e:	22ff      	movs	r2, #255	; 0xff
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	3301      	adds	r3, #1
 8007234:	701a      	strb	r2, [r3, #0]
    dataw[2] = ((i + 2) < nr_of_bytes) ? data[i+2] : 0xFF;
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	1c9a      	adds	r2, r3, #2
 800723a:	887b      	ldrh	r3, [r7, #2]
 800723c:	429a      	cmp	r2, r3
 800723e:	d205      	bcs.n	800724c <updater_calc_crc+0x68>
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	3302      	adds	r3, #2
 8007244:	687a      	ldr	r2, [r7, #4]
 8007246:	4413      	add	r3, r2
 8007248:	781a      	ldrb	r2, [r3, #0]
 800724a:	e000      	b.n	800724e <updater_calc_crc+0x6a>
 800724c:	22ff      	movs	r2, #255	; 0xff
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	3302      	adds	r3, #2
 8007252:	701a      	strb	r2, [r3, #0]
    dataw[3] = ((i + 3) < nr_of_bytes) ? data[i+3] : 0xFF;
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	1cda      	adds	r2, r3, #3
 8007258:	887b      	ldrh	r3, [r7, #2]
 800725a:	429a      	cmp	r2, r3
 800725c:	d205      	bcs.n	800726a <updater_calc_crc+0x86>
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	3303      	adds	r3, #3
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	4413      	add	r3, r2
 8007266:	781a      	ldrb	r2, [r3, #0]
 8007268:	e000      	b.n	800726c <updater_calc_crc+0x88>
 800726a:	22ff      	movs	r2, #255	; 0xff
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	3303      	adds	r3, #3
 8007270:	701a      	strb	r2, [r3, #0]
    
    crc = crc ^ value;
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	697a      	ldr	r2, [r7, #20]
 8007276:	4053      	eors	r3, r2
 8007278:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 32; j ++) {
 800727a:	2300      	movs	r3, #0
 800727c:	61bb      	str	r3, [r7, #24]
 800727e:	e00d      	b.n	800729c <updater_calc_crc+0xb8>
      a1 = (crc >> 31) & 0x1;
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	0fdb      	lsrs	r3, r3, #31
 8007284:	60fb      	str	r3, [r7, #12]
      crc = (crc << 1) ^ (a1 * CRC_POLY);
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	005a      	lsls	r2, r3, #1
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	490c      	ldr	r1, [pc, #48]	; (80072c0 <updater_calc_crc+0xdc>)
 800728e:	fb01 f303 	mul.w	r3, r1, r3
 8007292:	4053      	eors	r3, r2
 8007294:	617b      	str	r3, [r7, #20]
    for (j = 0; j < 32; j ++) {
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	3301      	adds	r3, #1
 800729a:	61bb      	str	r3, [r7, #24]
 800729c:	69bb      	ldr	r3, [r7, #24]
 800729e:	2b1f      	cmp	r3, #31
 80072a0:	d9ee      	bls.n	8007280 <updater_calc_crc+0x9c>
  for (i = 0; i < SECTOR_SIZE; i += 4) {
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	3304      	adds	r3, #4
 80072a6:	61fb      	str	r3, [r7, #28]
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072ae:	d3a4      	bcc.n	80071fa <updater_calc_crc+0x16>
    }
  }
  
  return crc;
 80072b0:	697b      	ldr	r3, [r7, #20]
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3724      	adds	r7, #36	; 0x24
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	04c11db7 	.word	0x04c11db7

080072c4 <program_device>:

int program_device(const uint8_t *fw_image, uint32_t fw_size)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b090      	sub	sp, #64	; 0x40
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
 80072cc:	6039      	str	r1, [r7, #0]
  uint8_t version, num_erase_retries, status, write_block_size;
  uint32_t address;
  uint32_t crc, crc2, crc_size;
  uint32_t fw_offset = FW_OFFSET;
 80072ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80072d2:	63bb      	str	r3, [r7, #56]	; 0x38
  
  BlueNRG_HW_Bootloader();
 80072d4:	f000 fcea 	bl	8007cac <BlueNRG_HW_Bootloader>
  HCI_Process(); // To receive the EVT_INITIALIZED
 80072d8:	f000 f9b0 	bl	800763c <HCI_Process>
  
  if(aci_get_updater_version(&version))
 80072dc:	f107 0312 	add.w	r3, r7, #18
 80072e0:	4618      	mov	r0, r3
 80072e2:	f7ff fe34 	bl	8006f4e <aci_get_updater_version>
 80072e6:	4603      	mov	r3, r0
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d001      	beq.n	80072f0 <program_device+0x2c>
    return BLE_UTIL_ACI_ERROR;
 80072ec:	2303      	movs	r3, #3
 80072ee:	e114      	b.n	800751a <program_device+0x256>
  
  if(version < SUPPORTED_BOOTLOADER_VERSION_MIN || version > SUPPORTED_BOOTLOADER_VERSION_MAX)
 80072f0:	7cbb      	ldrb	r3, [r7, #18]
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d902      	bls.n	80072fc <program_device+0x38>
 80072f6:	7cbb      	ldrb	r3, [r7, #18]
 80072f8:	2b05      	cmp	r3, #5
 80072fa:	d901      	bls.n	8007300 <program_device+0x3c>
    return BLE_UTIL_UNSUPPORTED_VERSION;
 80072fc:	2301      	movs	r3, #1
 80072fe:	e10c      	b.n	800751a <program_device+0x256>
  
  if(aci_updater_hw_version(&version))
 8007300:	f107 0312 	add.w	r3, r7, #18
 8007304:	4618      	mov	r0, r3
 8007306:	f7ff ff3f 	bl	8007188 <aci_updater_hw_version>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d001      	beq.n	8007314 <program_device+0x50>
    return BLE_UTIL_ACI_ERROR;
 8007310:	2303      	movs	r3, #3
 8007312:	e102      	b.n	800751a <program_device+0x256>
  
  if(version==0x31){
 8007314:	7cbb      	ldrb	r3, [r7, #18]
 8007316:	2b31      	cmp	r3, #49	; 0x31
 8007318:	d101      	bne.n	800731e <program_device+0x5a>
    // It does not contain bootloader inside first sector. It may contain code.
    fw_offset = FW_OFFSET_MS;
 800731a:	2300      	movs	r3, #0
 800731c:	63bb      	str	r3, [r7, #56]	; 0x38
  }
  
  if (fw_size != FULL_STACK_SIZE)
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	f5b3 3f84 	cmp.w	r3, #67584	; 0x10800
 8007324:	d001      	beq.n	800732a <program_device+0x66>
    return BLE_UTIL_WRONG_IMAGE_SIZE;
 8007326:	2302      	movs	r3, #2
 8007328:	e0f7      	b.n	800751a <program_device+0x256>
  
  if (fw_size % MIN_WRITE_BLOCK_SIZE)
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	f003 0303 	and.w	r3, r3, #3
 8007330:	2b00      	cmp	r3, #0
 8007332:	d001      	beq.n	8007338 <program_device+0x74>
    return BLE_UTIL_WRONG_IMAGE_SIZE;
 8007334:	2302      	movs	r3, #2
 8007336:	e0f0      	b.n	800751a <program_device+0x256>
  
  /***********************************************************************
  * Erase BLUE flag
  ************************************************************************/
  RETRY_COMMAND(aci_erase_blue_flag(), MAX_WRITE_RETRIES, status);
 8007338:	2300      	movs	r3, #0
 800733a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800733e:	2300      	movs	r3, #0
 8007340:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8007344:	e00b      	b.n	800735e <program_device+0x9a>
 8007346:	f7ff fe30 	bl	8006faa <aci_erase_blue_flag>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00e      	beq.n	800736e <program_device+0xaa>
 8007350:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007354:	2b02      	cmp	r3, #2
 8007356:	d102      	bne.n	800735e <program_device+0x9a>
 8007358:	2303      	movs	r3, #3
 800735a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800735e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007362:	1c5a      	adds	r2, r3, #1
 8007364:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8007368:	2b01      	cmp	r3, #1
 800736a:	d9ec      	bls.n	8007346 <program_device+0x82>
 800736c:	e000      	b.n	8007370 <program_device+0xac>
 800736e:	bf00      	nop
  if (status != BLE_STATUS_SUCCESS)
 8007370:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <program_device+0xba>
    return status;  
 8007378:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800737c:	e0cd      	b.n	800751a <program_device+0x256>
  
  /***********************************************************************
  * Erase and Program sectors
  ************************************************************************/  
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE) {
 800737e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007380:	633b      	str	r3, [r7, #48]	; 0x30
 8007382:	e068      	b.n	8007456 <program_device+0x192>
    num_erase_retries = 0;
 8007384:	2300      	movs	r3, #0
 8007386:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    while (num_erase_retries++ < MAX_ERASE_RETRIES) {
 800738a:	e051      	b.n	8007430 <program_device+0x16c>
      
      aci_updater_erase_sector(BASE_ADDRESS + i);
 800738c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800738e:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8007392:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007396:	4618      	mov	r0, r3
 8007398:	f7ff fe4b 	bl	8007032 <aci_updater_erase_sector>
      
      for (int j=i; ((j<i+SECTOR_SIZE)&&(j<fw_size)); j += write_block_size) {
 800739c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800739e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073a0:	e036      	b.n	8007410 <program_device+0x14c>
        
        write_block_size = MIN(fw_size-j, MAX_WRITE_BLOCK_SIZE);	
 80073a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073a4:	683a      	ldr	r2, [r7, #0]
 80073a6:	1ad3      	subs	r3, r2, r3
 80073a8:	2b40      	cmp	r3, #64	; 0x40
 80073aa:	bf28      	it	cs
 80073ac:	2340      	movcs	r3, #64	; 0x40
 80073ae:	74fb      	strb	r3, [r7, #19]
        
        RETRY_COMMAND(aci_updater_program_data_block(BASE_ADDRESS+j, write_block_size, fw_image+j), MAX_WRITE_RETRIES, status);
 80073b0:	2300      	movs	r3, #0
 80073b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80073b6:	2300      	movs	r3, #0
 80073b8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80073bc:	e017      	b.n	80073ee <program_device+0x12a>
 80073be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073c0:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 80073c4:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80073c8:	4618      	mov	r0, r3
 80073ca:	7cfb      	ldrb	r3, [r7, #19]
 80073cc:	b299      	uxth	r1, r3
 80073ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	4413      	add	r3, r2
 80073d4:	461a      	mov	r2, r3
 80073d6:	f7ff fe57 	bl	8007088 <aci_updater_program_data_block>
 80073da:	4603      	mov	r3, r0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d00e      	beq.n	80073fe <program_device+0x13a>
 80073e0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	d102      	bne.n	80073ee <program_device+0x12a>
 80073e8:	2303      	movs	r3, #3
 80073ea:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80073ee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80073f2:	1c5a      	adds	r2, r3, #1
 80073f4:	f887 202b 	strb.w	r2, [r7, #43]	; 0x2b
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d9e0      	bls.n	80073be <program_device+0xfa>
 80073fc:	e000      	b.n	8007400 <program_device+0x13c>
 80073fe:	bf00      	nop
        if (status != BLE_STATUS_SUCCESS)
 8007400:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10e      	bne.n	8007426 <program_device+0x162>
      for (int j=i; ((j<i+SECTOR_SIZE)&&(j<fw_size)); j += write_block_size) {
 8007408:	7cfb      	ldrb	r3, [r7, #19]
 800740a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800740c:	4413      	add	r3, r2
 800740e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007412:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8007416:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007418:	429a      	cmp	r2, r3
 800741a:	dc05      	bgt.n	8007428 <program_device+0x164>
 800741c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800741e:	683a      	ldr	r2, [r7, #0]
 8007420:	429a      	cmp	r2, r3
 8007422:	d8be      	bhi.n	80073a2 <program_device+0xde>
 8007424:	e000      	b.n	8007428 <program_device+0x164>
          break;
 8007426:	bf00      	nop
      }
      if (status == BLE_STATUS_SUCCESS)
 8007428:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800742c:	2b00      	cmp	r3, #0
 800742e:	d007      	beq.n	8007440 <program_device+0x17c>
    while (num_erase_retries++ < MAX_ERASE_RETRIES) {
 8007430:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007434:	1c5a      	adds	r2, r3, #1
 8007436:	f887 203f 	strb.w	r2, [r7, #63]	; 0x3f
 800743a:	2b01      	cmp	r3, #1
 800743c:	d9a6      	bls.n	800738c <program_device+0xc8>
 800743e:	e000      	b.n	8007442 <program_device+0x17e>
        break;
 8007440:	bf00      	nop
    }
    if (num_erase_retries == MAX_ERASE_RETRIES)
 8007442:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007446:	2b02      	cmp	r3, #2
 8007448:	d101      	bne.n	800744e <program_device+0x18a>
      return BLE_UTIL_ACI_ERROR;
 800744a:	2303      	movs	r3, #3
 800744c:	e065      	b.n	800751a <program_device+0x256>
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE) {
 800744e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007450:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007454:	633b      	str	r3, [r7, #48]	; 0x30
 8007456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007458:	683a      	ldr	r2, [r7, #0]
 800745a:	429a      	cmp	r2, r3
 800745c:	d892      	bhi.n	8007384 <program_device+0xc0>
  }
  
  /***********************************************************************
  * Verify firmware
  ************************************************************************/
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE){
 800745e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007460:	627b      	str	r3, [r7, #36]	; 0x24
 8007462:	e02e      	b.n	80074c2 <program_device+0x1fe>
    address = BASE_ADDRESS + i;
 8007464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007466:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 800746a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800746e:	61fb      	str	r3, [r7, #28]
    if(aci_updater_calc_crc(address, 1, &crc))
 8007470:	f107 030c 	add.w	r3, r7, #12
 8007474:	461a      	mov	r2, r3
 8007476:	2101      	movs	r1, #1
 8007478:	69f8      	ldr	r0, [r7, #28]
 800747a:	f7ff fe4a 	bl	8007112 <aci_updater_calc_crc>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <program_device+0x1c4>
      return BLE_UTIL_ACI_ERROR;
 8007484:	2303      	movs	r3, #3
 8007486:	e048      	b.n	800751a <program_device+0x256>
    
    crc_size = MIN(fw_size-i,SECTOR_SIZE);
 8007488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800748a:	683a      	ldr	r2, [r7, #0]
 800748c:	1ad3      	subs	r3, r2, r3
 800748e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007492:	bf28      	it	cs
 8007494:	f44f 6300 	movcs.w	r3, #2048	; 0x800
 8007498:	61bb      	str	r3, [r7, #24]
    
    crc2 = updater_calc_crc(fw_image+i,crc_size);
 800749a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	4413      	add	r3, r2
 80074a0:	69ba      	ldr	r2, [r7, #24]
 80074a2:	b292      	uxth	r2, r2
 80074a4:	4611      	mov	r1, r2
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7ff fe9c 	bl	80071e4 <updater_calc_crc>
 80074ac:	6178      	str	r0, [r7, #20]
    if(crc!=crc2)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	697a      	ldr	r2, [r7, #20]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d001      	beq.n	80074ba <program_device+0x1f6>
      return BLE_UTIL_CRC_ERROR;
 80074b6:	2304      	movs	r3, #4
 80074b8:	e02f      	b.n	800751a <program_device+0x256>
  for(int i = fw_offset; i < fw_size; i += SECTOR_SIZE){
 80074ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074c0:	627b      	str	r3, [r7, #36]	; 0x24
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	683a      	ldr	r2, [r7, #0]
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d8cc      	bhi.n	8007464 <program_device+0x1a0>
  }
  
  /***********************************************************************
  * Write BLUE flag
  ************************************************************************/
  RETRY_COMMAND(aci_reset_blue_flag(), MAX_WRITE_RETRIES, status);
 80074ca:	2300      	movs	r3, #0
 80074cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074d0:	2300      	movs	r3, #0
 80074d2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80074d6:	e00b      	b.n	80074f0 <program_device+0x22c>
 80074d8:	f7ff fd89 	bl	8006fee <aci_reset_blue_flag>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d00e      	beq.n	8007500 <program_device+0x23c>
 80074e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d102      	bne.n	80074f0 <program_device+0x22c>
 80074ea:	2303      	movs	r3, #3
 80074ec:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80074f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80074f4:	1c5a      	adds	r2, r3, #1
 80074f6:	f887 2023 	strb.w	r2, [r7, #35]	; 0x23
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d9ec      	bls.n	80074d8 <program_device+0x214>
 80074fe:	e000      	b.n	8007502 <program_device+0x23e>
 8007500:	bf00      	nop
  if (status != BLE_STATUS_SUCCESS)
 8007502:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8007506:	2b00      	cmp	r3, #0
 8007508:	d002      	beq.n	8007510 <program_device+0x24c>
    return status;
 800750a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800750e:	e004      	b.n	800751a <program_device+0x256>
  
  BlueNRG_RST();
 8007510:	f000 fbb4 	bl	8007c7c <BlueNRG_RST>
  HCI_Process(); // To receive the EVT_INITIALIZED
 8007514:	f000 f892 	bl	800763c <HCI_Process>
  
  return BLE_STATUS_SUCCESS;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	3740      	adds	r7, #64	; 0x40
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <getBlueNRGVersion>:
  
  return ret;
}

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 8007522:	b590      	push	{r4, r7, lr}
 8007524:	b089      	sub	sp, #36	; 0x24
 8007526:	af02      	add	r7, sp, #8
 8007528:	6078      	str	r0, [r7, #4]
 800752a:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;
  
  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800752c:	f107 0410 	add.w	r4, r7, #16
 8007530:	f107 0215 	add.w	r2, r7, #21
 8007534:	f107 0112 	add.w	r1, r7, #18
 8007538:	f107 0016 	add.w	r0, r7, #22
 800753c:	f107 030e 	add.w	r3, r7, #14
 8007540:	9300      	str	r3, [sp, #0]
 8007542:	4623      	mov	r3, r4
 8007544:	f000 fac4 	bl	8007ad0 <hci_le_read_local_version>
 8007548:	4603      	mov	r3, r0
 800754a:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);
  
  if (status == BLE_STATUS_SUCCESS) {
 800754c:	7dfb      	ldrb	r3, [r7, #23]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d126      	bne.n	80075a0 <getBlueNRGVersion+0x7e>
    *hwVersion = hci_revision >> 8;
 8007552:	8a7b      	ldrh	r3, [r7, #18]
 8007554:	0a1b      	lsrs	r3, r3, #8
 8007556:	b29b      	uxth	r3, r3
 8007558:	b2da      	uxtb	r2, r3
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800755e:	8a7b      	ldrh	r3, [r7, #18]
 8007560:	021b      	lsls	r3, r3, #8
 8007562:	b29a      	uxth	r2, r3
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	881b      	ldrh	r3, [r3, #0]
 800756c:	b21a      	sxth	r2, r3
 800756e:	89fb      	ldrh	r3, [r7, #14]
 8007570:	091b      	lsrs	r3, r3, #4
 8007572:	b29b      	uxth	r3, r3
 8007574:	011b      	lsls	r3, r3, #4
 8007576:	b21b      	sxth	r3, r3
 8007578:	b2db      	uxtb	r3, r3
 800757a:	b21b      	sxth	r3, r3
 800757c:	4313      	orrs	r3, r2
 800757e:	b21b      	sxth	r3, r3
 8007580:	b29a      	uxth	r2, r3
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	881b      	ldrh	r3, [r3, #0]
 800758a:	b21a      	sxth	r2, r3
 800758c:	89fb      	ldrh	r3, [r7, #14]
 800758e:	b21b      	sxth	r3, r3
 8007590:	f003 030f 	and.w	r3, r3, #15
 8007594:	b21b      	sxth	r3, r3
 8007596:	4313      	orrs	r3, r2
 8007598:	b21b      	sxth	r3, r3
 800759a:	b29a      	uxth	r2, r3
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	801a      	strh	r2, [r3, #0]
  }
  
  return status;
 80075a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	371c      	adds	r7, #28
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd90      	pop	{r4, r7, pc}
	...

080075ac <HCI_Init>:
tListNode hciReadPktRxQueue;
/* pool of hci read packets */
static tHciDataPacket     hciReadPacketBuffer[HCI_READ_PACKET_NUM_MAX];

void HCI_Init(void)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b082      	sub	sp, #8
 80075b0:	af00      	add	r7, sp, #0
  uint8_t index;
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head (&hciReadPktPool);
 80075b2:	480f      	ldr	r0, [pc, #60]	; (80075f0 <HCI_Init+0x44>)
 80075b4:	f000 fcc5 	bl	8007f42 <list_init_head>
  list_init_head (&hciReadPktRxQueue);
 80075b8:	480e      	ldr	r0, [pc, #56]	; (80075f4 <HCI_Init+0x48>)
 80075ba:	f000 fcc2 	bl	8007f42 <list_init_head>
  
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80075be:	2300      	movs	r3, #0
 80075c0:	71fb      	strb	r3, [r7, #7]
 80075c2:	e00c      	b.n	80075de <HCI_Init+0x32>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80075c4:	79fb      	ldrb	r3, [r7, #7]
 80075c6:	228c      	movs	r2, #140	; 0x8c
 80075c8:	fb02 f303 	mul.w	r3, r2, r3
 80075cc:	4a0a      	ldr	r2, [pc, #40]	; (80075f8 <HCI_Init+0x4c>)
 80075ce:	4413      	add	r3, r2
 80075d0:	4619      	mov	r1, r3
 80075d2:	4807      	ldr	r0, [pc, #28]	; (80075f0 <HCI_Init+0x44>)
 80075d4:	f000 fcf0 	bl	8007fb8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80075d8:	79fb      	ldrb	r3, [r7, #7]
 80075da:	3301      	adds	r3, #1
 80075dc:	71fb      	strb	r3, [r7, #7]
 80075de:	79fb      	ldrb	r3, [r7, #7]
 80075e0:	2b04      	cmp	r3, #4
 80075e2:	d9ef      	bls.n	80075c4 <HCI_Init+0x18>
  }
}
 80075e4:	bf00      	nop
 80075e6:	bf00      	nop
 80075e8:	3708      	adds	r7, #8
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	20000574 	.word	0x20000574
 80075f4:	2000057c 	.word	0x2000057c
 80075f8:	20000070 	.word	0x20000070

080075fc <HCI_verify>:
 *
 * @param[in] hciReadPacket    The packet that is received from HCI interface.
 * @return 0 if HCI packet is as expected
 */
int HCI_verify(const tHciDataPacket * hciReadPacket)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	3308      	adds	r3, #8
 8007608:	60fb      	str	r3, [r7, #12]
  
  if(hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	2b04      	cmp	r3, #4
 8007610:	d001      	beq.n	8007616 <HCI_verify+0x1a>
    return 1;  /* Incorrect type. */
 8007612:	2301      	movs	r3, #1
 8007614:	e00c      	b.n	8007630 <HCI_verify+0x34>
  
  if(hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	3302      	adds	r3, #2
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	461a      	mov	r2, r3
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8007624:	3b03      	subs	r3, #3
 8007626:	429a      	cmp	r2, r3
 8007628:	d001      	beq.n	800762e <HCI_verify+0x32>
    return 2; /* Wrong length (packet truncated or too long). */
 800762a:	2302      	movs	r3, #2
 800762c:	e000      	b.n	8007630 <HCI_verify+0x34>
  
  return 0;      
 800762e:	2300      	movs	r3, #0
}
 8007630:	4618      	mov	r0, r3
 8007632:	3714      	adds	r7, #20
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <HCI_Process>:

void HCI_Process(void)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b082      	sub	sp, #8
 8007640:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8007642:	2300      	movs	r3, #0
 8007644:	603b      	str	r3, [r7, #0]
  
  Disable_SPI_IRQ();
 8007646:	f000 fc40 	bl	8007eca <Disable_SPI_IRQ>
  uint8_t list_empty = list_is_empty(&hciReadPktRxQueue);        
 800764a:	4814      	ldr	r0, [pc, #80]	; (800769c <HCI_Process+0x60>)
 800764c:	f000 fc89 	bl	8007f62 <list_is_empty>
 8007650:	4603      	mov	r3, r0
 8007652:	71fb      	strb	r3, [r7, #7]
  /* process any pending events read */
  while(list_empty == FALSE)
 8007654:	e017      	b.n	8007686 <HCI_Process+0x4a>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8007656:	463b      	mov	r3, r7
 8007658:	4619      	mov	r1, r3
 800765a:	4810      	ldr	r0, [pc, #64]	; (800769c <HCI_Process+0x60>)
 800765c:	f000 fcd9 	bl	8008012 <list_remove_head>
    Enable_SPI_IRQ();
 8007660:	f000 fc2c 	bl	8007ebc <Enable_SPI_IRQ>
    HCI_Event_CB(hciReadPacket->dataBuff);
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	3308      	adds	r3, #8
 8007668:	4618      	mov	r0, r3
 800766a:	f7fe fdeb 	bl	8006244 <HCI_Event_CB>
    Disable_SPI_IRQ();
 800766e:	f000 fc2c 	bl	8007eca <Disable_SPI_IRQ>
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	4619      	mov	r1, r3
 8007676:	480a      	ldr	r0, [pc, #40]	; (80076a0 <HCI_Process+0x64>)
 8007678:	f000 fc9e 	bl	8007fb8 <list_insert_tail>
    list_empty = list_is_empty(&hciReadPktRxQueue);
 800767c:	4807      	ldr	r0, [pc, #28]	; (800769c <HCI_Process+0x60>)
 800767e:	f000 fc70 	bl	8007f62 <list_is_empty>
 8007682:	4603      	mov	r3, r0
 8007684:	71fb      	strb	r3, [r7, #7]
  while(list_empty == FALSE)
 8007686:	79fb      	ldrb	r3, [r7, #7]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d0e4      	beq.n	8007656 <HCI_Process+0x1a>
  }
  /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
  BlueNRG. */
  HCI_Isr(); 
 800768c:	f000 f814 	bl	80076b8 <HCI_Isr>
  Enable_SPI_IRQ();
 8007690:	f000 fc14 	bl	8007ebc <Enable_SPI_IRQ>
  
}
 8007694:	bf00      	nop
 8007696:	3708      	adds	r7, #8
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}
 800769c:	2000057c 	.word	0x2000057c
 80076a0:	20000574 	.word	0x20000574

080076a4 <HCI_Queue_Empty>:

BOOL HCI_Queue_Empty(void)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	af00      	add	r7, sp, #0
  return list_is_empty(&hciReadPktRxQueue);
 80076a8:	4802      	ldr	r0, [pc, #8]	; (80076b4 <HCI_Queue_Empty+0x10>)
 80076aa:	f000 fc5a 	bl	8007f62 <list_is_empty>
 80076ae:	4603      	mov	r3, r0
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	bd80      	pop	{r7, pc}
 80076b4:	2000057c 	.word	0x2000057c

080076b8 <HCI_Isr>:

void HCI_Isr(void)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 80076be:	2300      	movs	r3, #0
 80076c0:	603b      	str	r3, [r7, #0]
  uint8_t data_len;
  
  Clear_SPI_EXTI_Flag();
 80076c2:	f000 fc09 	bl	8007ed8 <Clear_SPI_EXTI_Flag>
  while(HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET){
 80076c6:	e037      	b.n	8007738 <HCI_Isr+0x80>
    if (list_is_empty (&hciReadPktPool) == FALSE){
 80076c8:	4821      	ldr	r0, [pc, #132]	; (8007750 <HCI_Isr+0x98>)
 80076ca:	f000 fc4a 	bl	8007f62 <list_is_empty>
 80076ce:	4603      	mov	r3, r0
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d12c      	bne.n	800772e <HCI_Isr+0x76>
      
      /* enqueueing a packet for read */
      list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80076d4:	463b      	mov	r3, r7
 80076d6:	4619      	mov	r1, r3
 80076d8:	481d      	ldr	r0, [pc, #116]	; (8007750 <HCI_Isr+0x98>)
 80076da:	f000 fc9a 	bl	8008012 <list_remove_head>
      
      data_len = BlueNRG_SPI_Read_All(hciReadPacket->dataBuff,HCI_READ_PACKET_SIZE);
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	3308      	adds	r3, #8
 80076e2:	2180      	movs	r1, #128	; 0x80
 80076e4:	4618      	mov	r0, r3
 80076e6:	f000 faef 	bl	8007cc8 <BlueNRG_SPI_Read_All>
 80076ea:	4603      	mov	r3, r0
 80076ec:	71fb      	strb	r3, [r7, #7]
      if(data_len > 0){                    
 80076ee:	79fb      	ldrb	r3, [r7, #7]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d016      	beq.n	8007722 <HCI_Isr+0x6a>
        hciReadPacket->data_len = data_len;
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	79fa      	ldrb	r2, [r7, #7]
 80076f8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if(HCI_verify(hciReadPacket) == 0)
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	4618      	mov	r0, r3
 8007700:	f7ff ff7c 	bl	80075fc <HCI_verify>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d105      	bne.n	8007716 <HCI_Isr+0x5e>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	4619      	mov	r1, r3
 800770e:	4811      	ldr	r0, [pc, #68]	; (8007754 <HCI_Isr+0x9c>)
 8007710:	f000 fc52 	bl	8007fb8 <list_insert_tail>
 8007714:	e00e      	b.n	8007734 <HCI_Isr+0x7c>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	4619      	mov	r1, r3
 800771a:	480d      	ldr	r0, [pc, #52]	; (8007750 <HCI_Isr+0x98>)
 800771c:	f000 fc33 	bl	8007f86 <list_insert_head>
 8007720:	e008      	b.n	8007734 <HCI_Isr+0x7c>
      }
      else {
        // Insert the packet back into the pool.
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	4619      	mov	r1, r3
 8007726:	480a      	ldr	r0, [pc, #40]	; (8007750 <HCI_Isr+0x98>)
 8007728:	f000 fc2d 	bl	8007f86 <list_insert_head>
 800772c:	e002      	b.n	8007734 <HCI_Isr+0x7c>
      }
      
    }
    else{
      // HCI Read Packet Pool is empty, wait for a free packet.
      Clear_SPI_EXTI_Flag();
 800772e:	f000 fbd3 	bl	8007ed8 <Clear_SPI_EXTI_Flag>
 8007732:	e009      	b.n	8007748 <HCI_Isr+0x90>
      return;
    }
    
    Clear_SPI_EXTI_Flag();
 8007734:	f000 fbd0 	bl	8007ed8 <Clear_SPI_EXTI_Flag>
  while(HAL_GPIO_ReadPin(BNRG_SPI_EXTI_PORT, BNRG_SPI_EXTI_PIN) == GPIO_PIN_SET){
 8007738:	2104      	movs	r1, #4
 800773a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800773e:	f7f9 fba1 	bl	8000e84 <HAL_GPIO_ReadPin>
 8007742:	4603      	mov	r3, r0
 8007744:	2b01      	cmp	r3, #1
 8007746:	d0bf      	beq.n	80076c8 <HCI_Isr+0x10>
  }
}
 8007748:	3708      	adds	r7, #8
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
 800774e:	bf00      	nop
 8007750:	20000574 	.word	0x20000574
 8007754:	2000057c 	.word	0x2000057c

08007758 <hci_write>:

void hci_write(const void* data1, const void* data2, uint8_t n_bytes1, uint8_t n_bytes2){
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	4611      	mov	r1, r2
 8007764:	461a      	mov	r2, r3
 8007766:	460b      	mov	r3, r1
 8007768:	71fb      	strb	r3, [r7, #7]
 800776a:	4613      	mov	r3, r2
 800776c:	71bb      	strb	r3, [r7, #6]
  for(int i=0; i < n_bytes2; i++)
    PRINTF("%02X ", *((uint8_t*)data2 + i));
  PRINTF("\n");    
#endif
  
  Hal_Write_Serial(data1, data2, n_bytes1, n_bytes2);
 800776e:	79fb      	ldrb	r3, [r7, #7]
 8007770:	b29a      	uxth	r2, r3
 8007772:	79bb      	ldrb	r3, [r7, #6]
 8007774:	b29b      	uxth	r3, r3
 8007776:	68b9      	ldr	r1, [r7, #8]
 8007778:	68f8      	ldr	r0, [r7, #12]
 800777a:	f000 fa35 	bl	8007be8 <Hal_Write_Serial>
}
 800777e:	bf00      	nop
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <hci_send_cmd>:

void hci_send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b086      	sub	sp, #24
 800778a:	af00      	add	r7, sp, #0
 800778c:	607b      	str	r3, [r7, #4]
 800778e:	4603      	mov	r3, r0
 8007790:	81fb      	strh	r3, [r7, #14]
 8007792:	460b      	mov	r3, r1
 8007794:	81bb      	strh	r3, [r7, #12]
 8007796:	4613      	mov	r3, r2
 8007798:	72fb      	strb	r3, [r7, #11]
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800779a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800779e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077a2:	b21a      	sxth	r2, r3
 80077a4:	89fb      	ldrh	r3, [r7, #14]
 80077a6:	029b      	lsls	r3, r3, #10
 80077a8:	b21b      	sxth	r3, r3
 80077aa:	4313      	orrs	r3, r2
 80077ac:	b21b      	sxth	r3, r3
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	82bb      	strh	r3, [r7, #20]
  hc.plen= plen;
 80077b2:	7afb      	ldrb	r3, [r7, #11]
 80077b4:	75bb      	strb	r3, [r7, #22]
  
  uint8_t header[HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE];
  header[0] = HCI_COMMAND_PKT;
 80077b6:	2301      	movs	r3, #1
 80077b8:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(header+1, &hc, sizeof(hc));
 80077ba:	f107 0310 	add.w	r3, r7, #16
 80077be:	3301      	adds	r3, #1
 80077c0:	f107 0114 	add.w	r1, r7, #20
 80077c4:	2203      	movs	r2, #3
 80077c6:	4618      	mov	r0, r3
 80077c8:	f000 fc72 	bl	80080b0 <Osal_MemCpy>
  
  hci_write(header, param, sizeof(header), plen);
 80077cc:	7afb      	ldrb	r3, [r7, #11]
 80077ce:	f107 0010 	add.w	r0, r7, #16
 80077d2:	2204      	movs	r2, #4
 80077d4:	6879      	ldr	r1, [r7, #4]
 80077d6:	f7ff ffbf 	bl	8007758 <hci_write>
}
 80077da:	bf00      	nop
 80077dc:	3718      	adds	r7, #24
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}

080077e2 <move_list>:

static void move_list(tListNode * dest_list, tListNode * src_list)
{
 80077e2:	b580      	push	{r7, lr}
 80077e4:	b084      	sub	sp, #16
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	6078      	str	r0, [r7, #4]
 80077ea:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while(!list_is_empty(src_list)){
 80077ec:	e00a      	b.n	8007804 <move_list+0x22>
    list_remove_tail(src_list, &tmp_node);
 80077ee:	f107 030c 	add.w	r3, r7, #12
 80077f2:	4619      	mov	r1, r3
 80077f4:	6838      	ldr	r0, [r7, #0]
 80077f6:	f000 fc26 	bl	8008046 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	4619      	mov	r1, r3
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f000 fbc1 	bl	8007f86 <list_insert_head>
  while(!list_is_empty(src_list)){
 8007804:	6838      	ldr	r0, [r7, #0]
 8007806:	f000 fbac 	bl	8007f62 <list_is_empty>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d0ee      	beq.n	80077ee <move_list+0xc>
  }
}
 8007810:	bf00      	nop
 8007812:	bf00      	nop
 8007814:	3710      	adds	r7, #16
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
	...

0800781c <free_event_list>:

 /* It ensures that we have at least half of the free buffers in the pool. */
static void free_event_list(void)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b082      	sub	sp, #8
 8007820:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;
    
  Disable_SPI_IRQ();
 8007822:	f000 fb52 	bl	8007eca <Disable_SPI_IRQ>
  
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007826:	e00b      	b.n	8007840 <free_event_list+0x24>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8007828:	1d3b      	adds	r3, r7, #4
 800782a:	4619      	mov	r1, r3
 800782c:	480a      	ldr	r0, [pc, #40]	; (8007858 <free_event_list+0x3c>)
 800782e:	f000 fbf0 	bl	8008012 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	4619      	mov	r1, r3
 8007836:	4809      	ldr	r0, [pc, #36]	; (800785c <free_event_list+0x40>)
 8007838:	f000 fbbe 	bl	8007fb8 <list_insert_tail>
    /* Explicit call to HCI_Isr(), since it cannot be called by ISR if IRQ is kept high by
    BlueNRG */
    HCI_Isr();
 800783c:	f7ff ff3c 	bl	80076b8 <HCI_Isr>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007840:	4806      	ldr	r0, [pc, #24]	; (800785c <free_event_list+0x40>)
 8007842:	f000 fc1a 	bl	800807a <list_get_size>
 8007846:	4603      	mov	r3, r0
 8007848:	2b01      	cmp	r3, #1
 800784a:	dded      	ble.n	8007828 <free_event_list+0xc>
  }
  
  Enable_SPI_IRQ();
 800784c:	f000 fb36 	bl	8007ebc <Enable_SPI_IRQ>
}
 8007850:	bf00      	nop
 8007852:	3708      	adds	r7, #8
 8007854:	46bd      	mov	sp, r7
 8007856:	bd80      	pop	{r7, pc}
 8007858:	2000057c 	.word	0x2000057c
 800785c:	20000574 	.word	0x20000574

08007860 <hci_send_req>:

int hci_send_req(struct hci_request *r, BOOL async)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b090      	sub	sp, #64	; 0x40
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	460b      	mov	r3, r1
 800786a:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	885b      	ldrh	r3, [r3, #2]
 8007870:	b21b      	sxth	r3, r3
 8007872:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007876:	b21a      	sxth	r2, r3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	881b      	ldrh	r3, [r3, #0]
 800787c:	029b      	lsls	r3, r3, #10
 800787e:	b21b      	sxth	r3, r3
 8007880:	4313      	orrs	r3, r2
 8007882:	b21b      	sxth	r3, r3
 8007884:	877b      	strh	r3, [r7, #58]	; 0x3a
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;
  int to = DEFAULT_TIMEOUT;
 8007886:	4b8e      	ldr	r3, [pc, #568]	; (8007ac0 <hci_send_req+0x260>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	4a8e      	ldr	r2, [pc, #568]	; (8007ac4 <hci_send_req+0x264>)
 800788c:	fba2 2303 	umull	r2, r3, r2, r3
 8007890:	08db      	lsrs	r3, r3, #3
 8007892:	63fb      	str	r3, [r7, #60]	; 0x3c
  struct timer t;
  tHciDataPacket * hciReadPacket = NULL;
 8007894:	2300      	movs	r3, #0
 8007896:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8007898:	f107 0308 	add.w	r3, r7, #8
 800789c:	4618      	mov	r0, r3
 800789e:	f000 fb50 	bl	8007f42 <list_init_head>
  
  free_event_list();
 80078a2:	f7ff ffbb 	bl	800781c <free_event_list>
  
  hci_send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	8818      	ldrh	r0, [r3, #0]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	8859      	ldrh	r1, [r3, #2]
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	f7ff ff65 	bl	8007786 <hci_send_cmd>
  
  if(async){
 80078bc:	78fb      	ldrb	r3, [r7, #3]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d001      	beq.n	80078c6 <hci_send_req+0x66>
    return 0;
 80078c2:	2300      	movs	r3, #0
 80078c4:	e0f7      	b.n	8007ab6 <hci_send_req+0x256>
  }
  
  /* Minimum timeout is 1. */
  if(to == 0)
 80078c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d101      	bne.n	80078d0 <hci_send_req+0x70>
    to = 1;
 80078cc:	2301      	movs	r3, #1
 80078ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  Timer_Set(&t, to);
 80078d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80078d2:	f107 0314 	add.w	r3, r7, #20
 80078d6:	4611      	mov	r1, r2
 80078d8:	4618      	mov	r0, r3
 80078da:	f000 fb09 	bl	8007ef0 <Timer_Set>
      Enter_Sleep_Mode();
      ATOMIC_SECTION_END();
    }
#else
    while(1){
      if(Timer_Expired(&t)){
 80078de:	f107 0314 	add.w	r3, r7, #20
 80078e2:	4618      	mov	r0, r3
 80078e4:	f000 fb15 	bl	8007f12 <Timer_Expired>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f040 80bb 	bne.w	8007a66 <hci_send_req+0x206>
        goto failed;
      }
      if(!HCI_Queue_Empty()){
 80078f0:	f7ff fed8 	bl	80076a4 <HCI_Queue_Empty>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d000      	beq.n	80078fc <hci_send_req+0x9c>
      if(Timer_Expired(&t)){
 80078fa:	e7f0      	b.n	80078de <hci_send_req+0x7e>
        break;
 80078fc:	bf00      	nop
      }
    }
#endif
    
    /* Extract packet from HCI event queue. */
    Disable_SPI_IRQ();
 80078fe:	f000 fae4 	bl	8007eca <Disable_SPI_IRQ>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8007902:	f107 0310 	add.w	r3, r7, #16
 8007906:	4619      	mov	r1, r3
 8007908:	486f      	ldr	r0, [pc, #444]	; (8007ac8 <hci_send_req+0x268>)
 800790a:	f000 fb82 	bl	8008012 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	3308      	adds	r3, #8
 8007912:	637b      	str	r3, [r7, #52]	; 0x34
    
    if(hci_hdr->type == HCI_EVENT_PKT){
 8007914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007916:	781b      	ldrb	r3, [r3, #0]
 8007918:	2b04      	cmp	r3, #4
 800791a:	d17b      	bne.n	8007a14 <hci_send_req+0x1b4>
    
      event_pckt = (void *) (hci_hdr->data);
 800791c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800791e:	3301      	adds	r3, #1
 8007920:	633b      	str	r3, [r7, #48]	; 0x30
      
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	3308      	adds	r3, #8
 8007926:	3303      	adds	r3, #3
 8007928:	62fb      	str	r3, [r7, #44]	; 0x2c
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8007930:	3b03      	subs	r3, #3
 8007932:	62bb      	str	r3, [r7, #40]	; 0x28
      
      switch (event_pckt->evt) {
 8007934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007936:	781b      	ldrb	r3, [r3, #0]
 8007938:	2b3e      	cmp	r3, #62	; 0x3e
 800793a:	d04d      	beq.n	80079d8 <hci_send_req+0x178>
 800793c:	2b3e      	cmp	r3, #62	; 0x3e
 800793e:	dc6b      	bgt.n	8007a18 <hci_send_req+0x1b8>
 8007940:	2b10      	cmp	r3, #16
 8007942:	f000 8092 	beq.w	8007a6a <hci_send_req+0x20a>
 8007946:	2b10      	cmp	r3, #16
 8007948:	dc66      	bgt.n	8007a18 <hci_send_req+0x1b8>
 800794a:	2b0e      	cmp	r3, #14
 800794c:	d024      	beq.n	8007998 <hci_send_req+0x138>
 800794e:	2b0f      	cmp	r3, #15
 8007950:	d162      	bne.n	8007a18 <hci_send_req+0x1b8>
        
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8007952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007954:	623b      	str	r3, [r7, #32]
        
        if (cs->opcode != opcode)
 8007956:	6a3b      	ldr	r3, [r7, #32]
 8007958:	885b      	ldrh	r3, [r3, #2]
 800795a:	b29b      	uxth	r3, r3
 800795c:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800795e:	429a      	cmp	r2, r3
 8007960:	f040 8085 	bne.w	8007a6e <hci_send_req+0x20e>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	2b0f      	cmp	r3, #15
 800796a:	d004      	beq.n	8007976 <hci_send_req+0x116>
          if (cs->status) {
 800796c:	6a3b      	ldr	r3, [r7, #32]
 800796e:	781b      	ldrb	r3, [r3, #0]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d053      	beq.n	8007a1c <hci_send_req+0x1bc>
            goto failed;
 8007974:	e07e      	b.n	8007a74 <hci_send_req+0x214>
          }
          break;
        }
        
        r->rlen = MIN(len, r->rlen);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	695a      	ldr	r2, [r3, #20]
 800797a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800797c:	429a      	cmp	r2, r3
 800797e:	bfa8      	it	ge
 8007980:	461a      	movge	r2, r3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	615a      	str	r2, [r3, #20]
        Osal_MemCpy(r->rparam, ptr, r->rlen);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6918      	ldr	r0, [r3, #16]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	695b      	ldr	r3, [r3, #20]
 800798e:	461a      	mov	r2, r3
 8007990:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007992:	f000 fb8d 	bl	80080b0 <Osal_MemCpy>
        goto done;
 8007996:	e080      	b.n	8007a9a <hci_send_req+0x23a>
        
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8007998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800799a:	61fb      	str	r3, [r7, #28]
        
        if (cc->opcode != opcode)
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d163      	bne.n	8007a72 <hci_send_req+0x212>
          goto failed;
        
        ptr += EVT_CMD_COMPLETE_SIZE;
 80079aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079ac:	3303      	adds	r3, #3
 80079ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        len -= EVT_CMD_COMPLETE_SIZE;
 80079b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b2:	3b03      	subs	r3, #3
 80079b4:	62bb      	str	r3, [r7, #40]	; 0x28
        
        r->rlen = MIN(len, r->rlen);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	695a      	ldr	r2, [r3, #20]
 80079ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079bc:	429a      	cmp	r2, r3
 80079be:	bfa8      	it	ge
 80079c0:	461a      	movge	r2, r3
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	615a      	str	r2, [r3, #20]
        Osal_MemCpy(r->rparam, ptr, r->rlen);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6918      	ldr	r0, [r3, #16]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	695b      	ldr	r3, [r3, #20]
 80079ce:	461a      	mov	r2, r3
 80079d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079d2:	f000 fb6d 	bl	80080b0 <Osal_MemCpy>
        goto done;
 80079d6:	e060      	b.n	8007a9a <hci_send_req+0x23a>
        
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 80079d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079da:	627b      	str	r3, [r7, #36]	; 0x24
        
        if (me->subevent != r->event)
 80079dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	461a      	mov	r2, r3
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d11a      	bne.n	8007a20 <hci_send_req+0x1c0>
          break;
        
        len -= 1;
 80079ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079ec:	3b01      	subs	r3, #1
 80079ee:	62bb      	str	r3, [r7, #40]	; 0x28
        r->rlen = MIN(len, r->rlen);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	695a      	ldr	r2, [r3, #20]
 80079f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f6:	429a      	cmp	r2, r3
 80079f8:	bfa8      	it	ge
 80079fa:	461a      	movge	r2, r3
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	615a      	str	r2, [r3, #20]
        Osal_MemCpy(r->rparam, me->data, r->rlen);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6918      	ldr	r0, [r3, #16]
 8007a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a06:	1c59      	adds	r1, r3, #1
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	695b      	ldr	r3, [r3, #20]
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	f000 fb4f 	bl	80080b0 <Osal_MemCpy>
        goto done;
 8007a12:	e042      	b.n	8007a9a <hci_send_req+0x23a>
        goto failed;
        
      default:      
        break;
      }
    }
 8007a14:	bf00      	nop
 8007a16:	e004      	b.n	8007a22 <hci_send_req+0x1c2>
        break;
 8007a18:	bf00      	nop
 8007a1a:	e002      	b.n	8007a22 <hci_send_req+0x1c2>
          break;
 8007a1c:	bf00      	nop
 8007a1e:	e000      	b.n	8007a22 <hci_send_req+0x1c2>
          break;
 8007a20:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if(list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)){
 8007a22:	482a      	ldr	r0, [pc, #168]	; (8007acc <hci_send_req+0x26c>)
 8007a24:	f000 fa9d 	bl	8007f62 <list_is_empty>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d00d      	beq.n	8007a4a <hci_send_req+0x1ea>
 8007a2e:	4826      	ldr	r0, [pc, #152]	; (8007ac8 <hci_send_req+0x268>)
 8007a30:	f000 fa97 	bl	8007f62 <list_is_empty>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d007      	beq.n	8007a4a <hci_send_req+0x1ea>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007a3a:	693b      	ldr	r3, [r7, #16]
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	4823      	ldr	r0, [pc, #140]	; (8007acc <hci_send_req+0x26c>)
 8007a40:	f000 faba 	bl	8007fb8 <list_insert_tail>
      hciReadPacket=NULL;
 8007a44:	2300      	movs	r3, #0
 8007a46:	613b      	str	r3, [r7, #16]
 8007a48:	e008      	b.n	8007a5c <hci_send_req+0x1fc>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
      */
      list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8007a4a:	693a      	ldr	r2, [r7, #16]
 8007a4c:	f107 0308 	add.w	r3, r7, #8
 8007a50:	4611      	mov	r1, r2
 8007a52:	4618      	mov	r0, r3
 8007a54:	f000 fab0 	bl	8007fb8 <list_insert_tail>
      hciReadPacket=NULL;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	613b      	str	r3, [r7, #16]
    }
    
    HCI_Isr();
 8007a5c:	f7ff fe2c 	bl	80076b8 <HCI_Isr>
    
    Enable_SPI_IRQ();
 8007a60:	f000 fa2c 	bl	8007ebc <Enable_SPI_IRQ>
  while(1) {
 8007a64:	e73b      	b.n	80078de <hci_send_req+0x7e>
        goto failed;
 8007a66:	bf00      	nop
 8007a68:	e004      	b.n	8007a74 <hci_send_req+0x214>
        goto failed;
 8007a6a:	bf00      	nop
 8007a6c:	e002      	b.n	8007a74 <hci_send_req+0x214>
          goto failed;
 8007a6e:	bf00      	nop
 8007a70:	e000      	b.n	8007a74 <hci_send_req+0x214>
          goto failed;
 8007a72:	bf00      	nop
    
  }
  
failed:
  if(hciReadPacket!=NULL){
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d004      	beq.n	8007a84 <hci_send_req+0x224>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	4813      	ldr	r0, [pc, #76]	; (8007acc <hci_send_req+0x26c>)
 8007a80:	f000 fa81 	bl	8007f86 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007a84:	f107 0308 	add.w	r3, r7, #8
 8007a88:	4619      	mov	r1, r3
 8007a8a:	480f      	ldr	r0, [pc, #60]	; (8007ac8 <hci_send_req+0x268>)
 8007a8c:	f7ff fea9 	bl	80077e2 <move_list>
  
  Enable_SPI_IRQ();
 8007a90:	f000 fa14 	bl	8007ebc <Enable_SPI_IRQ>
  return -1;
 8007a94:	f04f 33ff 	mov.w	r3, #4294967295
 8007a98:	e00d      	b.n	8007ab6 <hci_send_req+0x256>
  
done:
  // Insert the packet back into the pool.
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	480b      	ldr	r0, [pc, #44]	; (8007acc <hci_send_req+0x26c>)
 8007aa0:	f000 fa71 	bl	8007f86 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007aa4:	f107 0308 	add.w	r3, r7, #8
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	4807      	ldr	r0, [pc, #28]	; (8007ac8 <hci_send_req+0x268>)
 8007aac:	f7ff fe99 	bl	80077e2 <move_list>
  
  Enable_SPI_IRQ();
 8007ab0:	f000 fa04 	bl	8007ebc <Enable_SPI_IRQ>
  return 0;
 8007ab4:	2300      	movs	r3, #0
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3740      	adds	r7, #64	; 0x40
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	0801ab04 	.word	0x0801ab04
 8007ac4:	cccccccd 	.word	0xcccccccd
 8007ac8:	2000057c 	.word	0x2000057c
 8007acc:	20000574 	.word	0x20000574

08007ad0 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b08e      	sub	sp, #56	; 0x38
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	607a      	str	r2, [r7, #4]
 8007adc:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  Osal_MemSet(&resp, 0, sizeof(resp));
 8007ade:	f107 0314 	add.w	r3, r7, #20
 8007ae2:	2209      	movs	r2, #9
 8007ae4:	2100      	movs	r1, #0
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f000 faf2 	bl	80080d0 <Osal_MemSet>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8007aec:	f107 0320 	add.w	r3, r7, #32
 8007af0:	2218      	movs	r2, #24
 8007af2:	2100      	movs	r1, #0
 8007af4:	4618      	mov	r0, r3
 8007af6:	f000 faeb 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_INFO_PARAM;
 8007afa:	2304      	movs	r3, #4
 8007afc:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8007afe:	2301      	movs	r3, #1
 8007b00:	847b      	strh	r3, [r7, #34]	; 0x22
  rq.cparam = NULL;
 8007b02:	2300      	movs	r3, #0
 8007b04:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.clen = 0;
 8007b06:	2300      	movs	r3, #0
 8007b08:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.rparam = &resp;
 8007b0a:	f107 0314 	add.w	r3, r7, #20
 8007b0e:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8007b10:	2309      	movs	r3, #9
 8007b12:	637b      	str	r3, [r7, #52]	; 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007b14:	f107 0320 	add.w	r3, r7, #32
 8007b18:	2100      	movs	r1, #0
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f7ff fea0 	bl	8007860 <hci_send_req>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	da01      	bge.n	8007b2a <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 8007b26:	23ff      	movs	r3, #255	; 0xff
 8007b28:	e018      	b.n	8007b5c <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 8007b2a:	7d3b      	ldrb	r3, [r7, #20]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d001      	beq.n	8007b34 <hci_le_read_local_version+0x64>
    return resp.status;
 8007b30:	7d3b      	ldrb	r3, [r7, #20]
 8007b32:	e013      	b.n	8007b5c <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 8007b34:	7d7a      	ldrb	r2, [r7, #21]
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 8007b3a:	8afa      	ldrh	r2, [r7, #22]
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8007b40:	7e3a      	ldrb	r2, [r7, #24]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 8007b46:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8007b4a:	b29a      	uxth	r2, r3
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8007b50:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b58:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8007b5a:	2300      	movs	r3, #0
}
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	3738      	adds	r7, #56	; 0x38
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b092      	sub	sp, #72	; 0x48
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	6039      	str	r1, [r7, #0]
 8007b6e:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  Osal_MemSet(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8007b70:	f107 0310 	add.w	r3, r7, #16
 8007b74:	2220      	movs	r2, #32
 8007b76:	2100      	movs	r1, #0
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f000 faa9 	bl	80080d0 <Osal_MemSet>
  scan_resp_cp.length = length;
 8007b7e:	79fb      	ldrb	r3, [r7, #7]
 8007b80:	743b      	strb	r3, [r7, #16]
  Osal_MemCpy(scan_resp_cp.data, data, MIN(31,length));
 8007b82:	79fb      	ldrb	r3, [r7, #7]
 8007b84:	2b1f      	cmp	r3, #31
 8007b86:	bf28      	it	cs
 8007b88:	231f      	movcs	r3, #31
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	f107 0310 	add.w	r3, r7, #16
 8007b92:	3301      	adds	r3, #1
 8007b94:	6839      	ldr	r1, [r7, #0]
 8007b96:	4618      	mov	r0, r3
 8007b98:	f000 fa8a 	bl	80080b0 <Osal_MemCpy>
  
  Osal_MemSet(&rq, 0, sizeof(rq));
 8007b9c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007ba0:	2218      	movs	r2, #24
 8007ba2:	2100      	movs	r1, #0
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f000 fa93 	bl	80080d0 <Osal_MemSet>
  rq.ogf = OGF_LE_CTL;
 8007baa:	2308      	movs	r3, #8
 8007bac:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8007bae:	2309      	movs	r3, #9
 8007bb0:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 8007bb2:	f107 0310 	add.w	r3, r7, #16
 8007bb6:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8007bb8:	2320      	movs	r3, #32
 8007bba:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 8007bbc:	f107 030f 	add.w	r3, r7, #15
 8007bc0:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8007bc6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007bca:	2100      	movs	r1, #0
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f7ff fe47 	bl	8007860 <hci_send_req>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	da01      	bge.n	8007bdc <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 8007bd8:	23ff      	movs	r3, #255	; 0xff
 8007bda:	e000      	b.n	8007bde <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 8007bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3748      	adds	r7, #72	; 0x48
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
	...

08007be8 <Hal_Write_Serial>:
 * @param  n_bytes1: number of bytes in 1st buffer
 * @param  n_bytes2: number of bytes in 2nd buffer
 * @retval None
 */
void Hal_Write_Serial(const void* data1, const void* data2, int32_t n_bytes1,
		int32_t n_bytes2) {
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b088      	sub	sp, #32
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	60f8      	str	r0, [r7, #12]
 8007bf0:	60b9      	str	r1, [r7, #8]
 8007bf2:	607a      	str	r2, [r7, #4]
 8007bf4:	603b      	str	r3, [r7, #0]
	struct timer t;
	int ret;
	uint8_t data2_offset = 0;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	77fb      	strb	r3, [r7, #31]

	Timer_Set(&t, CLOCK_SECOND / 10);
 8007bfa:	4b1e      	ldr	r3, [pc, #120]	; (8007c74 <Hal_Write_Serial+0x8c>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a1e      	ldr	r2, [pc, #120]	; (8007c78 <Hal_Write_Serial+0x90>)
 8007c00:	fba2 2303 	umull	r2, r3, r2, r3
 8007c04:	08da      	lsrs	r2, r3, #3
 8007c06:	f107 0310 	add.w	r3, r7, #16
 8007c0a:	4611      	mov	r1, r2
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	f000 f96f 	bl	8007ef0 <Timer_Set>

	Disable_SPI_IRQ();
 8007c12:	f000 f95a 	bl	8007eca <Disable_SPI_IRQ>
#if ENABLE_SPI_FIX
	BlueNRG_IRQ_High();
#endif

	while (1) {
		ret = BlueNRG_SPI_Write((uint8_t *) data1,
 8007c16:	7ffb      	ldrb	r3, [r7, #31]
 8007c18:	68ba      	ldr	r2, [r7, #8]
 8007c1a:	18d1      	adds	r1, r2, r3
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	b2da      	uxtb	r2, r3
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	b2db      	uxtb	r3, r3
 8007c24:	68f8      	ldr	r0, [r7, #12]
 8007c26:	f000 f89f 	bl	8007d68 <BlueNRG_SPI_Write>
 8007c2a:	61b8      	str	r0, [r7, #24]
				(uint8_t *) data2 + data2_offset, n_bytes1, n_bytes2);

		if (ret >= 0) {
 8007c2c:	69bb      	ldr	r3, [r7, #24]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	db0d      	blt.n	8007c4e <Hal_Write_Serial+0x66>
			n_bytes1 = 0;
 8007c32:	2300      	movs	r3, #0
 8007c34:	607b      	str	r3, [r7, #4]
			n_bytes2 -= ret;
 8007c36:	683a      	ldr	r2, [r7, #0]
 8007c38:	69bb      	ldr	r3, [r7, #24]
 8007c3a:	1ad3      	subs	r3, r2, r3
 8007c3c:	603b      	str	r3, [r7, #0]
			data2_offset += ret;
 8007c3e:	69bb      	ldr	r3, [r7, #24]
 8007c40:	b2da      	uxtb	r2, r3
 8007c42:	7ffb      	ldrb	r3, [r7, #31]
 8007c44:	4413      	add	r3, r2
 8007c46:	77fb      	strb	r3, [r7, #31]
			if (n_bytes2 == 0)
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d008      	beq.n	8007c60 <Hal_Write_Serial+0x78>
				break;
		}

		if (Timer_Expired(&t)) {
 8007c4e:	f107 0310 	add.w	r3, r7, #16
 8007c52:	4618      	mov	r0, r3
 8007c54:	f000 f95d 	bl	8007f12 <Timer_Expired>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d102      	bne.n	8007c64 <Hal_Write_Serial+0x7c>
		ret = BlueNRG_SPI_Write((uint8_t *) data1,
 8007c5e:	e7da      	b.n	8007c16 <Hal_Write_Serial+0x2e>
				break;
 8007c60:	bf00      	nop
 8007c62:	e000      	b.n	8007c66 <Hal_Write_Serial+0x7e>
			break;
 8007c64:	bf00      	nop
	}
#if ENABLE_SPI_FIX
	BlueNRG_Release_IRQ();
#endif

	Enable_SPI_IRQ();
 8007c66:	f000 f929 	bl	8007ebc <Enable_SPI_IRQ>
}
 8007c6a:	bf00      	nop
 8007c6c:	3720      	adds	r7, #32
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	bf00      	nop
 8007c74:	0801ab04 	.word	0x0801ab04
 8007c78:	cccccccd 	.word	0xcccccccd

08007c7c <BlueNRG_RST>:
/**
 * @brief  Resets the BlueNRG.
 * @param  None
 * @retval None
 */
void BlueNRG_RST(void) {
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_RESET);
 8007c80:	2200      	movs	r2, #0
 8007c82:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007c86:	4808      	ldr	r0, [pc, #32]	; (8007ca8 <BlueNRG_RST+0x2c>)
 8007c88:	f7f9 f914 	bl	8000eb4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8007c8c:	2005      	movs	r0, #5
 8007c8e:	f7f8 fc8f 	bl	80005b0 <HAL_Delay>
	HAL_GPIO_WritePin(BNRG_SPI_RESET_PORT, BNRG_SPI_RESET_PIN, GPIO_PIN_SET);
 8007c92:	2201      	movs	r2, #1
 8007c94:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007c98:	4803      	ldr	r0, [pc, #12]	; (8007ca8 <BlueNRG_RST+0x2c>)
 8007c9a:	f7f9 f90b 	bl	8000eb4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8007c9e:	2005      	movs	r0, #5
 8007ca0:	f7f8 fc86 	bl	80005b0 <HAL_Delay>
}
 8007ca4:	bf00      	nop
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	48000400 	.word	0x48000400

08007cac <BlueNRG_HW_Bootloader>:
/**
 * @brief  Activate internal bootloader using pin.
 * @param  None
 * @retval None
 */
void BlueNRG_HW_Bootloader(void) {
 8007cac:	b580      	push	{r7, lr}
 8007cae:	af00      	add	r7, sp, #0
	Disable_SPI_IRQ();
 8007cb0:	f000 f90b 	bl	8007eca <Disable_SPI_IRQ>
	set_irq_as_output();
 8007cb4:	f000 f8c4 	bl	8007e40 <set_irq_as_output>
	BlueNRG_RST();
 8007cb8:	f7ff ffe0 	bl	8007c7c <BlueNRG_RST>
	set_irq_as_input();
 8007cbc:	f000 f8dc 	bl	8007e78 <set_irq_as_input>
	Enable_SPI_IRQ();
 8007cc0:	f000 f8fc 	bl	8007ebc <Enable_SPI_IRQ>
}
 8007cc4:	bf00      	nop
 8007cc6:	bd80      	pop	{r7, pc}

08007cc8 <BlueNRG_SPI_Read_All>:
 * @param  hspi     : Handle of the STM32Cube HAL SPI interface
 * @param  buffer   : Buffer where data from SPI are stored
 * @param  buff_size: Buffer size
 * @retval int32_t  : Number of read bytes
 */
int32_t BlueNRG_SPI_Read_All(uint8_t *buffer, uint8_t buff_size) {
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b088      	sub	sp, #32
 8007ccc:	af02      	add	r7, sp, #8
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	70fb      	strb	r3, [r7, #3]
	uint16_t byte_count;
	uint8_t len = 0;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	757b      	strb	r3, [r7, #21]

	const uint8_t header_master[5] = { 0x0b, 0x00, 0x00, 0x00, 0x00 };
 8007cd8:	4a20      	ldr	r2, [pc, #128]	; (8007d5c <BlueNRG_SPI_Read_All+0x94>)
 8007cda:	f107 0310 	add.w	r3, r7, #16
 8007cde:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007ce2:	6018      	str	r0, [r3, #0]
 8007ce4:	3304      	adds	r3, #4
 8007ce6:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ce8:	b672      	cpsid	i
}
 8007cea:	bf00      	nop
	uint8_t header_slave[5];

	__disable_irq();

	/* CS reset */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 8007cec:	2200      	movs	r2, #0
 8007cee:	2104      	movs	r1, #4
 8007cf0:	481b      	ldr	r0, [pc, #108]	; (8007d60 <BlueNRG_SPI_Read_All+0x98>)
 8007cf2:	f7f9 f8df 	bl	8000eb4 <HAL_GPIO_WritePin>

	/* Read the header */
	HAL_SPI_TransmitReceive(&hspi1, header_master, header_slave, HEADER_SIZE,
 8007cf6:	f107 0208 	add.w	r2, r7, #8
 8007cfa:	f107 0110 	add.w	r1, r7, #16
 8007cfe:	230f      	movs	r3, #15
 8007d00:	9300      	str	r3, [sp, #0]
 8007d02:	2305      	movs	r3, #5
 8007d04:	4817      	ldr	r0, [pc, #92]	; (8007d64 <BlueNRG_SPI_Read_All+0x9c>)
 8007d06:	f7fc f80d 	bl	8003d24 <HAL_SPI_TransmitReceive>
			TIMEOUT_DURATION);

	if (header_slave[0] == 0x02) {
 8007d0a:	7a3b      	ldrb	r3, [r7, #8]
 8007d0c:	2b02      	cmp	r3, #2
 8007d0e:	d119      	bne.n	8007d44 <BlueNRG_SPI_Read_All+0x7c>
		// device is ready

		byte_count = (header_slave[4] << 8) | header_slave[3];
 8007d10:	7b3b      	ldrb	r3, [r7, #12]
 8007d12:	021b      	lsls	r3, r3, #8
 8007d14:	b21a      	sxth	r2, r3
 8007d16:	7afb      	ldrb	r3, [r7, #11]
 8007d18:	b21b      	sxth	r3, r3
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	b21b      	sxth	r3, r3
 8007d1e:	82fb      	strh	r3, [r7, #22]

		if (byte_count > 0) {
 8007d20:	8afb      	ldrh	r3, [r7, #22]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d00e      	beq.n	8007d44 <BlueNRG_SPI_Read_All+0x7c>

			// avoid to read more data that size of the buffer
			if (byte_count > buff_size)
 8007d26:	78fb      	ldrb	r3, [r7, #3]
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	8afa      	ldrh	r2, [r7, #22]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d901      	bls.n	8007d34 <BlueNRG_SPI_Read_All+0x6c>
				byte_count = buff_size;
 8007d30:	78fb      	ldrb	r3, [r7, #3]
 8007d32:	82fb      	strh	r3, [r7, #22]

			HAL_SPI_Receive(&hspi1, buffer, byte_count, TIMEOUT_DURATION);
 8007d34:	8afa      	ldrh	r2, [r7, #22]
 8007d36:	230f      	movs	r3, #15
 8007d38:	6879      	ldr	r1, [r7, #4]
 8007d3a:	480a      	ldr	r0, [pc, #40]	; (8007d64 <BlueNRG_SPI_Read_All+0x9c>)
 8007d3c:	f7fb feca 	bl	8003ad4 <HAL_SPI_Receive>

			len = byte_count;
 8007d40:	8afb      	ldrh	r3, [r7, #22]
 8007d42:	757b      	strb	r3, [r7, #21]
		}
	}
	/* Release CS line */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 8007d44:	2201      	movs	r2, #1
 8007d46:	2104      	movs	r1, #4
 8007d48:	4805      	ldr	r0, [pc, #20]	; (8007d60 <BlueNRG_SPI_Read_All+0x98>)
 8007d4a:	f7f9 f8b3 	bl	8000eb4 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8007d4e:	b662      	cpsie	i
}
 8007d50:	bf00      	nop

	__enable_irq();

	return len;
 8007d52:	7d7b      	ldrb	r3, [r7, #21]
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3718      	adds	r7, #24
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}
 8007d5c:	0800a250 	.word	0x0800a250
 8007d60:	48000400 	.word	0x48000400
 8007d64:	20000510 	.word	0x20000510

08007d68 <BlueNRG_SPI_Write>:
 * @param  Nb_bytes1: Size of first data buffer to be written
 * @param  Nb_bytes2: Size of second data buffer to be written
 * @retval Number of read bytes
 */
int32_t BlueNRG_SPI_Write(uint8_t* data1, uint8_t* data2, uint8_t Nb_bytes1,
		uint8_t Nb_bytes2) {
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b08c      	sub	sp, #48	; 0x30
 8007d6c:	af02      	add	r7, sp, #8
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	4611      	mov	r1, r2
 8007d74:	461a      	mov	r2, r3
 8007d76:	460b      	mov	r3, r1
 8007d78:	71fb      	strb	r3, [r7, #7]
 8007d7a:	4613      	mov	r3, r2
 8007d7c:	71bb      	strb	r3, [r7, #6]
	int16_t result = 0;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t tx_bytes;
	uint8_t rx_bytes;

	const uint8_t header_master[5] = { 0x0a, 0x00, 0x00, 0x00, 0x00 };
 8007d82:	4a2c      	ldr	r2, [pc, #176]	; (8007e34 <BlueNRG_SPI_Write+0xcc>)
 8007d84:	f107 031c 	add.w	r3, r7, #28
 8007d88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007d8c:	6018      	str	r0, [r3, #0]
 8007d8e:	3304      	adds	r3, #4
 8007d90:	7019      	strb	r1, [r3, #0]
	uint8_t header_slave[5] = { 0x00 };
 8007d92:	2300      	movs	r3, #0
 8007d94:	617b      	str	r3, [r7, #20]
 8007d96:	2300      	movs	r3, #0
 8007d98:	763b      	strb	r3, [r7, #24]

	/* CS reset */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_RESET);
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	2104      	movs	r1, #4
 8007d9e:	4826      	ldr	r0, [pc, #152]	; (8007e38 <BlueNRG_SPI_Write+0xd0>)
 8007da0:	f7f9 f888 	bl	8000eb4 <HAL_GPIO_WritePin>

	/* Exchange header */
	HAL_SPI_TransmitReceive(&hspi1, header_master, header_slave, HEADER_SIZE,
 8007da4:	f107 0214 	add.w	r2, r7, #20
 8007da8:	f107 011c 	add.w	r1, r7, #28
 8007dac:	230f      	movs	r3, #15
 8007dae:	9300      	str	r3, [sp, #0]
 8007db0:	2305      	movs	r3, #5
 8007db2:	4822      	ldr	r0, [pc, #136]	; (8007e3c <BlueNRG_SPI_Write+0xd4>)
 8007db4:	f7fb ffb6 	bl	8003d24 <HAL_SPI_TransmitReceive>
			TIMEOUT_DURATION);

	if (header_slave[0] != 0x02) {
 8007db8:	7d3b      	ldrb	r3, [r7, #20]
 8007dba:	2b02      	cmp	r3, #2
 8007dbc:	d003      	beq.n	8007dc6 <BlueNRG_SPI_Write+0x5e>
		result = -1;
 8007dbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007dc2:	84fb      	strh	r3, [r7, #38]	; 0x26
		goto failed;
 8007dc4:	e02b      	b.n	8007e1e <BlueNRG_SPI_Write+0xb6>
		// BlueNRG not awake.
	}

	rx_bytes = header_slave[1];
 8007dc6:	7d7b      	ldrb	r3, [r7, #21]
 8007dc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if (rx_bytes < Nb_bytes1) {
 8007dcc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8007dd0:	79fb      	ldrb	r3, [r7, #7]
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d203      	bcs.n	8007dde <BlueNRG_SPI_Write+0x76>
		result = -2;
 8007dd6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8007dda:	84fb      	strh	r3, [r7, #38]	; 0x26
		goto failed;
 8007ddc:	e01f      	b.n	8007e1e <BlueNRG_SPI_Write+0xb6>
		// BlueNRG .
	}

	HAL_SPI_Transmit(&hspi1, data1, Nb_bytes1, TIMEOUT_DURATION);
 8007dde:	79fb      	ldrb	r3, [r7, #7]
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	230f      	movs	r3, #15
 8007de4:	68f9      	ldr	r1, [r7, #12]
 8007de6:	4815      	ldr	r0, [pc, #84]	; (8007e3c <BlueNRG_SPI_Write+0xd4>)
 8007de8:	f7fb fd0e 	bl	8003808 <HAL_SPI_Transmit>

	rx_bytes -= Nb_bytes1;
 8007dec:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8007df0:	79fb      	ldrb	r3, [r7, #7]
 8007df2:	1ad3      	subs	r3, r2, r3
 8007df4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	if (Nb_bytes2 > rx_bytes) {
 8007df8:	79ba      	ldrb	r2, [r7, #6]
 8007dfa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	d903      	bls.n	8007e0a <BlueNRG_SPI_Write+0xa2>
		tx_bytes = rx_bytes;
 8007e02:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007e06:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007e08:	e001      	b.n	8007e0e <BlueNRG_SPI_Write+0xa6>
	} else {
		tx_bytes = Nb_bytes2;
 8007e0a:	79bb      	ldrb	r3, [r7, #6]
 8007e0c:	84bb      	strh	r3, [r7, #36]	; 0x24
	}

	HAL_SPI_Transmit(&hspi1, data2, tx_bytes, TIMEOUT_DURATION);
 8007e0e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007e10:	230f      	movs	r3, #15
 8007e12:	68b9      	ldr	r1, [r7, #8]
 8007e14:	4809      	ldr	r0, [pc, #36]	; (8007e3c <BlueNRG_SPI_Write+0xd4>)
 8007e16:	f7fb fcf7 	bl	8003808 <HAL_SPI_Transmit>

	result = tx_bytes;
 8007e1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007e1c:	84fb      	strh	r3, [r7, #38]	; 0x26

	failed:

	/* Release CS line */
	HAL_GPIO_WritePin(BNRG_SPI_CS_PORT, BNRG_SPI_CS_PIN, GPIO_PIN_SET);
 8007e1e:	2201      	movs	r2, #1
 8007e20:	2104      	movs	r1, #4
 8007e22:	4805      	ldr	r0, [pc, #20]	; (8007e38 <BlueNRG_SPI_Write+0xd0>)
 8007e24:	f7f9 f846 	bl	8000eb4 <HAL_GPIO_WritePin>

	return result;
 8007e28:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3728      	adds	r7, #40	; 0x28
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}
 8007e34:	0800a258 	.word	0x0800a258
 8007e38:	48000400 	.word	0x48000400
 8007e3c:	20000510 	.word	0x20000510

08007e40 <set_irq_as_output>:
/**
 * @brief  Set in Output mode the IRQ.
 * @param  None
 * @retval None
 */
void set_irq_as_output() {
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b086      	sub	sp, #24
 8007e44:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Pull IRQ high */
	GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 8007e46:	2304      	movs	r3, #4
 8007e48:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 8007e4e:	2303      	movs	r3, #3
 8007e50:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8007e52:	2300      	movs	r3, #0
 8007e54:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 8007e56:	1d3b      	adds	r3, r7, #4
 8007e58:	4619      	mov	r1, r3
 8007e5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e5e:	f7f8 fd73 	bl	8000948 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(BNRG_SPI_IRQ_PORT, BNRG_SPI_IRQ_PIN, GPIO_PIN_SET);
 8007e62:	2201      	movs	r2, #1
 8007e64:	2104      	movs	r1, #4
 8007e66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e6a:	f7f9 f823 	bl	8000eb4 <HAL_GPIO_WritePin>
}
 8007e6e:	bf00      	nop
 8007e70:	3718      	adds	r7, #24
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
	...

08007e78 <set_irq_as_input>:
/**
 * @brief  Set the IRQ in input mode.
 * @param  None
 * @retval None
 */
void set_irq_as_input() {
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b086      	sub	sp, #24
 8007e7c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* IRQ input */
	GPIO_InitStructure.Pin = BNRG_SPI_IRQ_PIN;
 8007e7e:	2304      	movs	r3, #4
 8007e80:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Mode = BNRG_SPI_IRQ_MODE;
 8007e82:	4b0d      	ldr	r3, [pc, #52]	; (8007eb8 <set_irq_as_input+0x40>)
 8007e84:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8007e86:	2302      	movs	r3, #2
 8007e88:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Speed = BNRG_SPI_IRQ_SPEED;
 8007e8a:	2303      	movs	r3, #3
 8007e8c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Alternate = BNRG_SPI_IRQ_ALTERNATE;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 8007e92:	1d3b      	adds	r3, r7, #4
 8007e94:	4619      	mov	r1, r3
 8007e96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007e9a:	f7f8 fd55 	bl	8000948 <HAL_GPIO_Init>

	GPIO_InitStructure.Pull = BNRG_SPI_IRQ_PULL;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(BNRG_SPI_IRQ_PORT, &GPIO_InitStructure);
 8007ea2:	1d3b      	adds	r3, r7, #4
 8007ea4:	4619      	mov	r1, r3
 8007ea6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007eaa:	f7f8 fd4d 	bl	8000948 <HAL_GPIO_Init>
}
 8007eae:	bf00      	nop
 8007eb0:	3718      	adds	r7, #24
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	10110000 	.word	0x10110000

08007ebc <Enable_SPI_IRQ>:
/**
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
void Enable_SPI_IRQ(void) {
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	af00      	add	r7, sp, #0
	HAL_NVIC_EnableIRQ(BNRG_SPI_EXTI_IRQn);
 8007ec0:	2008      	movs	r0, #8
 8007ec2:	f7f8 fd06 	bl	80008d2 <HAL_NVIC_EnableIRQ>
}
 8007ec6:	bf00      	nop
 8007ec8:	bd80      	pop	{r7, pc}

08007eca <Disable_SPI_IRQ>:
/**
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
void Disable_SPI_IRQ(void) {
 8007eca:	b580      	push	{r7, lr}
 8007ecc:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(BNRG_SPI_EXTI_IRQn);
 8007ece:	2008      	movs	r0, #8
 8007ed0:	f7f8 fd0d 	bl	80008ee <HAL_NVIC_DisableIRQ>
}
 8007ed4:	bf00      	nop
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <Clear_SPI_EXTI_Flag>:
/**
 * @brief  Clear EXTI (External Interrupt) line for SPI IRQ.
 * @param  None
 * @retval None
 */
void Clear_SPI_EXTI_Flag(void) {
 8007ed8:	b480      	push	{r7}
 8007eda:	af00      	add	r7, sp, #0
	__HAL_GPIO_EXTI_CLEAR_IT(BNRG_SPI_EXTI_PIN);
 8007edc:	4b03      	ldr	r3, [pc, #12]	; (8007eec <Clear_SPI_EXTI_Flag+0x14>)
 8007ede:	2204      	movs	r2, #4
 8007ee0:	615a      	str	r2, [r3, #20]
}
 8007ee2:	bf00      	nop
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr
 8007eec:	40010400 	.word	0x40010400

08007ef0 <Timer_Set>:
 * @param[in] interval  The interval before the timer expires.
 *
 */
void
Timer_Set(struct timer *t, tClockTime interval)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	6039      	str	r1, [r7, #0]
  t->interval = interval;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	683a      	ldr	r2, [r7, #0]
 8007efe:	605a      	str	r2, [r3, #4]
  t->start = Clock_Time();
 8007f00:	f001 fe26 	bl	8009b50 <Clock_Time>
 8007f04:	4602      	mov	r2, r0
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	601a      	str	r2, [r3, #0]
}
 8007f0a:	bf00      	nop
 8007f0c:	3708      	adds	r7, #8
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}

08007f12 <Timer_Expired>:
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int
Timer_Expired(struct timer *t)
{
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b084      	sub	sp, #16
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  /* Note: Can not return diff >= t->interval so we add 1 to diff and return
     t->interval < diff - required to avoid an internal error in mspgcc. */
  tClockTime diff = (Clock_Time() - t->start) + 1;
 8007f1a:	f001 fe19 	bl	8009b50 <Clock_Time>
 8007f1e:	4602      	mov	r2, r0
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	1ad3      	subs	r3, r2, r3
 8007f26:	3301      	adds	r3, #1
 8007f28:	60fb      	str	r3, [r7, #12]
  return t->interval < diff;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	68fa      	ldr	r2, [r7, #12]
 8007f30:	429a      	cmp	r2, r3
 8007f32:	bf8c      	ite	hi
 8007f34:	2301      	movhi	r3, #1
 8007f36:	2300      	movls	r3, #0
 8007f38:	b2db      	uxtb	r3, r3

}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3710      	adds	r7, #16
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}

08007f42 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8007f42:	b480      	push	{r7}
 8007f44:	b083      	sub	sp, #12
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	687a      	ldr	r2, [r7, #4]
 8007f54:	605a      	str	r2, [r3, #4]
}
 8007f56:	bf00      	nop
 8007f58:	370c      	adds	r7, #12
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr

08007f62 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8007f62:	b480      	push	{r7}
 8007f64:	b083      	sub	sp, #12
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
  return ((listHead->next == listHead)? TRUE:FALSE);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	429a      	cmp	r2, r3
 8007f72:	bf0c      	ite	eq
 8007f74:	2301      	moveq	r3, #1
 8007f76:	2300      	movne	r3, #0
 8007f78:	b2db      	uxtb	r3, r3
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	370c      	adds	r7, #12
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr

08007f86 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8007f86:	b480      	push	{r7}
 8007f88:	b083      	sub	sp, #12
 8007f8a:	af00      	add	r7, sp, #0
 8007f8c:	6078      	str	r0, [r7, #4]
 8007f8e:	6039      	str	r1, [r7, #0]
  node->next = listHead->next;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	683a      	ldr	r2, [r7, #0]
 8007fa2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	683a      	ldr	r2, [r7, #0]
 8007faa:	605a      	str	r2, [r3, #4]
}
 8007fac:	bf00      	nop
 8007fae:	370c      	adds	r7, #12
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr

08007fb8 <list_insert_tail>:


void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
  node->next = listHead;
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	685a      	ldr	r2, [r3, #4]
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	683a      	ldr	r2, [r7, #0]
 8007fd4:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	685b      	ldr	r3, [r3, #4]
 8007fda:	683a      	ldr	r2, [r7, #0]
 8007fdc:	601a      	str	r2, [r3, #0]
}
 8007fde:	bf00      	nop
 8007fe0:	370c      	adds	r7, #12
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <list_remove_node>:


void list_remove_node (tListNode * node)
{
 8007fea:	b480      	push	{r7}
 8007fec:	b083      	sub	sp, #12
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
  (node->prev)->next = node->next;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	6812      	ldr	r2, [r2, #0]
 8007ffa:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	6852      	ldr	r2, [r2, #4]
 8008004:	605a      	str	r2, [r3, #4]
}
 8008006:	bf00      	nop
 8008008:	370c      	adds	r7, #12
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr

08008012 <list_remove_head>:


void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b082      	sub	sp, #8
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
 800801a:	6039      	str	r1, [r7, #0]
  *node = listHead->next;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681a      	ldr	r2, [r3, #0]
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4618      	mov	r0, r3
 800802a:	f7ff ffde 	bl	8007fea <list_remove_node>
  (*node)->next = NULL;
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	2200      	movs	r2, #0
 8008034:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	2200      	movs	r2, #0
 800803c:	605a      	str	r2, [r3, #4]
}
 800803e:	bf00      	nop
 8008040:	3708      	adds	r7, #8
 8008042:	46bd      	mov	sp, r7
 8008044:	bd80      	pop	{r7, pc}

08008046 <list_remove_tail>:


void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8008046:	b580      	push	{r7, lr}
 8008048:	b082      	sub	sp, #8
 800804a:	af00      	add	r7, sp, #0
 800804c:	6078      	str	r0, [r7, #4]
 800804e:	6039      	str	r1, [r7, #0]
  *node = listHead->prev;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685a      	ldr	r2, [r3, #4]
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	4618      	mov	r0, r3
 800805e:	f7ff ffc4 	bl	8007fea <list_remove_node>
  (*node)->next = NULL;
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	2200      	movs	r2, #0
 8008068:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	2200      	movs	r2, #0
 8008070:	605a      	str	r2, [r3, #4]
}
 8008072:	bf00      	nop
 8008074:	3708      	adds	r7, #8
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}

0800807a <list_get_size>:
  (node->prev)->next = node;
}


int list_get_size (tListNode * listHead)
{
 800807a:	b480      	push	{r7}
 800807c:	b085      	sub	sp, #20
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
  int size = 0;
 8008082:	2300      	movs	r3, #0
 8008084:	60fb      	str	r3, [r7, #12]
  tListNode * temp = listHead->next;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	60bb      	str	r3, [r7, #8]
  while (temp != listHead)
 800808c:	e005      	b.n	800809a <list_get_size+0x20>
  {
    size++;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	3301      	adds	r3, #1
 8008092:	60fb      	str	r3, [r7, #12]
    temp = temp->next;		
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	60bb      	str	r3, [r7, #8]
  while (temp != listHead)
 800809a:	68ba      	ldr	r2, [r7, #8]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	429a      	cmp	r2, r3
 80080a0:	d1f5      	bne.n	800808e <list_get_size+0x14>
  }
  return (size);
 80080a2:	68fb      	ldr	r3, [r7, #12]
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3714      	adds	r7, #20
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy(void *dest,const void *src,unsigned int size)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	60f8      	str	r0, [r7, #12]
 80080b8:	60b9      	str	r1, [r7, #8]
 80080ba:	607a      	str	r2, [r7, #4]
  return(memcpy(dest,src,size)); 
 80080bc:	687a      	ldr	r2, [r7, #4]
 80080be:	68b9      	ldr	r1, [r7, #8]
 80080c0:	68f8      	ldr	r0, [r7, #12]
 80080c2:	f002 f885 	bl	800a1d0 <memcpy>
 80080c6:	4603      	mov	r3, r0
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3710      	adds	r7, #16
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}

080080d0 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */

void* Osal_MemSet(void *ptr, int value,unsigned int size)
{
 80080d0:	b580      	push	{r7, lr}
 80080d2:	b084      	sub	sp, #16
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	60f8      	str	r0, [r7, #12]
 80080d8:	60b9      	str	r1, [r7, #8]
 80080da:	607a      	str	r2, [r7, #4]
  return(memset(ptr,value,size));
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	68b9      	ldr	r1, [r7, #8]
 80080e0:	68f8      	ldr	r0, [r7, #12]
 80080e2:	f002 f883 	bl	800a1ec <memset>
 80080e6:	4603      	mov	r3, r0
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <Evaluate_Command>:
 *    Value:  Variable-sized series of bytes which contains data for this part
 * 			  of the message (N Bytes).
 */

uint8_t Evaluate_Command(uint8_t *cmdData, uint8_t dataLen,
		uint8_t* cmdResponse, uint8_t* responseLen) {
 80080f0:	b590      	push	{r4, r7, lr}
 80080f2:	b089      	sub	sp, #36	; 0x24
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	60f8      	str	r0, [r7, #12]
 80080f8:	607a      	str	r2, [r7, #4]
 80080fa:	603b      	str	r3, [r7, #0]
 80080fc:	460b      	mov	r3, r1
 80080fe:	72fb      	strb	r3, [r7, #11]

	uint8_t read = cmdData[0] & 0x80;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	781b      	ldrb	r3, [r3, #0]
 8008104:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008108:	77fb      	strb	r3, [r7, #31]
	uint8_t payloadLen = cmdData[1];
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	785b      	ldrb	r3, [r3, #1]
 800810e:	77bb      	strb	r3, [r7, #30]

	uint8_t updateValue = 1;
 8008110:	2301      	movs	r3, #1
 8008112:	777b      	strb	r3, [r7, #29]

	*responseLen = 4;
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	2204      	movs	r2, #4
 8008118:	701a      	strb	r2, [r3, #0]
	cmdResponse[0] = CMD_ACK;		// Response type
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	701a      	strb	r2, [r3, #0]
	cmdResponse[1] = 2;				// Payload length (default: 2)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	3301      	adds	r3, #1
 8008124:	2202      	movs	r2, #2
 8008126:	701a      	strb	r2, [r3, #0]
	cmdResponse[2] = cmdData[0];	// Requested command
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	3302      	adds	r3, #2
 800812c:	68fa      	ldr	r2, [r7, #12]
 800812e:	7812      	ldrb	r2, [r2, #0]
 8008130:	701a      	strb	r2, [r3, #0]
	cmdResponse[3] = ACK_ERROR;		// Response
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	3303      	adds	r3, #3
 8008136:	2201      	movs	r2, #1
 8008138:	701a      	strb	r2, [r3, #0]

	switch (cmdData[0] & 0x7F) {
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008142:	3b01      	subs	r3, #1
 8008144:	2b05      	cmp	r3, #5
 8008146:	f200 8107 	bhi.w	8008358 <Evaluate_Command+0x268>
 800814a:	a201      	add	r2, pc, #4	; (adr r2, 8008150 <Evaluate_Command+0x60>)
 800814c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008150:	08008359 	.word	0x08008359
 8008154:	08008169 	.word	0x08008169
 8008158:	080081c1 	.word	0x080081c1
 800815c:	080081e5 	.word	0x080081e5
 8008160:	080082b9 	.word	0x080082b9
 8008164:	08008325 	.word	0x08008325
		case CMD_SHUTDOWN:
			break;
		case CMD_STATE:
			if (!read) {
 8008168:	7ffb      	ldrb	r3, [r7, #31]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d112      	bne.n	8008194 <Evaluate_Command+0xa4>
				// Set state
				if (payloadLen == 1) {
 800816e:	7fbb      	ldrb	r3, [r7, #30]
 8008170:	2b01      	cmp	r3, #1
 8008172:	f040 80f3 	bne.w	800835c <Evaluate_Command+0x26c>
					if (App_SetSystemState(cmdData[2])) {
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	3302      	adds	r3, #2
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	4618      	mov	r0, r3
 800817e:	f7fc f981 	bl	8004484 <App_SetSystemState>
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	f000 80e9 	beq.w	800835c <Evaluate_Command+0x26c>
						cmdResponse[3] = ACK_SUCCESS;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	3303      	adds	r3, #3
 800818e:	2200      	movs	r2, #0
 8008190:	701a      	strb	r2, [r3, #0]
					cmdResponse[1] = 3;
					cmdResponse[3] = ACK_SUCCESS;
					cmdResponse[4] = App_GetSystemState();
				}
			}
			break;
 8008192:	e0e3      	b.n	800835c <Evaluate_Command+0x26c>
				if (payloadLen == 0) {
 8008194:	7fbb      	ldrb	r3, [r7, #30]
 8008196:	2b00      	cmp	r3, #0
 8008198:	f040 80e0 	bne.w	800835c <Evaluate_Command+0x26c>
					*responseLen = 5;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	2205      	movs	r2, #5
 80081a0:	701a      	strb	r2, [r3, #0]
					cmdResponse[1] = 3;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	3301      	adds	r3, #1
 80081a6:	2203      	movs	r2, #3
 80081a8:	701a      	strb	r2, [r3, #0]
					cmdResponse[3] = ACK_SUCCESS;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	3303      	adds	r3, #3
 80081ae:	2200      	movs	r2, #0
 80081b0:	701a      	strb	r2, [r3, #0]
					cmdResponse[4] = App_GetSystemState();
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	1d1c      	adds	r4, r3, #4
 80081b6:	f7fc f959 	bl	800446c <App_GetSystemState>
 80081ba:	4603      	mov	r3, r0
 80081bc:	7023      	strb	r3, [r4, #0]
			break;
 80081be:	e0cd      	b.n	800835c <Evaluate_Command+0x26c>
		case CMD_RESTART:
			if (!read) {
 80081c0:	7ffb      	ldrb	r3, [r7, #31]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	f040 80cc 	bne.w	8008360 <Evaluate_Command+0x270>
				if (payloadLen == 0) {
 80081c8:	7fbb      	ldrb	r3, [r7, #30]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f040 80c8 	bne.w	8008360 <Evaluate_Command+0x270>
					App_UpdateLastActivityTime();
 80081d0:	f7fc faac 	bl	800472c <App_UpdateLastActivityTime>
					App_ScheduleOperation(OP_RESTART);
 80081d4:	2002      	movs	r0, #2
 80081d6:	f7fc fa99 	bl	800470c <App_ScheduleOperation>
					cmdResponse[3] = ACK_SUCCESS;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	3303      	adds	r3, #3
 80081de:	2200      	movs	r2, #0
 80081e0:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 80081e2:	e0bd      	b.n	8008360 <Evaluate_Command+0x270>
		case CMD_DATE:
			if (!read) {
 80081e4:	7ffb      	ldrb	r3, [r7, #31]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d122      	bne.n	8008230 <Evaluate_Command+0x140>
				// Set date
				if (payloadLen == 4) {
 80081ea:	7fbb      	ldrb	r3, [r7, #30]
 80081ec:	2b04      	cmp	r3, #4
 80081ee:	f040 80b9 	bne.w	8008364 <Evaluate_Command+0x274>
					uint32_t epoch = ((uint32_t) cmdData[2]) << 24
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	3302      	adds	r3, #2
 80081f6:	781b      	ldrb	r3, [r3, #0]
 80081f8:	061a      	lsls	r2, r3, #24
							| ((uint32_t) cmdData[3]) << 16
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	3303      	adds	r3, #3
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	041b      	lsls	r3, r3, #16
 8008202:	431a      	orrs	r2, r3
							| ((uint32_t) cmdData[4]) << 8
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	3304      	adds	r3, #4
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	021b      	lsls	r3, r3, #8
 800820c:	4313      	orrs	r3, r2
							| ((uint32_t) cmdData[5]);
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	3205      	adds	r2, #5
 8008212:	7812      	ldrb	r2, [r2, #0]
					uint32_t epoch = ((uint32_t) cmdData[2]) << 24
 8008214:	4313      	orrs	r3, r2
 8008216:	617b      	str	r3, [r7, #20]
					if (RTC_SetDateTime_Epoch(epoch)) {
 8008218:	6978      	ldr	r0, [r7, #20]
 800821a:	f001 fcc9 	bl	8009bb0 <RTC_SetDateTime_Epoch>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	f000 809f 	beq.w	8008364 <Evaluate_Command+0x274>
						cmdResponse[3] = ACK_SUCCESS;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	3303      	adds	r3, #3
 800822a:	2200      	movs	r2, #0
 800822c:	701a      	strb	r2, [r3, #0]
						cmdResponse[6] = 0;
						cmdResponse[7] = 0;
					}
				}
			}
			break;
 800822e:	e099      	b.n	8008364 <Evaluate_Command+0x274>
				if (payloadLen == 0) {
 8008230:	7fbb      	ldrb	r3, [r7, #30]
 8008232:	2b00      	cmp	r3, #0
 8008234:	f040 8096 	bne.w	8008364 <Evaluate_Command+0x274>
					*responseLen = 8;
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	2208      	movs	r2, #8
 800823c:	701a      	strb	r2, [r3, #0]
					cmdResponse[1] = 6;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	3301      	adds	r3, #1
 8008242:	2206      	movs	r2, #6
 8008244:	701a      	strb	r2, [r3, #0]
					if (RTC_GetDateTime_Epoch(&epoch)) {
 8008246:	f107 0310 	add.w	r3, r7, #16
 800824a:	4618      	mov	r0, r3
 800824c:	f001 fcee 	bl	8009c2c <RTC_GetDateTime_Epoch>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d01b      	beq.n	800828e <Evaluate_Command+0x19e>
						cmdResponse[3] = ACK_SUCCESS;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	3303      	adds	r3, #3
 800825a:	2200      	movs	r2, #0
 800825c:	701a      	strb	r2, [r3, #0]
						cmdResponse[4] = (uint8_t) ((epoch & 0xFF000000) >> 24);
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	0e1a      	lsrs	r2, r3, #24
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	3304      	adds	r3, #4
 8008266:	b2d2      	uxtb	r2, r2
 8008268:	701a      	strb	r2, [r3, #0]
						cmdResponse[5] = (uint8_t) ((epoch & 0xFF0000) >> 16);
 800826a:	693b      	ldr	r3, [r7, #16]
 800826c:	0c1a      	lsrs	r2, r3, #16
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	3305      	adds	r3, #5
 8008272:	b2d2      	uxtb	r2, r2
 8008274:	701a      	strb	r2, [r3, #0]
						cmdResponse[6] = (uint8_t) ((epoch & 0xFF00) >> 8);
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	0a1a      	lsrs	r2, r3, #8
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	3306      	adds	r3, #6
 800827e:	b2d2      	uxtb	r2, r2
 8008280:	701a      	strb	r2, [r3, #0]
						cmdResponse[7] = (uint8_t) (epoch & 0xFF);
 8008282:	693a      	ldr	r2, [r7, #16]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	3307      	adds	r3, #7
 8008288:	b2d2      	uxtb	r2, r2
 800828a:	701a      	strb	r2, [r3, #0]
			break;
 800828c:	e06a      	b.n	8008364 <Evaluate_Command+0x274>
						cmdResponse[3] = ACK_ERROR;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	3303      	adds	r3, #3
 8008292:	2201      	movs	r2, #1
 8008294:	701a      	strb	r2, [r3, #0]
						cmdResponse[4] = 0;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	3304      	adds	r3, #4
 800829a:	2200      	movs	r2, #0
 800829c:	701a      	strb	r2, [r3, #0]
						cmdResponse[5] = 0;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	3305      	adds	r3, #5
 80082a2:	2200      	movs	r2, #0
 80082a4:	701a      	strb	r2, [r3, #0]
						cmdResponse[6] = 0;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	3306      	adds	r3, #6
 80082aa:	2200      	movs	r2, #0
 80082ac:	701a      	strb	r2, [r3, #0]
						cmdResponse[7] = 0;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	3307      	adds	r3, #7
 80082b2:	2200      	movs	r2, #0
 80082b4:	701a      	strb	r2, [r3, #0]
			break;
 80082b6:	e055      	b.n	8008364 <Evaluate_Command+0x274>
		case CMD_START_LOG:
			if (!read) {
 80082b8:	7ffb      	ldrb	r3, [r7, #31]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d154      	bne.n	8008368 <Evaluate_Command+0x278>
				if (payloadLen == 3)
 80082be:	7fbb      	ldrb	r3, [r7, #30]
 80082c0:	2b03      	cmp	r3, #3
 80082c2:	d151      	bne.n	8008368 <Evaluate_Command+0x278>
					if (cmdData[2] != 0
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	3302      	adds	r3, #2
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d04c      	beq.n	8008368 <Evaluate_Command+0x278>
							&& (cmdData[3] != 0 || cmdData[4] != 0)) {
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	3303      	adds	r3, #3
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d104      	bne.n	80082e2 <Evaluate_Command+0x1f2>
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	3304      	adds	r3, #4
 80082dc:	781b      	ldrb	r3, [r3, #0]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d042      	beq.n	8008368 <Evaluate_Command+0x278>
						// Check the current state
						if (App_GetSystemState() == SYSTEM_STATE_IDLE_CONNECTED) {
 80082e2:	f7fc f8c3 	bl	800446c <App_GetSystemState>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b14      	cmp	r3, #20
 80082ea:	d13d      	bne.n	8008368 <Evaluate_Command+0x278>
							// Get the log frequency
							uint16_t freq = ((uint16_t) cmdData[3]) << 8
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	3303      	adds	r3, #3
 80082f0:	781b      	ldrb	r3, [r3, #0]
 80082f2:	021b      	lsls	r3, r3, #8
									| (uint16_t) cmdData[4];
 80082f4:	b21a      	sxth	r2, r3
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	3304      	adds	r3, #4
 80082fa:	781b      	ldrb	r3, [r3, #0]
 80082fc:	b21b      	sxth	r3, r3
 80082fe:	4313      	orrs	r3, r2
 8008300:	b21b      	sxth	r3, r3
							uint16_t freq = ((uint16_t) cmdData[3]) << 8
 8008302:	837b      	strh	r3, [r7, #26]

							// Start the log of data
							if (App_StartLog(cmdData[2], freq)) {
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	3302      	adds	r3, #2
 8008308:	781b      	ldrb	r3, [r3, #0]
 800830a:	8b7a      	ldrh	r2, [r7, #26]
 800830c:	4611      	mov	r1, r2
 800830e:	4618      	mov	r0, r3
 8008310:	f7fc fa1c 	bl	800474c <App_StartLog>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d026      	beq.n	8008368 <Evaluate_Command+0x278>
								cmdResponse[3] = ACK_SUCCESS;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	3303      	adds	r3, #3
 800831e:	2200      	movs	r2, #0
 8008320:	701a      	strb	r2, [r3, #0]
							}
						}
					}
			}
			break;
 8008322:	e021      	b.n	8008368 <Evaluate_Command+0x278>
		case CMD_STOP_LOG:
			if (!read) {
 8008324:	7ffb      	ldrb	r3, [r7, #31]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d120      	bne.n	800836c <Evaluate_Command+0x27c>
				if (payloadLen == 0) {
 800832a:	7fbb      	ldrb	r3, [r7, #30]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d11d      	bne.n	800836c <Evaluate_Command+0x27c>
					// Check the current state
					if (App_GetSystemState() != SYSTEM_STATE_LOG) {
 8008330:	f7fc f89c 	bl	800446c <App_GetSystemState>
 8008334:	4603      	mov	r3, r0
 8008336:	2b20      	cmp	r3, #32
 8008338:	d004      	beq.n	8008344 <Evaluate_Command+0x254>
						cmdResponse[3] = ACK_SUCCESS;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	3303      	adds	r3, #3
 800833e:	2200      	movs	r2, #0
 8008340:	701a      	strb	r2, [r3, #0]
							cmdResponse[3] = ACK_SUCCESS;
						}
					}
				}
			}
			break;
 8008342:	e013      	b.n	800836c <Evaluate_Command+0x27c>
						if (App_StopLog()) {
 8008344:	f7fc fa27 	bl	8004796 <App_StopLog>
 8008348:	4603      	mov	r3, r0
 800834a:	2b00      	cmp	r3, #0
 800834c:	d00e      	beq.n	800836c <Evaluate_Command+0x27c>
							cmdResponse[3] = ACK_SUCCESS;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	3303      	adds	r3, #3
 8008352:	2200      	movs	r2, #0
 8008354:	701a      	strb	r2, [r3, #0]
			break;
 8008356:	e009      	b.n	800836c <Evaluate_Command+0x27c>
		default:
			break;
 8008358:	bf00      	nop
 800835a:	e008      	b.n	800836e <Evaluate_Command+0x27e>
			break;
 800835c:	bf00      	nop
 800835e:	e006      	b.n	800836e <Evaluate_Command+0x27e>
			break;
 8008360:	bf00      	nop
 8008362:	e004      	b.n	800836e <Evaluate_Command+0x27e>
			break;
 8008364:	bf00      	nop
 8008366:	e002      	b.n	800836e <Evaluate_Command+0x27e>
			break;
 8008368:	bf00      	nop
 800836a:	e000      	b.n	800836e <Evaluate_Command+0x27e>
			break;
 800836c:	bf00      	nop
	}

	return updateValue;
 800836e:	7f7b      	ldrb	r3, [r7, #29]
}
 8008370:	4618      	mov	r0, r3
 8008372:	3724      	adds	r7, #36	; 0x24
 8008374:	46bd      	mov	sp, r7
 8008376:	bd90      	pop	{r4, r7, pc}

08008378 <Add_BLE_Service_DeviceInformation>:
static uint16_t handle_log_status;

static uint16_t handle_comm_serv; //servizio di comunicazione comandi
static uint16_t handle_comm_value;

tBleStatus Add_BLE_Service_DeviceInformation(void) {
 8008378:	b580      	push	{r7, lr}
 800837a:	b094      	sub	sp, #80	; 0x50
 800837c:	af06      	add	r7, sp, #24
	// TODO Consider adding a "Serial Number String" (0x2925)

	uint8_t const max_attr_records = 7;
 800837e:	2307      	movs	r3, #7
 8008380:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	// Device Information
	//   Manufacturer Name String + Value
	//   Hardware Revision String + Value
	//   Firmware Revision String + Value

	uint8_t const uuid_serv[2] = { 0x0A, 0x18 };
 8008384:	f641 030a 	movw	r3, #6154	; 0x180a
 8008388:	863b      	strh	r3, [r7, #48]	; 0x30
	uint8_t const uuid_manufacturer[2] = { 0x29, 0x2A };
 800838a:	f642 2329 	movw	r3, #10793	; 0x2a29
 800838e:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint8_t const uuid_hwrevision[2] = { 0x27, 0x2A };
 8008390:	f642 2327 	movw	r3, #10791	; 0x2a27
 8008394:	853b      	strh	r3, [r7, #40]	; 0x28
	uint8_t const uuid_fwrevision[2] = { 0x26, 0x2A };
 8008396:	f642 2326 	movw	r3, #10790	; 0x2a26
 800839a:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t handle_serv;
	uint16_t handle_manufacturer;
	uint16_t handle_hwrevision;
	uint16_t handle_fwrevision;

	char const manufacturer[] = "MicroLab";
 800839c:	4a6f      	ldr	r2, [pc, #444]	; (800855c <Add_BLE_Service_DeviceInformation+0x1e4>)
 800839e:	f107 0310 	add.w	r3, r7, #16
 80083a2:	ca07      	ldmia	r2, {r0, r1, r2}
 80083a4:	c303      	stmia	r3!, {r0, r1}
 80083a6:	701a      	strb	r2, [r3, #0]
	uint8_t const manufacturer_len = strlen(manufacturer);
 80083a8:	f107 0310 	add.w	r3, r7, #16
 80083ac:	4618      	mov	r0, r3
 80083ae:	f7f7 ff0b 	bl	80001c8 <strlen>
 80083b2:	4603      	mov	r3, r0
 80083b4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	char const hwrevision[] = "1.0";
 80083b8:	4b69      	ldr	r3, [pc, #420]	; (8008560 <Add_BLE_Service_DeviceInformation+0x1e8>)
 80083ba:	60fb      	str	r3, [r7, #12]
	uint8_t const hwrevision_len = strlen(hwrevision);
 80083bc:	f107 030c 	add.w	r3, r7, #12
 80083c0:	4618      	mov	r0, r3
 80083c2:	f7f7 ff01 	bl	80001c8 <strlen>
 80083c6:	4603      	mov	r3, r0
 80083c8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

	char const fwrevision[] = "1.0.0";
 80083cc:	4a65      	ldr	r2, [pc, #404]	; (8008564 <Add_BLE_Service_DeviceInformation+0x1ec>)
 80083ce:	1d3b      	adds	r3, r7, #4
 80083d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80083d4:	6018      	str	r0, [r3, #0]
 80083d6:	3304      	adds	r3, #4
 80083d8:	8019      	strh	r1, [r3, #0]
	uint8_t const fwrevision_len = strlen(fwrevision);
 80083da:	1d3b      	adds	r3, r7, #4
 80083dc:	4618      	mov	r0, r3
 80083de:	f7f7 fef3 	bl	80001c8 <strlen>
 80083e2:	4603      	mov	r3, r0
 80083e4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_16, uuid_serv, PRIMARY_SERVICE,
 80083e8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80083ec:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80083f0:	f107 0322 	add.w	r3, r7, #34	; 0x22
 80083f4:	9300      	str	r3, [sp, #0]
 80083f6:	4613      	mov	r3, r2
 80083f8:	2201      	movs	r2, #1
 80083fa:	2001      	movs	r0, #1
 80083fc:	f7fe f97b 	bl	80066f6 <aci_gatt_add_serv>
 8008400:	4603      	mov	r3, r0
 8008402:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			max_attr_records, &handle_serv);
	CHECK_STATUS_RETVAL(status);
 8008406:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800840a:	2b00      	cmp	r3, #0
 800840c:	d002      	beq.n	8008414 <Add_BLE_Service_DeviceInformation+0x9c>
 800840e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008412:	e09e      	b.n	8008552 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_add_char(handle_serv, UUID_TYPE_16, uuid_manufacturer,
 8008414:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 8008416:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 800841a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800841e:	f107 0320 	add.w	r3, r7, #32
 8008422:	9305      	str	r3, [sp, #20]
 8008424:	2300      	movs	r3, #0
 8008426:	9304      	str	r3, [sp, #16]
 8008428:	2310      	movs	r3, #16
 800842a:	9303      	str	r3, [sp, #12]
 800842c:	2300      	movs	r3, #0
 800842e:	9302      	str	r3, [sp, #8]
 8008430:	2300      	movs	r3, #0
 8008432:	9301      	str	r3, [sp, #4]
 8008434:	2302      	movs	r3, #2
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	460b      	mov	r3, r1
 800843a:	2101      	movs	r1, #1
 800843c:	f7fe f9e7 	bl	800680e <aci_gatt_add_char>
 8008440:	4603      	mov	r3, r0
 8008442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			manufacturer_len,
			CHAR_PROP_READ, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_manufacturer);

	CHECK_STATUS_RETVAL(status);
 8008446:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800844a:	2b00      	cmp	r3, #0
 800844c:	d002      	beq.n	8008454 <Add_BLE_Service_DeviceInformation+0xdc>
 800844e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008452:	e07e      	b.n	8008552 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_add_char(handle_serv, UUID_TYPE_16, uuid_hwrevision,
 8008454:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 8008456:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 800845a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800845e:	f107 031e 	add.w	r3, r7, #30
 8008462:	9305      	str	r3, [sp, #20]
 8008464:	2300      	movs	r3, #0
 8008466:	9304      	str	r3, [sp, #16]
 8008468:	2310      	movs	r3, #16
 800846a:	9303      	str	r3, [sp, #12]
 800846c:	2300      	movs	r3, #0
 800846e:	9302      	str	r3, [sp, #8]
 8008470:	2300      	movs	r3, #0
 8008472:	9301      	str	r3, [sp, #4]
 8008474:	2302      	movs	r3, #2
 8008476:	9300      	str	r3, [sp, #0]
 8008478:	460b      	mov	r3, r1
 800847a:	2101      	movs	r1, #1
 800847c:	f7fe f9c7 	bl	800680e <aci_gatt_add_char>
 8008480:	4603      	mov	r3, r0
 8008482:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			hwrevision_len,
			CHAR_PROP_READ, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_hwrevision);

	CHECK_STATUS_RETVAL(status);
 8008486:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800848a:	2b00      	cmp	r3, #0
 800848c:	d002      	beq.n	8008494 <Add_BLE_Service_DeviceInformation+0x11c>
 800848e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008492:	e05e      	b.n	8008552 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_add_char(handle_serv, UUID_TYPE_16, uuid_fwrevision,
 8008494:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 8008496:	f897 1034 	ldrb.w	r1, [r7, #52]	; 0x34
 800849a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800849e:	f107 031c 	add.w	r3, r7, #28
 80084a2:	9305      	str	r3, [sp, #20]
 80084a4:	2300      	movs	r3, #0
 80084a6:	9304      	str	r3, [sp, #16]
 80084a8:	2310      	movs	r3, #16
 80084aa:	9303      	str	r3, [sp, #12]
 80084ac:	2300      	movs	r3, #0
 80084ae:	9302      	str	r3, [sp, #8]
 80084b0:	2300      	movs	r3, #0
 80084b2:	9301      	str	r3, [sp, #4]
 80084b4:	2302      	movs	r3, #2
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	460b      	mov	r3, r1
 80084ba:	2101      	movs	r1, #1
 80084bc:	f7fe f9a7 	bl	800680e <aci_gatt_add_char>
 80084c0:	4603      	mov	r3, r0
 80084c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			fwrevision_len,
			CHAR_PROP_READ, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_fwrevision);

	CHECK_STATUS_RETVAL(status);
 80084c6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d002      	beq.n	80084d4 <Add_BLE_Service_DeviceInformation+0x15c>
 80084ce:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80084d2:	e03e      	b.n	8008552 <Add_BLE_Service_DeviceInformation+0x1da>

	status = aci_gatt_update_char_value(handle_serv, handle_manufacturer, 0,
 80084d4:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 80084d6:	8c39      	ldrh	r1, [r7, #32]
 80084d8:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80084dc:	f107 0310 	add.w	r3, r7, #16
 80084e0:	9300      	str	r3, [sp, #0]
 80084e2:	4613      	mov	r3, r2
 80084e4:	2200      	movs	r2, #0
 80084e6:	f7fe fb80 	bl	8006bea <aci_gatt_update_char_value>
 80084ea:	4603      	mov	r3, r0
 80084ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			manufacturer_len, manufacturer);
	CHECK_STATUS_RETVAL(status);
 80084f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d002      	beq.n	80084fe <Add_BLE_Service_DeviceInformation+0x186>
 80084f8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80084fc:	e029      	b.n	8008552 <Add_BLE_Service_DeviceInformation+0x1da>
	status = aci_gatt_update_char_value(handle_serv, handle_hwrevision, 0,
 80084fe:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 8008500:	8bf9      	ldrh	r1, [r7, #30]
 8008502:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8008506:	f107 030c 	add.w	r3, r7, #12
 800850a:	9300      	str	r3, [sp, #0]
 800850c:	4613      	mov	r3, r2
 800850e:	2200      	movs	r2, #0
 8008510:	f7fe fb6b 	bl	8006bea <aci_gatt_update_char_value>
 8008514:	4603      	mov	r3, r0
 8008516:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			hwrevision_len, hwrevision);
	CHECK_STATUS_RETVAL(status);
 800851a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800851e:	2b00      	cmp	r3, #0
 8008520:	d002      	beq.n	8008528 <Add_BLE_Service_DeviceInformation+0x1b0>
 8008522:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008526:	e014      	b.n	8008552 <Add_BLE_Service_DeviceInformation+0x1da>
	status = aci_gatt_update_char_value(handle_serv, handle_fwrevision, 0,
 8008528:	8c78      	ldrh	r0, [r7, #34]	; 0x22
 800852a:	8bb9      	ldrh	r1, [r7, #28]
 800852c:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8008530:	1d3b      	adds	r3, r7, #4
 8008532:	9300      	str	r3, [sp, #0]
 8008534:	4613      	mov	r3, r2
 8008536:	2200      	movs	r2, #0
 8008538:	f7fe fb57 	bl	8006bea <aci_gatt_update_char_value>
 800853c:	4603      	mov	r3, r0
 800853e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			fwrevision_len, fwrevision);
	CHECK_STATUS_RETVAL(status);
 8008542:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008546:	2b00      	cmp	r3, #0
 8008548:	d002      	beq.n	8008550 <Add_BLE_Service_DeviceInformation+0x1d8>
 800854a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800854e:	e000      	b.n	8008552 <Add_BLE_Service_DeviceInformation+0x1da>

	return BLE_STATUS_SUCCESS;
 8008550:	2300      	movs	r3, #0
}
 8008552:	4618      	mov	r0, r3
 8008554:	3738      	adds	r7, #56	; 0x38
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	0800a260 	.word	0x0800a260
 8008560:	00302e31 	.word	0x00302e31
 8008564:	0800a26c 	.word	0x0800a26c

08008568 <Add_BLE_Service_Battery>:

tBleStatus Add_BLE_Service_Battery(void) {
 8008568:	b580      	push	{r7, lr}
 800856a:	b088      	sub	sp, #32
 800856c:	af06      	add	r7, sp, #24
	uint8_t const max_attr_records = 4;
 800856e:	2304      	movs	r3, #4
 8008570:	71fb      	strb	r3, [r7, #7]
	// Battery Service
	//   Battery Level + Value
	//     Client Characteristic Configuration

	uint8_t const uuid_batt_serv[2] = { 0x0F, 0x18 };
 8008572:	f641 030f 	movw	r3, #6159	; 0x180f
 8008576:	80bb      	strh	r3, [r7, #4]
	uint8_t const uuid_batt_level[2] = { 0x19, 0x2A };
 8008578:	f642 2319 	movw	r3, #10777	; 0x2a19
 800857c:	803b      	strh	r3, [r7, #0]

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_16, uuid_batt_serv, PRIMARY_SERVICE,
 800857e:	79fb      	ldrb	r3, [r7, #7]
 8008580:	1d39      	adds	r1, r7, #4
 8008582:	4a16      	ldr	r2, [pc, #88]	; (80085dc <Add_BLE_Service_Battery+0x74>)
 8008584:	9200      	str	r2, [sp, #0]
 8008586:	2201      	movs	r2, #1
 8008588:	2001      	movs	r0, #1
 800858a:	f7fe f8b4 	bl	80066f6 <aci_gatt_add_serv>
 800858e:	4603      	mov	r3, r0
 8008590:	71bb      	strb	r3, [r7, #6]
			max_attr_records, &handle_batt_serv);
	CHECK_STATUS_RETVAL(status);
 8008592:	79bb      	ldrb	r3, [r7, #6]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d001      	beq.n	800859c <Add_BLE_Service_Battery+0x34>
 8008598:	79bb      	ldrb	r3, [r7, #6]
 800859a:	e01a      	b.n	80085d2 <Add_BLE_Service_Battery+0x6a>

	// TODO How should notification be implemented?
	status = aci_gatt_add_char(handle_batt_serv, UUID_TYPE_16, uuid_batt_level,
 800859c:	4b0f      	ldr	r3, [pc, #60]	; (80085dc <Add_BLE_Service_Battery+0x74>)
 800859e:	8818      	ldrh	r0, [r3, #0]
 80085a0:	463a      	mov	r2, r7
 80085a2:	4b0f      	ldr	r3, [pc, #60]	; (80085e0 <Add_BLE_Service_Battery+0x78>)
 80085a4:	9305      	str	r3, [sp, #20]
 80085a6:	2300      	movs	r3, #0
 80085a8:	9304      	str	r3, [sp, #16]
 80085aa:	2310      	movs	r3, #16
 80085ac:	9303      	str	r3, [sp, #12]
 80085ae:	2304      	movs	r3, #4
 80085b0:	9302      	str	r3, [sp, #8]
 80085b2:	2300      	movs	r3, #0
 80085b4:	9301      	str	r3, [sp, #4]
 80085b6:	2312      	movs	r3, #18
 80085b8:	9300      	str	r3, [sp, #0]
 80085ba:	2301      	movs	r3, #1
 80085bc:	2101      	movs	r1, #1
 80085be:	f7fe f926 	bl	800680e <aci_gatt_add_char>
 80085c2:	4603      	mov	r3, r0
 80085c4:	71bb      	strb	r3, [r7, #6]
			1,
			CHAR_PROP_READ | CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE,
			GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
			CHAR_VALUE_LEN_CONSTANT, &handle_batt_level);

	CHECK_STATUS_RETVAL(status);
 80085c6:	79bb      	ldrb	r3, [r7, #6]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d001      	beq.n	80085d0 <Add_BLE_Service_Battery+0x68>
 80085cc:	79bb      	ldrb	r3, [r7, #6]
 80085ce:	e000      	b.n	80085d2 <Add_BLE_Service_Battery+0x6a>

	return BLE_STATUS_SUCCESS;
 80085d0:	2300      	movs	r3, #0
}
 80085d2:	4618      	mov	r0, r3
 80085d4:	3708      	adds	r7, #8
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}
 80085da:	bf00      	nop
 80085dc:	2000032c 	.word	0x2000032c
 80085e0:	2000032e 	.word	0x2000032e

080085e4 <Add_BLE_Service_EnvironmentalSensing>:

tBleStatus Add_BLE_Service_EnvironmentalSensing(void) {
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b08a      	sub	sp, #40	; 0x28
 80085e8:	af06      	add	r7, sp, #24
	uint8_t const max_attr_records = 12;
 80085ea:	230c      	movs	r3, #12
 80085ec:	73fb      	strb	r3, [r7, #15]
	// Environmental Sensing Service
	// Temperature + Value
	// Humidity + Value
	// Pressure + Value

	uint8_t const uuid_ess[2] = { 0x1A, 0x18 };
 80085ee:	f641 031a 	movw	r3, #6170	; 0x181a
 80085f2:	81bb      	strh	r3, [r7, #12]
	uint8_t const uuid_temperature[2] = { 0x6E, 0x2A };
 80085f4:	f642 236e 	movw	r3, #10862	; 0x2a6e
 80085f8:	813b      	strh	r3, [r7, #8]
	uint8_t const uuid_humidity[2] = { 0x6F, 0x2A };
 80085fa:	f642 236f 	movw	r3, #10863	; 0x2a6f
 80085fe:	80bb      	strh	r3, [r7, #4]
	uint8_t const uuid_pressure[2] = { 0x6D, 0x2A };
 8008600:	f642 236d 	movw	r3, #10861	; 0x2a6d
 8008604:	803b      	strh	r3, [r7, #0]
	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_16, uuid_ess, PRIMARY_SERVICE,
 8008606:	7bfb      	ldrb	r3, [r7, #15]
 8008608:	f107 010c 	add.w	r1, r7, #12
 800860c:	4a2b      	ldr	r2, [pc, #172]	; (80086bc <Add_BLE_Service_EnvironmentalSensing+0xd8>)
 800860e:	9200      	str	r2, [sp, #0]
 8008610:	2201      	movs	r2, #1
 8008612:	2001      	movs	r0, #1
 8008614:	f7fe f86f 	bl	80066f6 <aci_gatt_add_serv>
 8008618:	4603      	mov	r3, r0
 800861a:	73bb      	strb	r3, [r7, #14]
			max_attr_records, &handle_ess);
	CHECK_STATUS_RETVAL(status);
 800861c:	7bbb      	ldrb	r3, [r7, #14]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d001      	beq.n	8008626 <Add_BLE_Service_EnvironmentalSensing+0x42>
 8008622:	7bbb      	ldrb	r3, [r7, #14]
 8008624:	e045      	b.n	80086b2 <Add_BLE_Service_EnvironmentalSensing+0xce>

	// TODO How should notification be implemented?
	status = aci_gatt_add_char(handle_ess,
 8008626:	4b25      	ldr	r3, [pc, #148]	; (80086bc <Add_BLE_Service_EnvironmentalSensing+0xd8>)
 8008628:	8818      	ldrh	r0, [r3, #0]
 800862a:	f107 0208 	add.w	r2, r7, #8
 800862e:	4b24      	ldr	r3, [pc, #144]	; (80086c0 <Add_BLE_Service_EnvironmentalSensing+0xdc>)
 8008630:	9305      	str	r3, [sp, #20]
 8008632:	2300      	movs	r3, #0
 8008634:	9304      	str	r3, [sp, #16]
 8008636:	2310      	movs	r3, #16
 8008638:	9303      	str	r3, [sp, #12]
 800863a:	2304      	movs	r3, #4
 800863c:	9302      	str	r3, [sp, #8]
 800863e:	2300      	movs	r3, #0
 8008640:	9301      	str	r3, [sp, #4]
 8008642:	2312      	movs	r3, #18
 8008644:	9300      	str	r3, [sp, #0]
 8008646:	2302      	movs	r3, #2
 8008648:	2101      	movs	r1, #1
 800864a:	f7fe f8e0 	bl	800680e <aci_gatt_add_char>
 800864e:	4603      	mov	r3, r0
 8008650:	73bb      	strb	r3, [r7, #14]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY,
	ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
	CHAR_VALUE_LEN_CONSTANT, &handle_temperature);

	status = aci_gatt_add_char(handle_ess, UUID_TYPE_16, uuid_humidity, 2,
 8008652:	4b1a      	ldr	r3, [pc, #104]	; (80086bc <Add_BLE_Service_EnvironmentalSensing+0xd8>)
 8008654:	8818      	ldrh	r0, [r3, #0]
 8008656:	1d3a      	adds	r2, r7, #4
 8008658:	4b1a      	ldr	r3, [pc, #104]	; (80086c4 <Add_BLE_Service_EnvironmentalSensing+0xe0>)
 800865a:	9305      	str	r3, [sp, #20]
 800865c:	2300      	movs	r3, #0
 800865e:	9304      	str	r3, [sp, #16]
 8008660:	2310      	movs	r3, #16
 8008662:	9303      	str	r3, [sp, #12]
 8008664:	2304      	movs	r3, #4
 8008666:	9302      	str	r3, [sp, #8]
 8008668:	2300      	movs	r3, #0
 800866a:	9301      	str	r3, [sp, #4]
 800866c:	2312      	movs	r3, #18
 800866e:	9300      	str	r3, [sp, #0]
 8008670:	2302      	movs	r3, #2
 8008672:	2101      	movs	r1, #1
 8008674:	f7fe f8cb 	bl	800680e <aci_gatt_add_char>
 8008678:	4603      	mov	r3, r0
 800867a:	73bb      	strb	r3, [r7, #14]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
	CHAR_VALUE_LEN_CONSTANT, &handle_humidity);

	status = aci_gatt_add_char(handle_ess, UUID_TYPE_16, uuid_pressure, 4,
 800867c:	4b0f      	ldr	r3, [pc, #60]	; (80086bc <Add_BLE_Service_EnvironmentalSensing+0xd8>)
 800867e:	8818      	ldrh	r0, [r3, #0]
 8008680:	463a      	mov	r2, r7
 8008682:	4b11      	ldr	r3, [pc, #68]	; (80086c8 <Add_BLE_Service_EnvironmentalSensing+0xe4>)
 8008684:	9305      	str	r3, [sp, #20]
 8008686:	2300      	movs	r3, #0
 8008688:	9304      	str	r3, [sp, #16]
 800868a:	2310      	movs	r3, #16
 800868c:	9303      	str	r3, [sp, #12]
 800868e:	2304      	movs	r3, #4
 8008690:	9302      	str	r3, [sp, #8]
 8008692:	2300      	movs	r3, #0
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	2312      	movs	r3, #18
 8008698:	9300      	str	r3, [sp, #0]
 800869a:	2304      	movs	r3, #4
 800869c:	2101      	movs	r1, #1
 800869e:	f7fe f8b6 	bl	800680e <aci_gatt_add_char>
 80086a2:	4603      	mov	r3, r0
 80086a4:	73bb      	strb	r3, [r7, #14]
	CHAR_PROP_READ | CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 16,
	CHAR_VALUE_LEN_CONSTANT, &handle_pressure);

	CHECK_STATUS_RETVAL(status);
 80086a6:	7bbb      	ldrb	r3, [r7, #14]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d001      	beq.n	80086b0 <Add_BLE_Service_EnvironmentalSensing+0xcc>
 80086ac:	7bbb      	ldrb	r3, [r7, #14]
 80086ae:	e000      	b.n	80086b2 <Add_BLE_Service_EnvironmentalSensing+0xce>

	return BLE_STATUS_SUCCESS;
 80086b0:	2300      	movs	r3, #0
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3710      	adds	r7, #16
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}
 80086ba:	bf00      	nop
 80086bc:	20000330 	.word	0x20000330
 80086c0:	20000332 	.word	0x20000332
 80086c4:	20000334 	.word	0x20000334
 80086c8:	20000336 	.word	0x20000336

080086cc <Add_BLE_Service_Log>:
tBleStatus Add_BLE_Service_Log(void) {
 80086cc:	b590      	push	{r4, r7, lr}
 80086ce:	b099      	sub	sp, #100	; 0x64
 80086d0:	af0a      	add	r7, sp, #40	; 0x28
	uint8_t const max_attr_records = 4;
 80086d2:	2304      	movs	r3, #4
 80086d4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	// Custom Service (Log)
	//   Custom Characteristic (Log Status) + Value
	//     Characteristic User Description

	uint8_t const uuid_log_serv[16] = { 0xD1, 0x9F, 0x1B, 0x1F, 0x80, 0xF2,
 80086d8:	4b3c      	ldr	r3, [pc, #240]	; (80087cc <Add_BLE_Service_Log+0x100>)
 80086da:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80086de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80086e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x32, 0x9F, 0xE8, 0x11, 0x69, 0xE6, 0x94, 0xCC, 0xAB, 0x31, };

	uint8_t const uuid_log_status[16] = { 0xD1, 0x9F, 0x1B, 0x1F, 0x80, 0xF2,
 80086e4:	4b3a      	ldr	r3, [pc, #232]	; (80087d0 <Add_BLE_Service_Log+0x104>)
 80086e6:	f107 0414 	add.w	r4, r7, #20
 80086ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80086ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x32, 0x9F, 0xE8, 0x11, 0x69, 0xE6, 0xBE, 0xD1, 0x8C, 0x6C, };

	uint16_t handle_log_status_userdesc;
	char const log_status_userdesc[] = "Log Status";
 80086f0:	4a38      	ldr	r2, [pc, #224]	; (80087d4 <Add_BLE_Service_Log+0x108>)
 80086f2:	1d3b      	adds	r3, r7, #4
 80086f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80086f6:	c303      	stmia	r3!, {r0, r1}
 80086f8:	801a      	strh	r2, [r3, #0]
 80086fa:	3302      	adds	r3, #2
 80086fc:	0c12      	lsrs	r2, r2, #16
 80086fe:	701a      	strb	r2, [r3, #0]
	uint8_t const log_status_userdesc_len = strlen(log_status_userdesc);
 8008700:	1d3b      	adds	r3, r7, #4
 8008702:	4618      	mov	r0, r3
 8008704:	f7f7 fd60 	bl	80001c8 <strlen>
 8008708:	4603      	mov	r3, r0
 800870a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_128, uuid_log_serv, PRIMARY_SERVICE,
 800870e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008712:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8008716:	4a30      	ldr	r2, [pc, #192]	; (80087d8 <Add_BLE_Service_Log+0x10c>)
 8008718:	9200      	str	r2, [sp, #0]
 800871a:	2201      	movs	r2, #1
 800871c:	2002      	movs	r0, #2
 800871e:	f7fd ffea 	bl	80066f6 <aci_gatt_add_serv>
 8008722:	4603      	mov	r3, r0
 8008724:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			max_attr_records, &handle_log_serv);

	CHECK_STATUS_RETVAL(status);
 8008728:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800872c:	2b00      	cmp	r3, #0
 800872e:	d002      	beq.n	8008736 <Add_BLE_Service_Log+0x6a>
 8008730:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8008734:	e045      	b.n	80087c2 <Add_BLE_Service_Log+0xf6>

	status = aci_gatt_add_char(handle_log_serv, UUID_TYPE_128, uuid_log_status,
 8008736:	4b28      	ldr	r3, [pc, #160]	; (80087d8 <Add_BLE_Service_Log+0x10c>)
 8008738:	8818      	ldrh	r0, [r3, #0]
 800873a:	f107 0214 	add.w	r2, r7, #20
 800873e:	4b27      	ldr	r3, [pc, #156]	; (80087dc <Add_BLE_Service_Log+0x110>)
 8008740:	9305      	str	r3, [sp, #20]
 8008742:	2300      	movs	r3, #0
 8008744:	9304      	str	r3, [sp, #16]
 8008746:	2310      	movs	r3, #16
 8008748:	9303      	str	r3, [sp, #12]
 800874a:	2305      	movs	r3, #5
 800874c:	9302      	str	r3, [sp, #8]
 800874e:	2300      	movs	r3, #0
 8008750:	9301      	str	r3, [sp, #4]
 8008752:	230a      	movs	r3, #10
 8008754:	9300      	str	r3, [sp, #0]
 8008756:	2301      	movs	r3, #1
 8008758:	2102      	movs	r1, #2
 800875a:	f7fe f858 	bl	800680e <aci_gatt_add_char>
 800875e:	4603      	mov	r3, r0
 8008760:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			CHAR_PROP_READ | CHAR_PROP_WRITE, ATTR_PERMISSION_NONE,
			GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP
					| GATT_NOTIFY_ATTRIBUTE_WRITE, 16, CHAR_VALUE_LEN_CONSTANT,
			&handle_log_status);

	CHECK_STATUS_RETVAL(status);
 8008764:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8008768:	2b00      	cmp	r3, #0
 800876a:	d002      	beq.n	8008772 <Add_BLE_Service_Log+0xa6>
 800876c:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8008770:	e027      	b.n	80087c2 <Add_BLE_Service_Log+0xf6>

	status = aci_gatt_add_char_desc(handle_log_serv, handle_log_status,
 8008772:	4b19      	ldr	r3, [pc, #100]	; (80087d8 <Add_BLE_Service_Log+0x10c>)
 8008774:	8818      	ldrh	r0, [r3, #0]
 8008776:	4b19      	ldr	r3, [pc, #100]	; (80087dc <Add_BLE_Service_Log+0x110>)
 8008778:	8819      	ldrh	r1, [r3, #0]
 800877a:	f107 0312 	add.w	r3, r7, #18
 800877e:	9308      	str	r3, [sp, #32]
 8008780:	2300      	movs	r3, #0
 8008782:	9307      	str	r3, [sp, #28]
 8008784:	2310      	movs	r3, #16
 8008786:	9306      	str	r3, [sp, #24]
 8008788:	2300      	movs	r3, #0
 800878a:	9305      	str	r3, [sp, #20]
 800878c:	2301      	movs	r3, #1
 800878e:	9304      	str	r3, [sp, #16]
 8008790:	2300      	movs	r3, #0
 8008792:	9303      	str	r3, [sp, #12]
 8008794:	1d3b      	adds	r3, r7, #4
 8008796:	9302      	str	r3, [sp, #8]
 8008798:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800879c:	9301      	str	r3, [sp, #4]
 800879e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80087a2:	9300      	str	r3, [sp, #0]
 80087a4:	4b0e      	ldr	r3, [pc, #56]	; (80087e0 <Add_BLE_Service_Log+0x114>)
 80087a6:	2201      	movs	r2, #1
 80087a8:	f7fe f906 	bl	80069b8 <aci_gatt_add_char_desc>
 80087ac:	4603      	mov	r3, r0
 80087ae:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
			ATTR_PERMISSION_NONE,
			ATTR_ACCESS_READ_ONLY,
			GATT_DONT_NOTIFY_EVENTS, 16, CHAR_VALUE_LEN_CONSTANT,
			&handle_log_status_userdesc);

	CHECK_STATUS_RETVAL(status);
 80087b2:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d002      	beq.n	80087c0 <Add_BLE_Service_Log+0xf4>
 80087ba:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80087be:	e000      	b.n	80087c2 <Add_BLE_Service_Log+0xf6>

	return BLE_STATUS_SUCCESS;
 80087c0:	2300      	movs	r3, #0
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	373c      	adds	r7, #60	; 0x3c
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd90      	pop	{r4, r7, pc}
 80087ca:	bf00      	nop
 80087cc:	0800a274 	.word	0x0800a274
 80087d0:	0800a284 	.word	0x0800a284
 80087d4:	0800a294 	.word	0x0800a294
 80087d8:	20000338 	.word	0x20000338
 80087dc:	2000033a 	.word	0x2000033a
 80087e0:	0801ab00 	.word	0x0801ab00

080087e4 <Add_BLE_Service_Communication>:

tBleStatus Add_BLE_Service_Communication(void) {
 80087e4:	b590      	push	{r4, r7, lr}
 80087e6:	b091      	sub	sp, #68	; 0x44
 80087e8:	af06      	add	r7, sp, #24
	uint8_t const max_attr_records = 4;
 80087ea:	2304      	movs	r3, #4
 80087ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	// Communication Service
	//   Accelerometer + Value
	//     Client Characteristic Configuration

	uint8_t const uuid_comm_serv[16] = { 0x21, 0x45, 0xF7, 0xA0, 0x6B, 0x50,
 80087f0:	4b20      	ldr	r3, [pc, #128]	; (8008874 <Add_BLE_Service_Communication+0x90>)
 80087f2:	f107 0414 	add.w	r4, r7, #20
 80087f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80087f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x11, 0xE9, 0xB4, 0x75, 0x08, 0x00, 0x20, 0x0C, 0x9A, 0x66 };

	uint8_t const uuid_comm_value[16] = { 0xE1, 0xAB, 0x9E, 0x10, 0x71, 0x94,
 80087fc:	4b1e      	ldr	r3, [pc, #120]	; (8008878 <Add_BLE_Service_Communication+0x94>)
 80087fe:	1d3c      	adds	r4, r7, #4
 8008800:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008802:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			0x11, 0xE9, 0xB4, 0x75, 0x08, 0x00, 0x20, 0x0C, 0x9A, 0x66 };

	tBleStatus status;

	status = aci_gatt_add_serv(UUID_TYPE_128, uuid_comm_serv, PRIMARY_SERVICE,
 8008806:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800880a:	f107 0114 	add.w	r1, r7, #20
 800880e:	4a1b      	ldr	r2, [pc, #108]	; (800887c <Add_BLE_Service_Communication+0x98>)
 8008810:	9200      	str	r2, [sp, #0]
 8008812:	2201      	movs	r2, #1
 8008814:	2002      	movs	r0, #2
 8008816:	f7fd ff6e 	bl	80066f6 <aci_gatt_add_serv>
 800881a:	4603      	mov	r3, r0
 800881c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			max_attr_records, &handle_comm_serv);
	CHECK_STATUS_RETVAL(status);
 8008820:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008824:	2b00      	cmp	r3, #0
 8008826:	d002      	beq.n	800882e <Add_BLE_Service_Communication+0x4a>
 8008828:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800882c:	e01d      	b.n	800886a <Add_BLE_Service_Communication+0x86>

	status = aci_gatt_add_char(handle_comm_serv, UUID_TYPE_128, uuid_comm_value,
 800882e:	4b13      	ldr	r3, [pc, #76]	; (800887c <Add_BLE_Service_Communication+0x98>)
 8008830:	8818      	ldrh	r0, [r3, #0]
 8008832:	1d3a      	adds	r2, r7, #4
 8008834:	4b12      	ldr	r3, [pc, #72]	; (8008880 <Add_BLE_Service_Communication+0x9c>)
 8008836:	9305      	str	r3, [sp, #20]
 8008838:	2300      	movs	r3, #0
 800883a:	9304      	str	r3, [sp, #16]
 800883c:	2310      	movs	r3, #16
 800883e:	9303      	str	r3, [sp, #12]
 8008840:	2305      	movs	r3, #5
 8008842:	9302      	str	r3, [sp, #8]
 8008844:	2300      	movs	r3, #0
 8008846:	9301      	str	r3, [sp, #4]
 8008848:	230a      	movs	r3, #10
 800884a:	9300      	str	r3, [sp, #0]
 800884c:	2310      	movs	r3, #16
 800884e:	2102      	movs	r1, #2
 8008850:	f7fd ffdd 	bl	800680e <aci_gatt_add_char>
 8008854:	4603      	mov	r3, r0
 8008856:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	CHAR_PROP_READ | CHAR_PROP_WRITE, ATTR_PERMISSION_NONE,
	GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP | GATT_NOTIFY_ATTRIBUTE_WRITE,
			16,
			CHAR_VALUE_LEN_CONSTANT, &handle_comm_value);

	CHECK_STATUS_RETVAL(status);
 800885a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800885e:	2b00      	cmp	r3, #0
 8008860:	d002      	beq.n	8008868 <Add_BLE_Service_Communication+0x84>
 8008862:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008866:	e000      	b.n	800886a <Add_BLE_Service_Communication+0x86>

	return BLE_STATUS_SUCCESS;
 8008868:	2300      	movs	r3, #0
}
 800886a:	4618      	mov	r0, r3
 800886c:	372c      	adds	r7, #44	; 0x2c
 800886e:	46bd      	mov	sp, r7
 8008870:	bd90      	pop	{r4, r7, pc}
 8008872:	bf00      	nop
 8008874:	0800a2a0 	.word	0x0800a2a0
 8008878:	0800a2b0 	.word	0x0800a2b0
 800887c:	2000033c 	.word	0x2000033c
 8008880:	2000033e 	.word	0x2000033e

08008884 <Read_Request_CB>:

void Read_Request_CB(evt_gatt_read_permit_req const *evt) {
 8008884:	b580      	push	{r7, lr}
 8008886:	b090      	sub	sp, #64	; 0x40
 8008888:	af02      	add	r7, sp, #8
 800888a:	6078      	str	r0, [r7, #4]
	tBleStatus status;

	if (evt->attr_handle == handle_batt_level + 1) {
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	885b      	ldrh	r3, [r3, #2]
 8008890:	b29b      	uxth	r3, r3
 8008892:	461a      	mov	r2, r3
 8008894:	4b81      	ldr	r3, [pc, #516]	; (8008a9c <Read_Request_CB+0x218>)
 8008896:	881b      	ldrh	r3, [r3, #0]
 8008898:	3301      	adds	r3, #1
 800889a:	429a      	cmp	r2, r3
 800889c:	d113      	bne.n	80088c6 <Read_Request_CB+0x42>
		// Battery level (SOC)
		uint8_t value;
		MAX17048_Read_SOC(&value);
 800889e:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 80088a2:	4618      	mov	r0, r3
 80088a4:	f001 f91c 	bl	8009ae0 <MAX17048_Read_SOC>
		status = aci_gatt_update_char_value(handle_batt_serv, handle_batt_level,
 80088a8:	4b7d      	ldr	r3, [pc, #500]	; (8008aa0 <Read_Request_CB+0x21c>)
 80088aa:	8818      	ldrh	r0, [r3, #0]
 80088ac:	4b7b      	ldr	r3, [pc, #492]	; (8008a9c <Read_Request_CB+0x218>)
 80088ae:	8819      	ldrh	r1, [r3, #0]
 80088b0:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	2301      	movs	r3, #1
 80088b8:	2200      	movs	r2, #0
 80088ba:	f7fe f996 	bl	8006bea <aci_gatt_update_char_value>
 80088be:	4603      	mov	r3, r0
 80088c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80088c4:	e0d5      	b.n	8008a72 <Read_Request_CB+0x1ee>
				0, 1, &value);
	} else if (evt->attr_handle == handle_temperature + 1) {
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	885b      	ldrh	r3, [r3, #2]
 80088ca:	b29b      	uxth	r3, r3
 80088cc:	461a      	mov	r2, r3
 80088ce:	4b75      	ldr	r3, [pc, #468]	; (8008aa4 <Read_Request_CB+0x220>)
 80088d0:	881b      	ldrh	r3, [r3, #0]
 80088d2:	3301      	adds	r3, #1
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d129      	bne.n	800892c <Read_Request_CB+0xa8>
		// Temperature (0.01 C)
		float temperature;
		HTS221_Read_Temperature(&temperature);			// C
 80088d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80088dc:	4618      	mov	r0, r3
 80088de:	f000 faa1 	bl	8008e24 <HTS221_Read_Temperature>
		int16_t temp = (int16_t) (temperature * 100);	// from C to 0.01 C
 80088e2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80088e6:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8008aa8 <Read_Request_CB+0x224>
 80088ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80088ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80088f2:	ee17 3a90 	vmov	r3, s15
 80088f6:	85bb      	strh	r3, [r7, #44]	; 0x2c
		int8_t value[2];
		value[1] = (uint8_t) (temp & 0xFF);
 80088f8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80088fa:	b25b      	sxtb	r3, r3
 80088fc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		value[0] = (uint8_t) ((temp >> 8) & 0xFF);
 8008900:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8008904:	121b      	asrs	r3, r3, #8
 8008906:	b21b      	sxth	r3, r3
 8008908:	b25b      	sxtb	r3, r3
 800890a:	f887 3020 	strb.w	r3, [r7, #32]
		status = aci_gatt_update_char_value(handle_ess, handle_temperature, 0,
 800890e:	4b67      	ldr	r3, [pc, #412]	; (8008aac <Read_Request_CB+0x228>)
 8008910:	8818      	ldrh	r0, [r3, #0]
 8008912:	4b64      	ldr	r3, [pc, #400]	; (8008aa4 <Read_Request_CB+0x220>)
 8008914:	8819      	ldrh	r1, [r3, #0]
 8008916:	f107 0320 	add.w	r3, r7, #32
 800891a:	9300      	str	r3, [sp, #0]
 800891c:	2302      	movs	r3, #2
 800891e:	2200      	movs	r2, #0
 8008920:	f7fe f963 	bl	8006bea <aci_gatt_update_char_value>
 8008924:	4603      	mov	r3, r0
 8008926:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800892a:	e0a2      	b.n	8008a72 <Read_Request_CB+0x1ee>
				2, value);
	} else if (evt->attr_handle == handle_humidity + 1) {
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	885b      	ldrh	r3, [r3, #2]
 8008930:	b29b      	uxth	r3, r3
 8008932:	461a      	mov	r2, r3
 8008934:	4b5e      	ldr	r3, [pc, #376]	; (8008ab0 <Read_Request_CB+0x22c>)
 8008936:	881b      	ldrh	r3, [r3, #0]
 8008938:	3301      	adds	r3, #1
 800893a:	429a      	cmp	r2, r3
 800893c:	d126      	bne.n	800898c <Read_Request_CB+0x108>
		// Humidity (0.01% rH)
		float humidity;
		HTS221_Read_Humidity(&humidity);				// %
 800893e:	f107 031c 	add.w	r3, r7, #28
 8008942:	4618      	mov	r0, r3
 8008944:	f000 faa4 	bl	8008e90 <HTS221_Read_Humidity>
		uint16_t hum = (uint16_t) (humidity * 100);		// from % to 0.01%
 8008948:	edd7 7a07 	vldr	s15, [r7, #28]
 800894c:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8008aa8 <Read_Request_CB+0x224>
 8008950:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008954:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008958:	ee17 3a90 	vmov	r3, s15
 800895c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		uint8_t value[2];
		value[1] = (uint8_t) (hum & 0xFF);
 800895e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008960:	b2db      	uxtb	r3, r3
 8008962:	767b      	strb	r3, [r7, #25]
		value[0] = (uint8_t) ((hum >> 8) & 0xFF);
 8008964:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008966:	0a1b      	lsrs	r3, r3, #8
 8008968:	b29b      	uxth	r3, r3
 800896a:	b2db      	uxtb	r3, r3
 800896c:	763b      	strb	r3, [r7, #24]
		status = aci_gatt_update_char_value(handle_ess, handle_humidity, 0, 2,
 800896e:	4b4f      	ldr	r3, [pc, #316]	; (8008aac <Read_Request_CB+0x228>)
 8008970:	8818      	ldrh	r0, [r3, #0]
 8008972:	4b4f      	ldr	r3, [pc, #316]	; (8008ab0 <Read_Request_CB+0x22c>)
 8008974:	8819      	ldrh	r1, [r3, #0]
 8008976:	f107 0318 	add.w	r3, r7, #24
 800897a:	9300      	str	r3, [sp, #0]
 800897c:	2302      	movs	r3, #2
 800897e:	2200      	movs	r2, #0
 8008980:	f7fe f933 	bl	8006bea <aci_gatt_update_char_value>
 8008984:	4603      	mov	r3, r0
 8008986:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800898a:	e072      	b.n	8008a72 <Read_Request_CB+0x1ee>
				value);
	} else if (evt->attr_handle == handle_pressure + 1) {
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	885b      	ldrh	r3, [r3, #2]
 8008990:	b29b      	uxth	r3, r3
 8008992:	461a      	mov	r2, r3
 8008994:	4b47      	ldr	r3, [pc, #284]	; (8008ab4 <Read_Request_CB+0x230>)
 8008996:	881b      	ldrh	r3, [r3, #0]
 8008998:	3301      	adds	r3, #1
 800899a:	429a      	cmp	r2, r3
 800899c:	d12d      	bne.n	80089fa <Read_Request_CB+0x176>
		// Pressure (0.1 Pa)
		float pressure;
		LPS22HH_Read_Pressure(&pressure);				// hPa
 800899e:	f107 0314 	add.w	r3, r7, #20
 80089a2:	4618      	mov	r0, r3
 80089a4:	f000 fba2 	bl	80090ec <LPS22HH_Read_Pressure>
		uint32_t press = (uint32_t) (pressure * 1000);	// from hPa to dPa
 80089a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80089ac:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8008ab8 <Read_Request_CB+0x234>
 80089b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80089b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80089b8:	ee17 3a90 	vmov	r3, s15
 80089bc:	633b      	str	r3, [r7, #48]	; 0x30
		uint8_t value[4];
		value[3] = (uint8_t) (press & 0xFF);
 80089be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	74fb      	strb	r3, [r7, #19]
		value[2] = (uint8_t) ((press >> 8) & 0xFF);
 80089c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c6:	0a1b      	lsrs	r3, r3, #8
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	74bb      	strb	r3, [r7, #18]
		value[1] = (uint8_t) ((press >> 16) & 0xFF);
 80089cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ce:	0c1b      	lsrs	r3, r3, #16
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	747b      	strb	r3, [r7, #17]
		value[0] = (uint8_t) ((press >> 24) & 0xFF);
 80089d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089d6:	0e1b      	lsrs	r3, r3, #24
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	743b      	strb	r3, [r7, #16]
		status = aci_gatt_update_char_value(handle_ess, handle_pressure, 0, 4,
 80089dc:	4b33      	ldr	r3, [pc, #204]	; (8008aac <Read_Request_CB+0x228>)
 80089de:	8818      	ldrh	r0, [r3, #0]
 80089e0:	4b34      	ldr	r3, [pc, #208]	; (8008ab4 <Read_Request_CB+0x230>)
 80089e2:	8819      	ldrh	r1, [r3, #0]
 80089e4:	f107 0310 	add.w	r3, r7, #16
 80089e8:	9300      	str	r3, [sp, #0]
 80089ea:	2304      	movs	r3, #4
 80089ec:	2200      	movs	r2, #0
 80089ee:	f7fe f8fc 	bl	8006bea <aci_gatt_update_char_value>
 80089f2:	4603      	mov	r3, r0
 80089f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80089f8:	e03b      	b.n	8008a72 <Read_Request_CB+0x1ee>
				&value);
	} else if (evt->attr_handle == handle_log_status + 1) {
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	885b      	ldrh	r3, [r3, #2]
 80089fe:	b29b      	uxth	r3, r3
 8008a00:	461a      	mov	r2, r3
 8008a02:	4b2e      	ldr	r3, [pc, #184]	; (8008abc <Read_Request_CB+0x238>)
 8008a04:	881b      	ldrh	r3, [r3, #0]
 8008a06:	3301      	adds	r3, #1
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d117      	bne.n	8008a3c <Read_Request_CB+0x1b8>
		// Log status
		uint8_t value = App_GetSystemState() == SYSTEM_STATE_LOG;
 8008a0c:	f7fb fd2e 	bl	800446c <App_GetSystemState>
 8008a10:	4603      	mov	r3, r0
 8008a12:	2b20      	cmp	r3, #32
 8008a14:	bf0c      	ite	eq
 8008a16:	2301      	moveq	r3, #1
 8008a18:	2300      	movne	r3, #0
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	73fb      	strb	r3, [r7, #15]
		status = aci_gatt_update_char_value(handle_log_serv, handle_log_status,
 8008a1e:	4b28      	ldr	r3, [pc, #160]	; (8008ac0 <Read_Request_CB+0x23c>)
 8008a20:	8818      	ldrh	r0, [r3, #0]
 8008a22:	4b26      	ldr	r3, [pc, #152]	; (8008abc <Read_Request_CB+0x238>)
 8008a24:	8819      	ldrh	r1, [r3, #0]
 8008a26:	f107 030f 	add.w	r3, r7, #15
 8008a2a:	9300      	str	r3, [sp, #0]
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	2200      	movs	r2, #0
 8008a30:	f7fe f8db 	bl	8006bea <aci_gatt_update_char_value>
 8008a34:	4603      	mov	r3, r0
 8008a36:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8008a3a:	e01a      	b.n	8008a72 <Read_Request_CB+0x1ee>
				0, 1, &value);
	} else if (evt->attr_handle == handle_comm_value + 1) {
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	885b      	ldrh	r3, [r3, #2]
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	461a      	mov	r2, r3
 8008a44:	4b1f      	ldr	r3, [pc, #124]	; (8008ac4 <Read_Request_CB+0x240>)
 8008a46:	881b      	ldrh	r3, [r3, #0]
 8008a48:	3301      	adds	r3, #1
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d111      	bne.n	8008a72 <Read_Request_CB+0x1ee>
		// Communication (?)
		uint8_t value = App_GetSystemState();
 8008a4e:	f7fb fd0d 	bl	800446c <App_GetSystemState>
 8008a52:	4603      	mov	r3, r0
 8008a54:	73bb      	strb	r3, [r7, #14]
		status = aci_gatt_update_char_value(handle_comm_serv, handle_comm_value,
 8008a56:	4b1c      	ldr	r3, [pc, #112]	; (8008ac8 <Read_Request_CB+0x244>)
 8008a58:	8818      	ldrh	r0, [r3, #0]
 8008a5a:	4b1a      	ldr	r3, [pc, #104]	; (8008ac4 <Read_Request_CB+0x240>)
 8008a5c:	8819      	ldrh	r1, [r3, #0]
 8008a5e:	f107 030e 	add.w	r3, r7, #14
 8008a62:	9300      	str	r3, [sp, #0]
 8008a64:	2301      	movs	r3, #1
 8008a66:	2200      	movs	r2, #0
 8008a68:	f7fe f8bf 	bl	8006bea <aci_gatt_update_char_value>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				0, 1, &value);
	}

	CHECK_STATUS_RETURN(status);
 8008a72:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d10c      	bne.n	8008a94 <Read_Request_CB+0x210>
	status = aci_gatt_allow_read(evt->conn_handle);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	881b      	ldrh	r3, [r3, #0]
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	4618      	mov	r0, r3
 8008a82:	f7fe f94a 	bl	8006d1a <aci_gatt_allow_read>
 8008a86:	4603      	mov	r3, r0
 8008a88:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	CHECK_STATUS_RETURN(status);
 8008a8c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	e000      	b.n	8008a96 <Read_Request_CB+0x212>
	CHECK_STATUS_RETURN(status);
 8008a94:	bf00      	nop
}
 8008a96:	3738      	adds	r7, #56	; 0x38
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}
 8008a9c:	2000032e 	.word	0x2000032e
 8008aa0:	2000032c 	.word	0x2000032c
 8008aa4:	20000332 	.word	0x20000332
 8008aa8:	42c80000 	.word	0x42c80000
 8008aac:	20000330 	.word	0x20000330
 8008ab0:	20000334 	.word	0x20000334
 8008ab4:	20000336 	.word	0x20000336
 8008ab8:	447a0000 	.word	0x447a0000
 8008abc:	2000033a 	.word	0x2000033a
 8008ac0:	20000338 	.word	0x20000338
 8008ac4:	2000033e 	.word	0x2000033e
 8008ac8:	2000033c 	.word	0x2000033c

08008acc <Attribute_Modified_CB>:

void Attribute_Modified_CB(evt_gatt_attr_modified const *evt) {
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af02      	add	r7, sp, #8
 8008ad2:	6078      	str	r0, [r7, #4]

	if (evt->attr_handle == handle_comm_value + 1) {
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	885b      	ldrh	r3, [r3, #2]
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	461a      	mov	r2, r3
 8008adc:	4b11      	ldr	r3, [pc, #68]	; (8008b24 <Attribute_Modified_CB+0x58>)
 8008ade:	881b      	ldrh	r3, [r3, #0]
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d11a      	bne.n	8008b1c <Attribute_Modified_CB+0x50>
		ble_config.updateChar = Evaluate_Command(evt->att_data,
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	1dd8      	adds	r0, r3, #7
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	7919      	ldrb	r1, [r3, #4]
 8008aee:	4b0e      	ldr	r3, [pc, #56]	; (8008b28 <Attribute_Modified_CB+0x5c>)
 8008af0:	4a0e      	ldr	r2, [pc, #56]	; (8008b2c <Attribute_Modified_CB+0x60>)
 8008af2:	f7ff fafd 	bl	80080f0 <Evaluate_Command>
 8008af6:	4603      	mov	r3, r0
 8008af8:	461a      	mov	r2, r3
 8008afa:	4b0d      	ldr	r3, [pc, #52]	; (8008b30 <Attribute_Modified_CB+0x64>)
 8008afc:	701a      	strb	r2, [r3, #0]
				evt->data_length, ble_config.respValue, &(ble_config.respLen));

		if (ble_config.updateChar) {
 8008afe:	4b0c      	ldr	r3, [pc, #48]	; (8008b30 <Attribute_Modified_CB+0x64>)
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d00a      	beq.n	8008b1c <Attribute_Modified_CB+0x50>
			aci_gatt_update_char_value(handle_comm_serv, handle_comm_value, 0,
 8008b06:	4b0b      	ldr	r3, [pc, #44]	; (8008b34 <Attribute_Modified_CB+0x68>)
 8008b08:	8818      	ldrh	r0, [r3, #0]
 8008b0a:	4b06      	ldr	r3, [pc, #24]	; (8008b24 <Attribute_Modified_CB+0x58>)
 8008b0c:	8819      	ldrh	r1, [r3, #0]
 8008b0e:	4b08      	ldr	r3, [pc, #32]	; (8008b30 <Attribute_Modified_CB+0x64>)
 8008b10:	7c5b      	ldrb	r3, [r3, #17]
 8008b12:	4a06      	ldr	r2, [pc, #24]	; (8008b2c <Attribute_Modified_CB+0x60>)
 8008b14:	9200      	str	r2, [sp, #0]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f7fe f867 	bl	8006bea <aci_gatt_update_char_value>
					ble_config.respLen, ble_config.respValue);
		}
	}
}
 8008b1c:	bf00      	nop
 8008b1e:	3708      	adds	r7, #8
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}
 8008b24:	2000033e 	.word	0x2000033e
 8008b28:	20000595 	.word	0x20000595
 8008b2c:	20000585 	.word	0x20000585
 8008b30:	20000584 	.word	0x20000584
 8008b34:	2000033c 	.word	0x2000033c

08008b38 <HTS221_Read_Reg>:
 * @param[in]  Register The first register to read from.
 * @param[out] ReadByte The content of the registers read.
 * @param[in]  Size     The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t HTS221_Read_Reg(uint8_t Register, uint8_t* ReadByte, uint16_t Size) {
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b084      	sub	sp, #16
 8008b3c:	af02      	add	r7, sp, #8
 8008b3e:	4603      	mov	r3, r0
 8008b40:	6039      	str	r1, [r7, #0]
 8008b42:	71fb      	strb	r3, [r7, #7]
 8008b44:	4613      	mov	r3, r2
 8008b46:	80bb      	strh	r3, [r7, #4]
	if (Size > 1)
 8008b48:	88bb      	ldrh	r3, [r7, #4]
 8008b4a:	2b01      	cmp	r3, #1
 8008b4c:	d903      	bls.n	8008b56 <HTS221_Read_Reg+0x1e>
		Register |= 0x80;
 8008b4e:	79fb      	ldrb	r3, [r7, #7]
 8008b50:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008b54:	71fb      	strb	r3, [r7, #7]
	return I2C_Read(I2C_ENV, HTS221_ADDRESS, Register, ReadByte, Size) == HAL_OK;
 8008b56:	79fa      	ldrb	r2, [r7, #7]
 8008b58:	88bb      	ldrh	r3, [r7, #4]
 8008b5a:	9300      	str	r3, [sp, #0]
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	21be      	movs	r1, #190	; 0xbe
 8008b60:	2001      	movs	r0, #1
 8008b62:	f7fc fcf1 	bl	8005548 <I2C_Read>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	bf0c      	ite	eq
 8008b6c:	2301      	moveq	r3, #1
 8008b6e:	2300      	movne	r3, #0
 8008b70:	b2db      	uxtb	r3, r3
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3708      	adds	r7, #8
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}

08008b7a <HTS221_Write_Reg>:
 * @brief     Write the specified value into the specified register of HTS221.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t HTS221_Write_Reg(uint8_t Register, uint8_t Value) {
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b084      	sub	sp, #16
 8008b7e:	af00      	add	r7, sp, #0
 8008b80:	4603      	mov	r3, r0
 8008b82:	460a      	mov	r2, r1
 8008b84:	71fb      	strb	r3, [r7, #7]
 8008b86:	4613      	mov	r3, r2
 8008b88:	71bb      	strb	r3, [r7, #6]
	uint8_t temp[2];
	temp[0] = Register;
 8008b8a:	79fb      	ldrb	r3, [r7, #7]
 8008b8c:	733b      	strb	r3, [r7, #12]
	temp[1] = Value;
 8008b8e:	79bb      	ldrb	r3, [r7, #6]
 8008b90:	737b      	strb	r3, [r7, #13]
	return I2C_Write(I2C_ENV, HTS221_ADDRESS, temp, 2) == HAL_OK;
 8008b92:	f107 020c 	add.w	r2, r7, #12
 8008b96:	2302      	movs	r3, #2
 8008b98:	21be      	movs	r1, #190	; 0xbe
 8008b9a:	2001      	movs	r0, #1
 8008b9c:	f7fc fc80 	bl	80054a0 <I2C_Write>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	bf0c      	ite	eq
 8008ba6:	2301      	moveq	r3, #1
 8008ba8:	2300      	movne	r3, #0
 8008baa:	b2db      	uxtb	r3, r3
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3710      	adds	r7, #16
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <HTS221_Config>:
/*
 * @brief  Configure the device.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t HTS221_Config(void) {
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b08c      	sub	sp, #48	; 0x30
 8008bb8:	af00      	add	r7, sp, #0
	uint8_t result = 1;
 8008bba:	2301      	movs	r3, #1
 8008bbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t buffer[4];

	// AV_CONF
	buffer[0] = 0x3F;	// (AVGT: 256, AVGH: 512)
 8008bc0:	233f      	movs	r3, #63	; 0x3f
 8008bc2:	743b      	strb	r3, [r7, #16]
	result &= HTS221_Write_Reg(HTS221_REG_AV_CONF, buffer[0]);
 8008bc4:	7c3b      	ldrb	r3, [r7, #16]
 8008bc6:	4619      	mov	r1, r3
 8008bc8:	2010      	movs	r0, #16
 8008bca:	f7ff ffd6 	bl	8008b7a <HTS221_Write_Reg>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008bd6:	4013      	ands	r3, r2
 8008bd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	// CTRL_REG1:
	// 		PD = 0x80 (active mode)
	// 		BDU = 0x04 (non-continuous update)
	// 		ODR = 0x03 (T: 12.5Hz, H: 12.5Hz)
	buffer[0] = 0x80 | 0x04 | 0x03;
 8008bdc:	2387      	movs	r3, #135	; 0x87
 8008bde:	743b      	strb	r3, [r7, #16]
	result &= HTS221_Write_Reg(HTS221_REG_CTRL1, buffer[0]);
 8008be0:	7c3b      	ldrb	r3, [r7, #16]
 8008be2:	4619      	mov	r1, r3
 8008be4:	2020      	movs	r0, #32
 8008be6:	f7ff ffc8 	bl	8008b7a <HTS221_Write_Reg>
 8008bea:	4603      	mov	r3, r0
 8008bec:	461a      	mov	r2, r3
 8008bee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	float t0_degC, t1_degC;
	uint16_t t0_out_U, t1_out_U;
	int16_t t0_out, t1_out;

	// Read T0_degC and T1_degC coefficients (absolute value)
	result &= HTS221_Read_Reg(HTS221_REG_T0_degC_x8, buffer, 2);
 8008bf8:	f107 0310 	add.w	r3, r7, #16
 8008bfc:	2202      	movs	r2, #2
 8008bfe:	4619      	mov	r1, r3
 8008c00:	2032      	movs	r0, #50	; 0x32
 8008c02:	f7ff ff99 	bl	8008b38 <HTS221_Read_Reg>
 8008c06:	4603      	mov	r3, r0
 8008c08:	461a      	mov	r2, r3
 8008c0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008c0e:	4013      	ands	r3, r2
 8008c10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	// Read the MSB bits of T0_degC and T1_degC
	result &= HTS221_Read_Reg(HTS221_REG_T1_T0_msb, &tmp, 1);
 8008c14:	f107 030f 	add.w	r3, r7, #15
 8008c18:	2201      	movs	r2, #1
 8008c1a:	4619      	mov	r1, r3
 8008c1c:	2035      	movs	r0, #53	; 0x35
 8008c1e:	f7ff ff8b 	bl	8008b38 <HTS221_Read_Reg>
 8008c22:	4603      	mov	r3, r0
 8008c24:	461a      	mov	r2, r3
 8008c26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008c2a:	4013      	ands	r3, r2
 8008c2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	// Calculate the T0_degC and T1_degC values
	t0_degC = ((((uint16_t) (tmp & 0x03)) << 8) | ((uint16_t) buffer[0])) >> 3;
 8008c30:	7bfb      	ldrb	r3, [r7, #15]
 8008c32:	021b      	lsls	r3, r3, #8
 8008c34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c38:	7c3a      	ldrb	r2, [r7, #16]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	10db      	asrs	r3, r3, #3
 8008c3e:	ee07 3a90 	vmov	s15, r3
 8008c42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c46:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	t1_degC = ((((uint16_t) (tmp & 0x0C)) << 6) | ((uint16_t) buffer[1])) >> 3;
 8008c4a:	7bfb      	ldrb	r3, [r7, #15]
 8008c4c:	019b      	lsls	r3, r3, #6
 8008c4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c52:	7c7a      	ldrb	r2, [r7, #17]
 8008c54:	4313      	orrs	r3, r2
 8008c56:	10db      	asrs	r3, r3, #3
 8008c58:	ee07 3a90 	vmov	s15, r3
 8008c5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c60:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	// Read T0_OUT and T1_OUT
	result &= HTS221_Read_Reg(HTS221_REG_T0_OUT_L, buffer, 4);
 8008c64:	f107 0310 	add.w	r3, r7, #16
 8008c68:	2204      	movs	r2, #4
 8008c6a:	4619      	mov	r1, r3
 8008c6c:	203c      	movs	r0, #60	; 0x3c
 8008c6e:	f7ff ff63 	bl	8008b38 <HTS221_Read_Reg>
 8008c72:	4603      	mov	r3, r0
 8008c74:	461a      	mov	r2, r3
 8008c76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	t0_out_U = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 8008c80:	7c7b      	ldrb	r3, [r7, #17]
 8008c82:	021b      	lsls	r3, r3, #8
 8008c84:	b21a      	sxth	r2, r3
 8008c86:	7c3b      	ldrb	r3, [r7, #16]
 8008c88:	b21b      	sxth	r3, r3
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	b21b      	sxth	r3, r3
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	81bb      	strh	r3, [r7, #12]
	t1_out_U = (((uint16_t) buffer[3]) << 8) | (uint16_t) buffer[2];
 8008c92:	7cfb      	ldrb	r3, [r7, #19]
 8008c94:	021b      	lsls	r3, r3, #8
 8008c96:	b21a      	sxth	r2, r3
 8008c98:	7cbb      	ldrb	r3, [r7, #18]
 8008c9a:	b21b      	sxth	r3, r3
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	b21b      	sxth	r3, r3
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	817b      	strh	r3, [r7, #10]
	t0_out = *((int16_t*) (&t0_out_U));
 8008ca4:	f107 030c 	add.w	r3, r7, #12
 8008ca8:	881b      	ldrh	r3, [r3, #0]
 8008caa:	847b      	strh	r3, [r7, #34]	; 0x22
	t1_out = *((int16_t*) (&t1_out_U));
 8008cac:	f107 030a 	add.w	r3, r7, #10
 8008cb0:	881b      	ldrh	r3, [r3, #0]
 8008cb2:	843b      	strh	r3, [r7, #32]

	if (result) {
 8008cb4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d025      	beq.n	8008d08 <HTS221_Config+0x154>
		HTS221_T_slope = (t1_degC - t0_degC) / (t1_out - t0_out);
 8008cbc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008cc0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8008cc4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008cc8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8008ccc:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	ee07 3a90 	vmov	s15, r3
 8008cd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008cda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cde:	4b4d      	ldr	r3, [pc, #308]	; (8008e14 <HTS221_Config+0x260>)
 8008ce0:	edc3 7a00 	vstr	s15, [r3]
		HTS221_T_offset = t0_degC - t0_out * HTS221_T_slope;
 8008ce4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8008ce8:	ee07 3a90 	vmov	s15, r3
 8008cec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008cf0:	4b48      	ldr	r3, [pc, #288]	; (8008e14 <HTS221_Config+0x260>)
 8008cf2:	edd3 7a00 	vldr	s15, [r3]
 8008cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cfa:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008cfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008d02:	4b45      	ldr	r3, [pc, #276]	; (8008e18 <HTS221_Config+0x264>)
 8008d04:	edc3 7a00 	vstr	s15, [r3]
	float h0_rh, h1_rh;
	uint16_t h0_t0_out_U, h1_t0_out_U;
	int16_t h0_t0_out, h1_t0_out;

	// Read H0_rH and H1_rH coefficients
	result &= HTS221_Read_Reg(HTS221_REG_H0_rH_x2, buffer, 2);
 8008d08:	f107 0310 	add.w	r3, r7, #16
 8008d0c:	2202      	movs	r2, #2
 8008d0e:	4619      	mov	r1, r3
 8008d10:	2030      	movs	r0, #48	; 0x30
 8008d12:	f7ff ff11 	bl	8008b38 <HTS221_Read_Reg>
 8008d16:	4603      	mov	r3, r0
 8008d18:	461a      	mov	r2, r3
 8008d1a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d1e:	4013      	ands	r3, r2
 8008d20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	h0_rh = buffer[0] >> 1;		// divide by 2
 8008d24:	7c3b      	ldrb	r3, [r7, #16]
 8008d26:	085b      	lsrs	r3, r3, #1
 8008d28:	b2db      	uxtb	r3, r3
 8008d2a:	ee07 3a90 	vmov	s15, r3
 8008d2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d32:	edc7 7a07 	vstr	s15, [r7, #28]
	h1_rh = buffer[1] >> 1;		// divide by 2
 8008d36:	7c7b      	ldrb	r3, [r7, #17]
 8008d38:	085b      	lsrs	r3, r3, #1
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	ee07 3a90 	vmov	s15, r3
 8008d40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d44:	edc7 7a06 	vstr	s15, [r7, #24]

	// Read H0_T0_OUT
	result &= HTS221_Read_Reg(HTS221_REG_H0_T0_OUT_L, buffer, 2);
 8008d48:	f107 0310 	add.w	r3, r7, #16
 8008d4c:	2202      	movs	r2, #2
 8008d4e:	4619      	mov	r1, r3
 8008d50:	2036      	movs	r0, #54	; 0x36
 8008d52:	f7ff fef1 	bl	8008b38 <HTS221_Read_Reg>
 8008d56:	4603      	mov	r3, r0
 8008d58:	461a      	mov	r2, r3
 8008d5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d5e:	4013      	ands	r3, r2
 8008d60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	h0_t0_out_U = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 8008d64:	7c7b      	ldrb	r3, [r7, #17]
 8008d66:	021b      	lsls	r3, r3, #8
 8008d68:	b21a      	sxth	r2, r3
 8008d6a:	7c3b      	ldrb	r3, [r7, #16]
 8008d6c:	b21b      	sxth	r3, r3
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	b21b      	sxth	r3, r3
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	813b      	strh	r3, [r7, #8]
	h0_t0_out = *((int16_t*) (&h0_t0_out_U));
 8008d76:	f107 0308 	add.w	r3, r7, #8
 8008d7a:	881b      	ldrh	r3, [r3, #0]
 8008d7c:	82fb      	strh	r3, [r7, #22]

	// Read H1_T0_OUT
	result &= HTS221_Read_Reg(HTS221_REG_H1_T0_OUT_L, buffer, 2);
 8008d7e:	f107 0310 	add.w	r3, r7, #16
 8008d82:	2202      	movs	r2, #2
 8008d84:	4619      	mov	r1, r3
 8008d86:	203a      	movs	r0, #58	; 0x3a
 8008d88:	f7ff fed6 	bl	8008b38 <HTS221_Read_Reg>
 8008d8c:	4603      	mov	r3, r0
 8008d8e:	461a      	mov	r2, r3
 8008d90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008d94:	4013      	ands	r3, r2
 8008d96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	h1_t0_out_U = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 8008d9a:	7c7b      	ldrb	r3, [r7, #17]
 8008d9c:	021b      	lsls	r3, r3, #8
 8008d9e:	b21a      	sxth	r2, r3
 8008da0:	7c3b      	ldrb	r3, [r7, #16]
 8008da2:	b21b      	sxth	r3, r3
 8008da4:	4313      	orrs	r3, r2
 8008da6:	b21b      	sxth	r3, r3
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	80fb      	strh	r3, [r7, #6]
	h1_t0_out = *((int16_t*) (&h1_t0_out_U));
 8008dac:	1dbb      	adds	r3, r7, #6
 8008dae:	881b      	ldrh	r3, [r3, #0]
 8008db0:	82bb      	strh	r3, [r7, #20]

	// Define the slope and the offset
	if (result) {
 8008db2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d025      	beq.n	8008e06 <HTS221_Config+0x252>
		HTS221_H_slope = (h1_rh - h0_rh) / (h1_t0_out - h0_t0_out);
 8008dba:	ed97 7a06 	vldr	s14, [r7, #24]
 8008dbe:	edd7 7a07 	vldr	s15, [r7, #28]
 8008dc2:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008dc6:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8008dca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008dce:	1ad3      	subs	r3, r2, r3
 8008dd0:	ee07 3a90 	vmov	s15, r3
 8008dd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008dd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ddc:	4b0f      	ldr	r3, [pc, #60]	; (8008e1c <HTS221_Config+0x268>)
 8008dde:	edc3 7a00 	vstr	s15, [r3]
		HTS221_H_offset = h0_rh - h0_t0_out * HTS221_H_slope;
 8008de2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8008de6:	ee07 3a90 	vmov	s15, r3
 8008dea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008dee:	4b0b      	ldr	r3, [pc, #44]	; (8008e1c <HTS221_Config+0x268>)
 8008df0:	edd3 7a00 	vldr	s15, [r3]
 8008df4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008df8:	ed97 7a07 	vldr	s14, [r7, #28]
 8008dfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e00:	4b07      	ldr	r3, [pc, #28]	; (8008e20 <HTS221_Config+0x26c>)
 8008e02:	edc3 7a00 	vstr	s15, [r3]
	}

	return result;
 8008e06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3730      	adds	r7, #48	; 0x30
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	20000340 	.word	0x20000340
 8008e18:	20000348 	.word	0x20000348
 8008e1c:	20000344 	.word	0x20000344
 8008e20:	2000034c 	.word	0x2000034c

08008e24 <HTS221_Read_Temperature>:
/*
 * @brief  Read the current measured temperature value.
 * @param  temperature The temperature value expressed in C.
 * @return The success of the operation.
 */
uint8_t HTS221_Read_Temperature(float* temperature) {
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];
	int16_t temp;

	result &= HTS221_Read_Reg(HTS221_REG_TEMP_OUT_L, buffer, 2);
 8008e30:	f107 0308 	add.w	r3, r7, #8
 8008e34:	2202      	movs	r2, #2
 8008e36:	4619      	mov	r1, r3
 8008e38:	202a      	movs	r0, #42	; 0x2a
 8008e3a:	f7ff fe7d 	bl	8008b38 <HTS221_Read_Reg>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	461a      	mov	r2, r3
 8008e42:	7bfb      	ldrb	r3, [r7, #15]
 8008e44:	4013      	ands	r3, r2
 8008e46:	73fb      	strb	r3, [r7, #15]
	temp = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 8008e48:	7a7b      	ldrb	r3, [r7, #9]
 8008e4a:	021b      	lsls	r3, r3, #8
 8008e4c:	b21a      	sxth	r2, r3
 8008e4e:	7a3b      	ldrb	r3, [r7, #8]
 8008e50:	b21b      	sxth	r3, r3
 8008e52:	4313      	orrs	r3, r2
 8008e54:	81bb      	strh	r3, [r7, #12]
	*temperature = temp * HTS221_T_slope + HTS221_T_offset;
 8008e56:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008e5a:	ee07 3a90 	vmov	s15, r3
 8008e5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e62:	4b09      	ldr	r3, [pc, #36]	; (8008e88 <HTS221_Read_Temperature+0x64>)
 8008e64:	edd3 7a00 	vldr	s15, [r3]
 8008e68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e6c:	4b07      	ldr	r3, [pc, #28]	; (8008e8c <HTS221_Read_Temperature+0x68>)
 8008e6e:	edd3 7a00 	vldr	s15, [r3]
 8008e72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	edc3 7a00 	vstr	s15, [r3]

	return result;
 8008e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3710      	adds	r7, #16
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}
 8008e86:	bf00      	nop
 8008e88:	20000340 	.word	0x20000340
 8008e8c:	20000348 	.word	0x20000348

08008e90 <HTS221_Read_Humidity>:
/*
 * @brief  Read the current measured humidity value.
 * @param  humidity The humidity value expressed in rH %.
 * @return The success of the operation.
 */
uint8_t HTS221_Read_Humidity(float* humidity) {
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b084      	sub	sp, #16
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 8008e98:	2301      	movs	r3, #1
 8008e9a:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];
	int16_t temp;

	result &= HTS221_Read_Reg(HTS221_REG_HUM_OUT_L, buffer, 2);
 8008e9c:	f107 0308 	add.w	r3, r7, #8
 8008ea0:	2202      	movs	r2, #2
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	2028      	movs	r0, #40	; 0x28
 8008ea6:	f7ff fe47 	bl	8008b38 <HTS221_Read_Reg>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	461a      	mov	r2, r3
 8008eae:	7bfb      	ldrb	r3, [r7, #15]
 8008eb0:	4013      	ands	r3, r2
 8008eb2:	73fb      	strb	r3, [r7, #15]
	temp = (((uint16_t) buffer[1]) << 8) | (uint16_t) buffer[0];
 8008eb4:	7a7b      	ldrb	r3, [r7, #9]
 8008eb6:	021b      	lsls	r3, r3, #8
 8008eb8:	b21a      	sxth	r2, r3
 8008eba:	7a3b      	ldrb	r3, [r7, #8]
 8008ebc:	b21b      	sxth	r3, r3
 8008ebe:	4313      	orrs	r3, r2
 8008ec0:	81bb      	strh	r3, [r7, #12]
	*humidity = temp * HTS221_H_slope + HTS221_H_offset;
 8008ec2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008ec6:	ee07 3a90 	vmov	s15, r3
 8008eca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ece:	4b0f      	ldr	r3, [pc, #60]	; (8008f0c <HTS221_Read_Humidity+0x7c>)
 8008ed0:	edd3 7a00 	vldr	s15, [r3]
 8008ed4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008ed8:	4b0d      	ldr	r3, [pc, #52]	; (8008f10 <HTS221_Read_Humidity+0x80>)
 8008eda:	edd3 7a00 	vldr	s15, [r3]
 8008ede:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	edc3 7a00 	vstr	s15, [r3]

	// Check saturation condition
	if (*humidity > 100) *humidity = 100;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	edd3 7a00 	vldr	s15, [r3]
 8008eee:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8008f14 <HTS221_Read_Humidity+0x84>
 8008ef2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008efa:	dd02      	ble.n	8008f02 <HTS221_Read_Humidity+0x72>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	4a06      	ldr	r2, [pc, #24]	; (8008f18 <HTS221_Read_Humidity+0x88>)
 8008f00:	601a      	str	r2, [r3, #0]

	return result;
 8008f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3710      	adds	r7, #16
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	20000344 	.word	0x20000344
 8008f10:	2000034c 	.word	0x2000034c
 8008f14:	42c80000 	.word	0x42c80000
 8008f18:	42c80000 	.word	0x42c80000

08008f1c <HTS221_PowerDown>:
 * 			   This parameter can be one of the following values:
 *             @arg 0: turn on the device (in case it was powered off)
 *             @arg 1: turn off the device (in case it was powered on)
 * @return The success of the operation.
 */
uint8_t HTS221_PowerDown(uint8_t arg) {
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b084      	sub	sp, #16
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	4603      	mov	r3, r0
 8008f24:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 1;
 8008f26:	2301      	movs	r3, #1
 8008f28:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// Read the register content
	result &= HTS221_Read_Reg(HTS221_REG_CTRL1, &temp, 1);
 8008f2a:	f107 030e 	add.w	r3, r7, #14
 8008f2e:	2201      	movs	r2, #1
 8008f30:	4619      	mov	r1, r3
 8008f32:	2020      	movs	r0, #32
 8008f34:	f7ff fe00 	bl	8008b38 <HTS221_Read_Reg>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	7bfb      	ldrb	r3, [r7, #15]
 8008f3e:	4013      	ands	r3, r2
 8008f40:	73fb      	strb	r3, [r7, #15]

	// Check if accelerometer has already been configured by reading the ODR
	if (arg && (temp & 0x80)) {
 8008f42:	79fb      	ldrb	r3, [r7, #7]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d013      	beq.n	8008f70 <HTS221_PowerDown+0x54>
 8008f48:	7bbb      	ldrb	r3, [r7, #14]
 8008f4a:	b25b      	sxtb	r3, r3
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	da0f      	bge.n	8008f70 <HTS221_PowerDown+0x54>
		// Device is on: turn it off
		temp &= 0x7F;
 8008f50:	7bbb      	ldrb	r3, [r7, #14]
 8008f52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	73bb      	strb	r3, [r7, #14]
		result &= HTS221_Write_Reg(HTS221_REG_CTRL1, temp);
 8008f5a:	7bbb      	ldrb	r3, [r7, #14]
 8008f5c:	4619      	mov	r1, r3
 8008f5e:	2020      	movs	r0, #32
 8008f60:	f7ff fe0b 	bl	8008b7a <HTS221_Write_Reg>
 8008f64:	4603      	mov	r3, r0
 8008f66:	461a      	mov	r2, r3
 8008f68:	7bfb      	ldrb	r3, [r7, #15]
 8008f6a:	4013      	ands	r3, r2
 8008f6c:	73fb      	strb	r3, [r7, #15]
 8008f6e:	e015      	b.n	8008f9c <HTS221_PowerDown+0x80>
	} else if (!arg && !((temp & 0x80))) {
 8008f70:	79fb      	ldrb	r3, [r7, #7]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d112      	bne.n	8008f9c <HTS221_PowerDown+0x80>
 8008f76:	7bbb      	ldrb	r3, [r7, #14]
 8008f78:	b25b      	sxtb	r3, r3
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	db0e      	blt.n	8008f9c <HTS221_PowerDown+0x80>
		// Device is in power down: turn it on
		temp |= 0x80;
 8008f7e:	7bbb      	ldrb	r3, [r7, #14]
 8008f80:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	73bb      	strb	r3, [r7, #14]
		result &= HTS221_Write_Reg(HTS221_REG_CTRL1, temp);
 8008f88:	7bbb      	ldrb	r3, [r7, #14]
 8008f8a:	4619      	mov	r1, r3
 8008f8c:	2020      	movs	r0, #32
 8008f8e:	f7ff fdf4 	bl	8008b7a <HTS221_Write_Reg>
 8008f92:	4603      	mov	r3, r0
 8008f94:	461a      	mov	r2, r3
 8008f96:	7bfb      	ldrb	r3, [r7, #15]
 8008f98:	4013      	ands	r3, r2
 8008f9a:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8008f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3710      	adds	r7, #16
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}

08008fa6 <HTS221_Check_WhoAmI>:
/*
 * @brief  Check the content of the WHO_AM_I register of HTS221.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t HTS221_Check_WhoAmI(void) {
 8008fa6:	b580      	push	{r7, lr}
 8008fa8:	b082      	sub	sp, #8
 8008faa:	af00      	add	r7, sp, #0
	uint8_t temp;
	HTS221_Read_Reg(HTS221_REG_WHO_AM_I, &temp, 1);
 8008fac:	1dfb      	adds	r3, r7, #7
 8008fae:	2201      	movs	r2, #1
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	200f      	movs	r0, #15
 8008fb4:	f7ff fdc0 	bl	8008b38 <HTS221_Read_Reg>
	return temp == HTS221_WHO_AM_I_CONTENT;
 8008fb8:	79fb      	ldrb	r3, [r7, #7]
 8008fba:	2bbc      	cmp	r3, #188	; 0xbc
 8008fbc:	bf0c      	ite	eq
 8008fbe:	2301      	moveq	r3, #1
 8008fc0:	2300      	movne	r3, #0
 8008fc2:	b2db      	uxtb	r3, r3
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3708      	adds	r7, #8
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <LPS22HH_Read_Reg>:
 * @param[in]  Register The first register to read from.
 * @param[out] pReadByte The content of the registers read.
 * @param[in]  Size     The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t LPS22HH_Read_Reg(uint8_t Register, uint8_t* pReadByte, uint16_t Size) {
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af02      	add	r7, sp, #8
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	6039      	str	r1, [r7, #0]
 8008fd6:	71fb      	strb	r3, [r7, #7]
 8008fd8:	4613      	mov	r3, r2
 8008fda:	80bb      	strh	r3, [r7, #4]
	return I2C_Read(I2C_ENV, LPS22HH_ADDRESS, Register, pReadByte, Size)
 8008fdc:	79fa      	ldrb	r2, [r7, #7]
 8008fde:	88bb      	ldrh	r3, [r7, #4]
 8008fe0:	9300      	str	r3, [sp, #0]
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	21b8      	movs	r1, #184	; 0xb8
 8008fe6:	2001      	movs	r0, #1
 8008fe8:	f7fc faae 	bl	8005548 <I2C_Read>
 8008fec:	4603      	mov	r3, r0
			== HAL_OK;
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	bf0c      	ite	eq
 8008ff2:	2301      	moveq	r3, #1
 8008ff4:	2300      	movne	r3, #0
 8008ff6:	b2db      	uxtb	r3, r3
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3708      	adds	r7, #8
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <LPS22HH_Write_Reg>:
 * @brief     Write the specified value into the specified register of LPS22HH.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t LPS22HH_Write_Reg(uint8_t Register, uint8_t Value) {
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
 8009006:	4603      	mov	r3, r0
 8009008:	460a      	mov	r2, r1
 800900a:	71fb      	strb	r3, [r7, #7]
 800900c:	4613      	mov	r3, r2
 800900e:	71bb      	strb	r3, [r7, #6]
	uint8_t temp[2];
	temp[0] = Register;
 8009010:	79fb      	ldrb	r3, [r7, #7]
 8009012:	733b      	strb	r3, [r7, #12]
	temp[1] = Value;
 8009014:	79bb      	ldrb	r3, [r7, #6]
 8009016:	737b      	strb	r3, [r7, #13]
	return I2C_Write(I2C_ENV, LPS22HH_ADDRESS, temp, 2) == HAL_OK;
 8009018:	f107 020c 	add.w	r2, r7, #12
 800901c:	2302      	movs	r3, #2
 800901e:	21b8      	movs	r1, #184	; 0xb8
 8009020:	2001      	movs	r0, #1
 8009022:	f7fc fa3d 	bl	80054a0 <I2C_Write>
 8009026:	4603      	mov	r3, r0
 8009028:	2b00      	cmp	r3, #0
 800902a:	bf0c      	ite	eq
 800902c:	2301      	moveq	r3, #1
 800902e:	2300      	movne	r3, #0
 8009030:	b2db      	uxtb	r3, r3

}
 8009032:	4618      	mov	r0, r3
 8009034:	3710      	adds	r7, #16
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
	...

0800903c <LPS22HH_Config>:
 * @brief  Configure the device according to the input structure.
 * @param  pNewConfig Pointer to a LPS22HH_Init_t structure that contains
 *                    the configuration information for the specified device.
 * @return The success of the operation.
 */
uint8_t LPS22HH_Config(LPS22HH_Init_t* pNewConfig) {
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 8009044:	2301      	movs	r3, #1
 8009046:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// CTRL_REG1
	temp = pNewConfig->odr | pNewConfig->bdu;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	781a      	ldrb	r2, [r3, #0]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	785b      	ldrb	r3, [r3, #1]
 8009050:	4313      	orrs	r3, r2
 8009052:	73bb      	strb	r3, [r7, #14]
	result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG1, temp);
 8009054:	7bbb      	ldrb	r3, [r7, #14]
 8009056:	4619      	mov	r1, r3
 8009058:	2010      	movs	r0, #16
 800905a:	f7ff ffd1 	bl	8009000 <LPS22HH_Write_Reg>
 800905e:	4603      	mov	r3, r0
 8009060:	461a      	mov	r2, r3
 8009062:	7bfb      	ldrb	r3, [r7, #15]
 8009064:	4013      	ands	r3, r2
 8009066:	73fb      	strb	r3, [r7, #15]

	// CTRL2_XL
	temp = pNewConfig->auto_inc_en | pNewConfig->low_noise_en;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	789a      	ldrb	r2, [r3, #2]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	78db      	ldrb	r3, [r3, #3]
 8009070:	4313      	orrs	r3, r2
 8009072:	73bb      	strb	r3, [r7, #14]
	result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG2, temp);
 8009074:	7bbb      	ldrb	r3, [r7, #14]
 8009076:	4619      	mov	r1, r3
 8009078:	2011      	movs	r0, #17
 800907a:	f7ff ffc1 	bl	8009000 <LPS22HH_Write_Reg>
 800907e:	4603      	mov	r3, r0
 8009080:	461a      	mov	r2, r3
 8009082:	7bfb      	ldrb	r3, [r7, #15]
 8009084:	4013      	ands	r3, r2
 8009086:	73fb      	strb	r3, [r7, #15]

	// Check the configuration
	uint8_t check[3];
	LPS22HH_Read_Reg(LPS22HH_REG_CTRL_REG1, check, 2);
 8009088:	f107 0308 	add.w	r3, r7, #8
 800908c:	2202      	movs	r2, #2
 800908e:	4619      	mov	r1, r3
 8009090:	2010      	movs	r0, #16
 8009092:	f7ff ff9b 	bl	8008fcc <LPS22HH_Read_Reg>
	result &= check[0] == (pNewConfig->odr | pNewConfig->bdu)
 8009096:	7a3a      	ldrb	r2, [r7, #8]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	7819      	ldrb	r1, [r3, #0]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	785b      	ldrb	r3, [r3, #1]
 80090a0:	430b      	orrs	r3, r1
 80090a2:	b2db      	uxtb	r3, r3
			&& check[1] == (pNewConfig->auto_inc_en | pNewConfig->low_noise_en);
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d10a      	bne.n	80090be <LPS22HH_Config+0x82>
 80090a8:	7a7a      	ldrb	r2, [r7, #9]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	7899      	ldrb	r1, [r3, #2]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	78db      	ldrb	r3, [r3, #3]
 80090b2:	430b      	orrs	r3, r1
 80090b4:	b2db      	uxtb	r3, r3
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d101      	bne.n	80090be <LPS22HH_Config+0x82>
 80090ba:	2301      	movs	r3, #1
 80090bc:	e000      	b.n	80090c0 <LPS22HH_Config+0x84>
 80090be:	2300      	movs	r3, #0
	result &= check[0] == (pNewConfig->odr | pNewConfig->bdu)
 80090c0:	b25a      	sxtb	r2, r3
 80090c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80090c6:	4013      	ands	r3, r2
 80090c8:	b25b      	sxtb	r3, r3
 80090ca:	73fb      	strb	r3, [r7, #15]

	if (result) {
 80090cc:	7bfb      	ldrb	r3, [r7, #15]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d004      	beq.n	80090dc <LPS22HH_Config+0xa0>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	461a      	mov	r2, r3
		// Store configuration parameters
		memcpy((uint8_t*) &currentConfig, (uint8_t*) pNewConfig,
 80090d8:	4b03      	ldr	r3, [pc, #12]	; (80090e8 <LPS22HH_Config+0xac>)
 80090da:	601a      	str	r2, [r3, #0]
				sizeof(LPS22HH_Init_t));
	}

	return result;
 80090dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80090de:	4618      	mov	r0, r3
 80090e0:	3710      	adds	r7, #16
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
 80090e6:	bf00      	nop
 80090e8:	20000598 	.word	0x20000598

080090ec <LPS22HH_Read_Pressure>:
/*
 * @brief      Read the current measured pressure.
 * @param[out] pPressure The pressure expressed in hPa.
 * @return     The success of the operation.
 */
uint8_t LPS22HH_Read_Pressure(float* pPressure) {
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b086      	sub	sp, #24
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 80090f4:	2301      	movs	r3, #1
 80090f6:	75fb      	strb	r3, [r7, #23]
	uint8_t buffer[3];
	int32_t temp;

	result &= LPS22HH_Read_Reg(LPS22HH_REG_PRESS_OUT_XL, buffer, 3);
 80090f8:	f107 030c 	add.w	r3, r7, #12
 80090fc:	2203      	movs	r2, #3
 80090fe:	4619      	mov	r1, r3
 8009100:	2028      	movs	r0, #40	; 0x28
 8009102:	f7ff ff63 	bl	8008fcc <LPS22HH_Read_Reg>
 8009106:	4603      	mov	r3, r0
 8009108:	461a      	mov	r2, r3
 800910a:	7dfb      	ldrb	r3, [r7, #23]
 800910c:	4013      	ands	r3, r2
 800910e:	75fb      	strb	r3, [r7, #23]
	temp = (((uint16_t) buffer[2]) << 16) | (((uint16_t) buffer[1]) << 8)
 8009110:	7bbb      	ldrb	r3, [r7, #14]
 8009112:	041a      	lsls	r2, r3, #16
 8009114:	7b7b      	ldrb	r3, [r7, #13]
 8009116:	021b      	lsls	r3, r3, #8
 8009118:	4313      	orrs	r3, r2
			| (uint16_t) buffer[0];
 800911a:	7b3a      	ldrb	r2, [r7, #12]
	temp = (((uint16_t) buffer[2]) << 16) | (((uint16_t) buffer[1]) << 8)
 800911c:	4313      	orrs	r3, r2
 800911e:	613b      	str	r3, [r7, #16]
	*pPressure = (float) temp / LPS22HH_PRESS_SENSITIVITY;
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	ee07 3a90 	vmov	s15, r3
 8009126:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800912a:	eddf 6a06 	vldr	s13, [pc, #24]	; 8009144 <LPS22HH_Read_Pressure+0x58>
 800912e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	edc3 7a00 	vstr	s15, [r3]

	return result;
 8009138:	7dfb      	ldrb	r3, [r7, #23]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3718      	adds	r7, #24
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	45800000 	.word	0x45800000

08009148 <LPS22HH_PowerDown>:
 * 			   This parameter can be one of the following values:
 *             @arg 0: turn on the device (in case it was powered off)
 *             @arg 1: turn off the device (in case it was powered on)
 * @return The success of the operation.
 */
uint8_t LPS22HH_PowerDown(uint8_t arg) {
 8009148:	b580      	push	{r7, lr}
 800914a:	b084      	sub	sp, #16
 800914c:	af00      	add	r7, sp, #0
 800914e:	4603      	mov	r3, r0
 8009150:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 1;
 8009152:	2301      	movs	r3, #1
 8009154:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// Read the register content
	result &= LPS22HH_Read_Reg(LPS22HH_REG_CTRL_REG1, &temp, 1);
 8009156:	f107 030e 	add.w	r3, r7, #14
 800915a:	2201      	movs	r2, #1
 800915c:	4619      	mov	r1, r3
 800915e:	2010      	movs	r0, #16
 8009160:	f7ff ff34 	bl	8008fcc <LPS22HH_Read_Reg>
 8009164:	4603      	mov	r3, r0
 8009166:	461a      	mov	r2, r3
 8009168:	7bfb      	ldrb	r3, [r7, #15]
 800916a:	4013      	ands	r3, r2
 800916c:	73fb      	strb	r3, [r7, #15]

	// Check if accelerometer has already been configured by reading the ODR
	if (arg && (temp & 0x70)) {
 800916e:	79fb      	ldrb	r3, [r7, #7]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d014      	beq.n	800919e <LPS22HH_PowerDown+0x56>
 8009174:	7bbb      	ldrb	r3, [r7, #14]
 8009176:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800917a:	2b00      	cmp	r3, #0
 800917c:	d00f      	beq.n	800919e <LPS22HH_PowerDown+0x56>
		// Device is on: turn it off
		temp &= 0x80;
 800917e:	7bbb      	ldrb	r3, [r7, #14]
 8009180:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009184:	b2db      	uxtb	r3, r3
 8009186:	73bb      	strb	r3, [r7, #14]
		result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG1, temp);
 8009188:	7bbb      	ldrb	r3, [r7, #14]
 800918a:	4619      	mov	r1, r3
 800918c:	2010      	movs	r0, #16
 800918e:	f7ff ff37 	bl	8009000 <LPS22HH_Write_Reg>
 8009192:	4603      	mov	r3, r0
 8009194:	461a      	mov	r2, r3
 8009196:	7bfb      	ldrb	r3, [r7, #15]
 8009198:	4013      	ands	r3, r2
 800919a:	73fb      	strb	r3, [r7, #15]
 800919c:	e017      	b.n	80091ce <LPS22HH_PowerDown+0x86>
	} else if (!arg && !((temp & 0x70))) {
 800919e:	79fb      	ldrb	r3, [r7, #7]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d114      	bne.n	80091ce <LPS22HH_PowerDown+0x86>
 80091a4:	7bbb      	ldrb	r3, [r7, #14]
 80091a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d10f      	bne.n	80091ce <LPS22HH_PowerDown+0x86>
		// Device is in power down: turn it on
		temp |= currentConfig.odr;
 80091ae:	4b0a      	ldr	r3, [pc, #40]	; (80091d8 <LPS22HH_PowerDown+0x90>)
 80091b0:	781a      	ldrb	r2, [r3, #0]
 80091b2:	7bbb      	ldrb	r3, [r7, #14]
 80091b4:	4313      	orrs	r3, r2
 80091b6:	b2db      	uxtb	r3, r3
 80091b8:	73bb      	strb	r3, [r7, #14]
		result &= LPS22HH_Write_Reg(LPS22HH_REG_CTRL_REG1, temp);
 80091ba:	7bbb      	ldrb	r3, [r7, #14]
 80091bc:	4619      	mov	r1, r3
 80091be:	2010      	movs	r0, #16
 80091c0:	f7ff ff1e 	bl	8009000 <LPS22HH_Write_Reg>
 80091c4:	4603      	mov	r3, r0
 80091c6:	461a      	mov	r2, r3
 80091c8:	7bfb      	ldrb	r3, [r7, #15]
 80091ca:	4013      	ands	r3, r2
 80091cc:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 80091ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3710      	adds	r7, #16
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}
 80091d8:	20000598 	.word	0x20000598

080091dc <LPS22HH_Check_WhoAmI>:
/*
 * @brief  Check the content of the WHO_AM_I register of LSM6DSL.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t LPS22HH_Check_WhoAmI(void) {
 80091dc:	b580      	push	{r7, lr}
 80091de:	b082      	sub	sp, #8
 80091e0:	af00      	add	r7, sp, #0
	uint8_t temp;
	LPS22HH_Read_Reg(LPS22HH_REG_WHO_AM_I, &temp, 1);
 80091e2:	1dfb      	adds	r3, r7, #7
 80091e4:	2201      	movs	r2, #1
 80091e6:	4619      	mov	r1, r3
 80091e8:	200f      	movs	r0, #15
 80091ea:	f7ff feef 	bl	8008fcc <LPS22HH_Read_Reg>
	return temp == LPS22HH_WHO_AM_I_CONTENT;
 80091ee:	79fb      	ldrb	r3, [r7, #7]
 80091f0:	2bb3      	cmp	r3, #179	; 0xb3
 80091f2:	bf0c      	ite	eq
 80091f4:	2301      	moveq	r3, #1
 80091f6:	2300      	movne	r3, #0
 80091f8:	b2db      	uxtb	r3, r3
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3708      	adds	r7, #8
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}

08009202 <LSM6DSL_Read_Reg>:
 * @param[in]  Register  The first register to read from.
 * @param[out] pReadByte The content of the registers read.
 * @param[in]  Size      The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t LSM6DSL_Read_Reg(uint8_t Register, uint8_t* pReadByte, uint16_t Size) {
 8009202:	b580      	push	{r7, lr}
 8009204:	b084      	sub	sp, #16
 8009206:	af00      	add	r7, sp, #0
 8009208:	4603      	mov	r3, r0
 800920a:	6039      	str	r1, [r7, #0]
 800920c:	71fb      	strb	r3, [r7, #7]
 800920e:	4613      	mov	r3, r2
 8009210:	80bb      	strh	r3, [r7, #4]
	uint8_t reg = Register | 0x80;	// OR with READ bit (1)
 8009212:	79fb      	ldrb	r3, [r7, #7]
 8009214:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009218:	73fb      	strb	r3, [r7, #15]
	return SPI_Read(SPI_MOTION, reg, pReadByte, Size) == HAL_OK;
 800921a:	88bb      	ldrh	r3, [r7, #4]
 800921c:	7bf9      	ldrb	r1, [r7, #15]
 800921e:	683a      	ldr	r2, [r7, #0]
 8009220:	2002      	movs	r0, #2
 8009222:	f7fc fa6b 	bl	80056fc <SPI_Read>
 8009226:	4603      	mov	r3, r0
 8009228:	2b00      	cmp	r3, #0
 800922a:	bf0c      	ite	eq
 800922c:	2301      	moveq	r3, #1
 800922e:	2300      	movne	r3, #0
 8009230:	b2db      	uxtb	r3, r3
}
 8009232:	4618      	mov	r0, r3
 8009234:	3710      	adds	r7, #16
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}

0800923a <LSM6DSL_Write_Reg>:
 * @brief     Write the specified value into the specified register of LSM6DSL.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t LSM6DSL_Write_Reg(uint8_t Register, uint8_t Value) {
 800923a:	b580      	push	{r7, lr}
 800923c:	b084      	sub	sp, #16
 800923e:	af00      	add	r7, sp, #0
 8009240:	4603      	mov	r3, r0
 8009242:	460a      	mov	r2, r1
 8009244:	71fb      	strb	r3, [r7, #7]
 8009246:	4613      	mov	r3, r2
 8009248:	71bb      	strb	r3, [r7, #6]
	uint8_t temp[2];
	temp[0] = Register | 0x00;	// OR with WRITE bit (0)
 800924a:	79fb      	ldrb	r3, [r7, #7]
 800924c:	733b      	strb	r3, [r7, #12]
	temp[1] = Value;
 800924e:	79bb      	ldrb	r3, [r7, #6]
 8009250:	737b      	strb	r3, [r7, #13]
	return SPI_Write(SPI_MOTION, temp, 2) == HAL_OK;
 8009252:	f107 030c 	add.w	r3, r7, #12
 8009256:	2202      	movs	r2, #2
 8009258:	4619      	mov	r1, r3
 800925a:	2002      	movs	r0, #2
 800925c:	f7fc f9fe 	bl	800565c <SPI_Write>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	bf0c      	ite	eq
 8009266:	2301      	moveq	r3, #1
 8009268:	2300      	movne	r3, #0
 800926a:	b2db      	uxtb	r3, r3
}
 800926c:	4618      	mov	r0, r3
 800926e:	3710      	adds	r7, #16
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}

08009274 <LSM6DSL_Config>:
 * @brief  Configure the device according to the input structure.
 * @param  pNewConfig Pointer to a LSM6DSL_Init_t structure that contains
 *                    the configuration information for the specified device.
 * @return The success of the operation.
 */
uint8_t LSM6DSL_Config(LSM6DSL_Init_t* pNewConfig) {
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 800927c:	2301      	movs	r3, #1
 800927e:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// CTRL1_XL
	temp = pNewConfig->axl_odr | pNewConfig->axl_fs;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	781a      	ldrb	r2, [r3, #0]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	785b      	ldrb	r3, [r3, #1]
 8009288:	4313      	orrs	r3, r2
 800928a:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL1_XL, temp);
 800928c:	7bbb      	ldrb	r3, [r7, #14]
 800928e:	4619      	mov	r1, r3
 8009290:	2010      	movs	r0, #16
 8009292:	f7ff ffd2 	bl	800923a <LSM6DSL_Write_Reg>
 8009296:	4603      	mov	r3, r0
 8009298:	461a      	mov	r2, r3
 800929a:	7bfb      	ldrb	r3, [r7, #15]
 800929c:	4013      	ands	r3, r2
 800929e:	73fb      	strb	r3, [r7, #15]

	// CTRL2_G
	temp = pNewConfig->gyro_odr | pNewConfig->gyro_fs;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	7a1a      	ldrb	r2, [r3, #8]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	7a5b      	ldrb	r3, [r3, #9]
 80092a8:	4313      	orrs	r3, r2
 80092aa:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL2_G, temp);
 80092ac:	7bbb      	ldrb	r3, [r7, #14]
 80092ae:	4619      	mov	r1, r3
 80092b0:	2011      	movs	r0, #17
 80092b2:	f7ff ffc2 	bl	800923a <LSM6DSL_Write_Reg>
 80092b6:	4603      	mov	r3, r0
 80092b8:	461a      	mov	r2, r3
 80092ba:	7bfb      	ldrb	r3, [r7, #15]
 80092bc:	4013      	ands	r3, r2
 80092be:	73fb      	strb	r3, [r7, #15]

	// CTRL3_C
	temp = pNewConfig->bdu;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	7c1b      	ldrb	r3, [r3, #16]
 80092c4:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL3_C, temp);
 80092c6:	7bbb      	ldrb	r3, [r7, #14]
 80092c8:	4619      	mov	r1, r3
 80092ca:	2012      	movs	r0, #18
 80092cc:	f7ff ffb5 	bl	800923a <LSM6DSL_Write_Reg>
 80092d0:	4603      	mov	r3, r0
 80092d2:	461a      	mov	r2, r3
 80092d4:	7bfb      	ldrb	r3, [r7, #15]
 80092d6:	4013      	ands	r3, r2
 80092d8:	73fb      	strb	r3, [r7, #15]

	// CTRL6_C
	temp = pNewConfig->axl_mode;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	789b      	ldrb	r3, [r3, #2]
 80092de:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL6_C, temp);
 80092e0:	7bbb      	ldrb	r3, [r7, #14]
 80092e2:	4619      	mov	r1, r3
 80092e4:	2015      	movs	r0, #21
 80092e6:	f7ff ffa8 	bl	800923a <LSM6DSL_Write_Reg>
 80092ea:	4603      	mov	r3, r0
 80092ec:	461a      	mov	r2, r3
 80092ee:	7bfb      	ldrb	r3, [r7, #15]
 80092f0:	4013      	ands	r3, r2
 80092f2:	73fb      	strb	r3, [r7, #15]

	// CTRL7_C
	temp = pNewConfig->gyro_mode;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	7a9b      	ldrb	r3, [r3, #10]
 80092f8:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL7_C, temp);
 80092fa:	7bbb      	ldrb	r3, [r7, #14]
 80092fc:	4619      	mov	r1, r3
 80092fe:	2016      	movs	r0, #22
 8009300:	f7ff ff9b 	bl	800923a <LSM6DSL_Write_Reg>
 8009304:	4603      	mov	r3, r0
 8009306:	461a      	mov	r2, r3
 8009308:	7bfb      	ldrb	r3, [r7, #15]
 800930a:	4013      	ands	r3, r2
 800930c:	73fb      	strb	r3, [r7, #15]

	// TAP_CFG
	temp = pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	7c5a      	ldrb	r2, [r3, #17]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	7c9b      	ldrb	r3, [r3, #18]
 8009316:	4313      	orrs	r3, r2
 8009318:	b2da      	uxtb	r2, r3
			| pNewConfig->int_lir;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	7cdb      	ldrb	r3, [r3, #19]
	temp = pNewConfig->int_enable | pNewConfig->int_enabledAxis
 800931e:	4313      	orrs	r3, r2
 8009320:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_TAP_CFG, temp);
 8009322:	7bbb      	ldrb	r3, [r7, #14]
 8009324:	4619      	mov	r1, r3
 8009326:	2058      	movs	r0, #88	; 0x58
 8009328:	f7ff ff87 	bl	800923a <LSM6DSL_Write_Reg>
 800932c:	4603      	mov	r3, r0
 800932e:	461a      	mov	r2, r3
 8009330:	7bfb      	ldrb	r3, [r7, #15]
 8009332:	4013      	ands	r3, r2
 8009334:	73fb      	strb	r3, [r7, #15]

	// TAP_THS_6D
	temp = (pNewConfig->int_tapThs & 0x1F) | 0x80;	// disable 4D detection
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	7d1b      	ldrb	r3, [r3, #20]
 800933a:	b25b      	sxtb	r3, r3
 800933c:	f003 031f 	and.w	r3, r3, #31
 8009340:	b25b      	sxtb	r3, r3
 8009342:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009346:	b25b      	sxtb	r3, r3
 8009348:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_TAP_THS_6D, temp);
 800934a:	7bbb      	ldrb	r3, [r7, #14]
 800934c:	4619      	mov	r1, r3
 800934e:	2059      	movs	r0, #89	; 0x59
 8009350:	f7ff ff73 	bl	800923a <LSM6DSL_Write_Reg>
 8009354:	4603      	mov	r3, r0
 8009356:	461a      	mov	r2, r3
 8009358:	7bfb      	ldrb	r3, [r7, #15]
 800935a:	4013      	ands	r3, r2
 800935c:	73fb      	strb	r3, [r7, #15]

	// INT_DUR2
	temp = ((pNewConfig->int_tapDur & 0x0F) << LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	7ddb      	ldrb	r3, [r3, #23]
 8009362:	011b      	lsls	r3, r3, #4
			| ((pNewConfig->int_tapQuiet & 0x03)
 8009364:	b25a      	sxtb	r2, r3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	7d9b      	ldrb	r3, [r3, #22]
					<< LSM6DSL_REG_INT_DUR2_QUIET_SHIFT)
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	b25b      	sxtb	r3, r3
 800936e:	f003 030c 	and.w	r3, r3, #12
 8009372:	b25b      	sxtb	r3, r3
			| ((pNewConfig->int_tapQuiet & 0x03)
 8009374:	4313      	orrs	r3, r2
 8009376:	b25a      	sxtb	r2, r3
			| ((pNewConfig->int_tapShock & 0x03)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	7d5b      	ldrb	r3, [r3, #21]
 800937c:	b25b      	sxtb	r3, r3
					<< LSM6DSL_REG_INT_DUR2_SHOCK_SHIFT);
 800937e:	f003 0303 	and.w	r3, r3, #3
 8009382:	b25b      	sxtb	r3, r3
			| ((pNewConfig->int_tapShock & 0x03)
 8009384:	4313      	orrs	r3, r2
 8009386:	b25b      	sxtb	r3, r3
	temp = ((pNewConfig->int_tapDur & 0x0F) << LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
 8009388:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_INT_DUR2, temp);
 800938a:	7bbb      	ldrb	r3, [r7, #14]
 800938c:	4619      	mov	r1, r3
 800938e:	205a      	movs	r0, #90	; 0x5a
 8009390:	f7ff ff53 	bl	800923a <LSM6DSL_Write_Reg>
 8009394:	4603      	mov	r3, r0
 8009396:	461a      	mov	r2, r3
 8009398:	7bfb      	ldrb	r3, [r7, #15]
 800939a:	4013      	ands	r3, r2
 800939c:	73fb      	strb	r3, [r7, #15]

	// WAKE_UP_THS
	temp = pNewConfig->int_SDTapEnable;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	7e1b      	ldrb	r3, [r3, #24]
 80093a2:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_WAKE_UP_THS, temp);
 80093a4:	7bbb      	ldrb	r3, [r7, #14]
 80093a6:	4619      	mov	r1, r3
 80093a8:	205b      	movs	r0, #91	; 0x5b
 80093aa:	f7ff ff46 	bl	800923a <LSM6DSL_Write_Reg>
 80093ae:	4603      	mov	r3, r0
 80093b0:	461a      	mov	r2, r3
 80093b2:	7bfb      	ldrb	r3, [r7, #15]
 80093b4:	4013      	ands	r3, r2
 80093b6:	73fb      	strb	r3, [r7, #15]

	// MD1_CFG
	temp = pNewConfig->int1_dt;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	7e5b      	ldrb	r3, [r3, #25]
 80093bc:	73bb      	strb	r3, [r7, #14]
	result &= LSM6DSL_Write_Reg(LSM6DSL_REG_MD1_CFG, temp);
 80093be:	7bbb      	ldrb	r3, [r7, #14]
 80093c0:	4619      	mov	r1, r3
 80093c2:	205e      	movs	r0, #94	; 0x5e
 80093c4:	f7ff ff39 	bl	800923a <LSM6DSL_Write_Reg>
 80093c8:	4603      	mov	r3, r0
 80093ca:	461a      	mov	r2, r3
 80093cc:	7bfb      	ldrb	r3, [r7, #15]
 80093ce:	4013      	ands	r3, r2
 80093d0:	73fb      	strb	r3, [r7, #15]

	// Check the configuration
	uint8_t check[4];
	LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL1_XL, check, 3);
 80093d2:	f107 0308 	add.w	r3, r7, #8
 80093d6:	2203      	movs	r2, #3
 80093d8:	4619      	mov	r1, r3
 80093da:	2010      	movs	r0, #16
 80093dc:	f7ff ff11 	bl	8009202 <LSM6DSL_Read_Reg>
	result &= check[0] == (pNewConfig->axl_odr | pNewConfig->axl_fs)
 80093e0:	7a3a      	ldrb	r2, [r7, #8]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	7819      	ldrb	r1, [r3, #0]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	785b      	ldrb	r3, [r3, #1]
 80093ea:	430b      	orrs	r3, r1
 80093ec:	b2db      	uxtb	r3, r3
			&& check[1] == (pNewConfig->gyro_odr | pNewConfig->gyro_fs)
			&& check[2] == pNewConfig->bdu;
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d10f      	bne.n	8009412 <LSM6DSL_Config+0x19e>
			&& check[1] == (pNewConfig->gyro_odr | pNewConfig->gyro_fs)
 80093f2:	7a7a      	ldrb	r2, [r7, #9]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	7a19      	ldrb	r1, [r3, #8]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	7a5b      	ldrb	r3, [r3, #9]
 80093fc:	430b      	orrs	r3, r1
 80093fe:	b2db      	uxtb	r3, r3
 8009400:	429a      	cmp	r2, r3
 8009402:	d106      	bne.n	8009412 <LSM6DSL_Config+0x19e>
			&& check[2] == pNewConfig->bdu;
 8009404:	7aba      	ldrb	r2, [r7, #10]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	7c1b      	ldrb	r3, [r3, #16]
 800940a:	429a      	cmp	r2, r3
 800940c:	d101      	bne.n	8009412 <LSM6DSL_Config+0x19e>
 800940e:	2301      	movs	r3, #1
 8009410:	e000      	b.n	8009414 <LSM6DSL_Config+0x1a0>
 8009412:	2300      	movs	r3, #0
	result &= check[0] == (pNewConfig->axl_odr | pNewConfig->axl_fs)
 8009414:	b25a      	sxtb	r2, r3
 8009416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800941a:	4013      	ands	r3, r2
 800941c:	b25b      	sxtb	r3, r3
 800941e:	73fb      	strb	r3, [r7, #15]
	LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL6_C, check, 2);
 8009420:	f107 0308 	add.w	r3, r7, #8
 8009424:	2202      	movs	r2, #2
 8009426:	4619      	mov	r1, r3
 8009428:	2015      	movs	r0, #21
 800942a:	f7ff feea 	bl	8009202 <LSM6DSL_Read_Reg>
	result &= check[0] == pNewConfig->axl_mode
 800942e:	7a3a      	ldrb	r2, [r7, #8]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	789b      	ldrb	r3, [r3, #2]
			&& check[1] == pNewConfig->gyro_mode;
 8009434:	429a      	cmp	r2, r3
 8009436:	d106      	bne.n	8009446 <LSM6DSL_Config+0x1d2>
 8009438:	7a7a      	ldrb	r2, [r7, #9]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	7a9b      	ldrb	r3, [r3, #10]
 800943e:	429a      	cmp	r2, r3
 8009440:	d101      	bne.n	8009446 <LSM6DSL_Config+0x1d2>
 8009442:	2301      	movs	r3, #1
 8009444:	e000      	b.n	8009448 <LSM6DSL_Config+0x1d4>
 8009446:	2300      	movs	r3, #0
	result &= check[0] == pNewConfig->axl_mode
 8009448:	b25a      	sxtb	r2, r3
 800944a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800944e:	4013      	ands	r3, r2
 8009450:	b25b      	sxtb	r3, r3
 8009452:	73fb      	strb	r3, [r7, #15]
	LSM6DSL_Read_Reg(LSM6DSL_REG_TAP_CFG, check, 4);
 8009454:	f107 0308 	add.w	r3, r7, #8
 8009458:	2204      	movs	r2, #4
 800945a:	4619      	mov	r1, r3
 800945c:	2058      	movs	r0, #88	; 0x58
 800945e:	f7ff fed0 	bl	8009202 <LSM6DSL_Read_Reg>
	result &= check[0]
 8009462:	7a3a      	ldrb	r2, [r7, #8]
			== (pNewConfig->int_enable | pNewConfig->int_enabledAxis
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	7c59      	ldrb	r1, [r3, #17]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	7c9b      	ldrb	r3, [r3, #18]
 800946c:	430b      	orrs	r3, r1
 800946e:	b2d9      	uxtb	r1, r3
					| pNewConfig->int_lir)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	7cdb      	ldrb	r3, [r3, #19]
			== (pNewConfig->int_enable | pNewConfig->int_enabledAxis
 8009474:	430b      	orrs	r3, r1
 8009476:	b2db      	uxtb	r3, r3
							<< LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
							| ((pNewConfig->int_tapQuiet & 0x03)
									<< LSM6DSL_REG_INT_DUR2_QUIET_SHIFT)
							| ((pNewConfig->int_tapShock & 0x03)
									<< LSM6DSL_REG_INT_DUR2_SHOCK_SHIFT))
			&& check[3] == pNewConfig->int_SDTapEnable;
 8009478:	429a      	cmp	r2, r3
 800947a:	d123      	bne.n	80094c4 <LSM6DSL_Config+0x250>
			&& check[1] == ((pNewConfig->int_tapThs & 0x1F) | 0x80)
 800947c:	7a7b      	ldrb	r3, [r7, #9]
 800947e:	461a      	mov	r2, r3
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	7d1b      	ldrb	r3, [r3, #20]
 8009484:	f003 031f 	and.w	r3, r3, #31
 8009488:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800948c:	429a      	cmp	r2, r3
 800948e:	d119      	bne.n	80094c4 <LSM6DSL_Config+0x250>
			&& check[2]
 8009490:	7abb      	ldrb	r3, [r7, #10]
 8009492:	4619      	mov	r1, r3
					== (((pNewConfig->int_tapDur & 0x0F)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	7ddb      	ldrb	r3, [r3, #23]
							<< LSM6DSL_REG_INT_DUR2_DUR_SHIFT)
 8009498:	011b      	lsls	r3, r3, #4
 800949a:	b2da      	uxtb	r2, r3
							| ((pNewConfig->int_tapQuiet & 0x03)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	7d9b      	ldrb	r3, [r3, #22]
									<< LSM6DSL_REG_INT_DUR2_QUIET_SHIFT)
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	f003 030c 	and.w	r3, r3, #12
							| ((pNewConfig->int_tapQuiet & 0x03)
 80094a6:	431a      	orrs	r2, r3
							| ((pNewConfig->int_tapShock & 0x03)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	7d5b      	ldrb	r3, [r3, #21]
									<< LSM6DSL_REG_INT_DUR2_SHOCK_SHIFT))
 80094ac:	f003 0303 	and.w	r3, r3, #3
							| ((pNewConfig->int_tapShock & 0x03)
 80094b0:	4313      	orrs	r3, r2
			&& check[2]
 80094b2:	4299      	cmp	r1, r3
 80094b4:	d106      	bne.n	80094c4 <LSM6DSL_Config+0x250>
			&& check[3] == pNewConfig->int_SDTapEnable;
 80094b6:	7afa      	ldrb	r2, [r7, #11]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	7e1b      	ldrb	r3, [r3, #24]
 80094bc:	429a      	cmp	r2, r3
 80094be:	d101      	bne.n	80094c4 <LSM6DSL_Config+0x250>
 80094c0:	2301      	movs	r3, #1
 80094c2:	e000      	b.n	80094c6 <LSM6DSL_Config+0x252>
 80094c4:	2300      	movs	r3, #0
	result &= check[0]
 80094c6:	b25a      	sxtb	r2, r3
 80094c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094cc:	4013      	ands	r3, r2
 80094ce:	b25b      	sxtb	r3, r3
 80094d0:	73fb      	strb	r3, [r7, #15]
	LSM6DSL_Read_Reg(LSM6DSL_REG_MD1_CFG, check, 1);
 80094d2:	f107 0308 	add.w	r3, r7, #8
 80094d6:	2201      	movs	r2, #1
 80094d8:	4619      	mov	r1, r3
 80094da:	205e      	movs	r0, #94	; 0x5e
 80094dc:	f7ff fe91 	bl	8009202 <LSM6DSL_Read_Reg>
	result &= check[0] == pNewConfig->int1_dt;
 80094e0:	7a3a      	ldrb	r2, [r7, #8]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	7e5b      	ldrb	r3, [r3, #25]
 80094e6:	429a      	cmp	r2, r3
 80094e8:	bf0c      	ite	eq
 80094ea:	2301      	moveq	r3, #1
 80094ec:	2300      	movne	r3, #0
 80094ee:	b2db      	uxtb	r3, r3
 80094f0:	b25a      	sxtb	r2, r3
 80094f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094f6:	4013      	ands	r3, r2
 80094f8:	b25b      	sxtb	r3, r3
 80094fa:	73fb      	strb	r3, [r7, #15]

	if (result) {
 80094fc:	7bfb      	ldrb	r3, [r7, #15]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d00e      	beq.n	8009520 <LSM6DSL_Config+0x2ac>
		// Store configuration parameters
		memcpy((uint8_t*) &currentAGConfig, (uint8_t*) pNewConfig,
 8009502:	221c      	movs	r2, #28
 8009504:	6879      	ldr	r1, [r7, #4]
 8009506:	4809      	ldr	r0, [pc, #36]	; (800952c <LSM6DSL_Config+0x2b8>)
 8009508:	f000 fe62 	bl	800a1d0 <memcpy>
				sizeof(LSM6DSL_Init_t));

		// Define the sensors' sensitivities on the basis of the full scales
		Adjust_Axl_Sensitivity(currentAGConfig.axl_fs);
 800950c:	4b07      	ldr	r3, [pc, #28]	; (800952c <LSM6DSL_Config+0x2b8>)
 800950e:	785b      	ldrb	r3, [r3, #1]
 8009510:	4618      	mov	r0, r3
 8009512:	f000 f9f9 	bl	8009908 <Adjust_Axl_Sensitivity>
		Adjust_Gyro_Sensitivity(currentAGConfig.gyro_fs);
 8009516:	4b05      	ldr	r3, [pc, #20]	; (800952c <LSM6DSL_Config+0x2b8>)
 8009518:	7a5b      	ldrb	r3, [r3, #9]
 800951a:	4618      	mov	r0, r3
 800951c:	f000 fa3e 	bl	800999c <Adjust_Gyro_Sensitivity>
	}

	return result;
 8009520:	7bfb      	ldrb	r3, [r7, #15]
}
 8009522:	4618      	mov	r0, r3
 8009524:	3710      	adds	r7, #16
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}
 800952a:	bf00      	nop
 800952c:	2000059c 	.word	0x2000059c

08009530 <LSM6DSL_Read_Axl>:
 * @brief      Read the current measured acceleration.
 * @param[out] pAxl_digits The acceleration expressed in ADC digits.
 * @param[out] pAxl        The acceleration expressed in mg.
 * @return     The success of the operation.
 */
uint8_t LSM6DSL_Read_Axl(uint16_t* pAxl_digits, float* pAxl) {
 8009530:	b580      	push	{r7, lr}
 8009532:	b086      	sub	sp, #24
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	6039      	str	r1, [r7, #0]
	uint8_t result = 1;
 800953a:	2301      	movs	r3, #1
 800953c:	75bb      	strb	r3, [r7, #22]
	uint8_t buffer[6];
	uint16_t temp_data;

	// Read the registers content
	result &= LSM6DSL_Read_Reg(LSM6DSL_REG_OUTX_L_XL, buffer, 6);
 800953e:	f107 0310 	add.w	r3, r7, #16
 8009542:	2206      	movs	r2, #6
 8009544:	4619      	mov	r1, r3
 8009546:	2028      	movs	r0, #40	; 0x28
 8009548:	f7ff fe5b 	bl	8009202 <LSM6DSL_Read_Reg>
 800954c:	4603      	mov	r3, r0
 800954e:	461a      	mov	r2, r3
 8009550:	7dbb      	ldrb	r3, [r7, #22]
 8009552:	4013      	ands	r3, r2
 8009554:	75bb      	strb	r3, [r7, #22]

	// Cast and return the acceleration values
	for (uint8_t i = 0; i < 3; i++) {
 8009556:	2300      	movs	r3, #0
 8009558:	75fb      	strb	r3, [r7, #23]
 800955a:	e03d      	b.n	80095d8 <LSM6DSL_Read_Axl+0xa8>
		temp_data = (((uint16_t) buffer[i * 2 + 1]) << 8)
 800955c:	7dfb      	ldrb	r3, [r7, #23]
 800955e:	005b      	lsls	r3, r3, #1
 8009560:	3301      	adds	r3, #1
 8009562:	f107 0218 	add.w	r2, r7, #24
 8009566:	4413      	add	r3, r2
 8009568:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800956c:	021b      	lsls	r3, r3, #8
				| (uint16_t) buffer[i * 2];
 800956e:	b21a      	sxth	r2, r3
 8009570:	7dfb      	ldrb	r3, [r7, #23]
 8009572:	005b      	lsls	r3, r3, #1
 8009574:	f107 0118 	add.w	r1, r7, #24
 8009578:	440b      	add	r3, r1
 800957a:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800957e:	b21b      	sxth	r3, r3
 8009580:	4313      	orrs	r3, r2
 8009582:	b21b      	sxth	r3, r3
 8009584:	b29b      	uxth	r3, r3
		temp_data = (((uint16_t) buffer[i * 2 + 1]) << 8)
 8009586:	81fb      	strh	r3, [r7, #14]
		pAxl_digits[i] = temp_data;
 8009588:	7dfb      	ldrb	r3, [r7, #23]
 800958a:	005b      	lsls	r3, r3, #1
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	4413      	add	r3, r2
 8009590:	89fa      	ldrh	r2, [r7, #14]
 8009592:	801a      	strh	r2, [r3, #0]
		pAxl[i] = (int16_t) (*((int16_t*) &temp_data));
 8009594:	f107 030e 	add.w	r3, r7, #14
 8009598:	f9b3 1000 	ldrsh.w	r1, [r3]
 800959c:	7dfb      	ldrb	r3, [r7, #23]
 800959e:	009b      	lsls	r3, r3, #2
 80095a0:	683a      	ldr	r2, [r7, #0]
 80095a2:	4413      	add	r3, r2
 80095a4:	ee07 1a90 	vmov	s15, r1
 80095a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80095ac:	edc3 7a00 	vstr	s15, [r3]
		pAxl[i] *= currentAGConfig.axl_sensitivity;
 80095b0:	7dfb      	ldrb	r3, [r7, #23]
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	683a      	ldr	r2, [r7, #0]
 80095b6:	4413      	add	r3, r2
 80095b8:	ed93 7a00 	vldr	s14, [r3]
 80095bc:	4b0a      	ldr	r3, [pc, #40]	; (80095e8 <LSM6DSL_Read_Axl+0xb8>)
 80095be:	edd3 7a01 	vldr	s15, [r3, #4]
 80095c2:	7dfb      	ldrb	r3, [r7, #23]
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	683a      	ldr	r2, [r7, #0]
 80095c8:	4413      	add	r3, r2
 80095ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095ce:	edc3 7a00 	vstr	s15, [r3]
	for (uint8_t i = 0; i < 3; i++) {
 80095d2:	7dfb      	ldrb	r3, [r7, #23]
 80095d4:	3301      	adds	r3, #1
 80095d6:	75fb      	strb	r3, [r7, #23]
 80095d8:	7dfb      	ldrb	r3, [r7, #23]
 80095da:	2b02      	cmp	r3, #2
 80095dc:	d9be      	bls.n	800955c <LSM6DSL_Read_Axl+0x2c>
	}

	return result;
 80095de:	7dbb      	ldrb	r3, [r7, #22]
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3718      	adds	r7, #24
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	2000059c 	.word	0x2000059c

080095ec <LSM6DSL_Read_Gyro>:
 * @brief      Read the current measured angular rate.
 * @param[out] pGyro_digits The angular rate expressed in ADC digits.
 * @param[out] pGyro        The angular rate expressed in mdps.
 * @return     The success of the operation.
 */
uint8_t LSM6DSL_Read_Gyro(uint16_t* pGyro_digits, float* pGyro) {
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b086      	sub	sp, #24
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	6039      	str	r1, [r7, #0]
	uint8_t result = 1;
 80095f6:	2301      	movs	r3, #1
 80095f8:	75bb      	strb	r3, [r7, #22]
	uint8_t buffer[6];
	uint16_t temp_data;

	// Read the registers content
	result &= LSM6DSL_Read_Reg(LSM6DSL_REG_OUTX_L_G, buffer, 6);
 80095fa:	f107 0310 	add.w	r3, r7, #16
 80095fe:	2206      	movs	r2, #6
 8009600:	4619      	mov	r1, r3
 8009602:	2022      	movs	r0, #34	; 0x22
 8009604:	f7ff fdfd 	bl	8009202 <LSM6DSL_Read_Reg>
 8009608:	4603      	mov	r3, r0
 800960a:	461a      	mov	r2, r3
 800960c:	7dbb      	ldrb	r3, [r7, #22]
 800960e:	4013      	ands	r3, r2
 8009610:	75bb      	strb	r3, [r7, #22]

	// Cast and return the angular rate values
	for (uint8_t i = 0; i < 3; i++) {
 8009612:	2300      	movs	r3, #0
 8009614:	75fb      	strb	r3, [r7, #23]
 8009616:	e03d      	b.n	8009694 <LSM6DSL_Read_Gyro+0xa8>
		temp_data = (((uint16_t) buffer[i * 2 + 1]) << 8)
 8009618:	7dfb      	ldrb	r3, [r7, #23]
 800961a:	005b      	lsls	r3, r3, #1
 800961c:	3301      	adds	r3, #1
 800961e:	f107 0218 	add.w	r2, r7, #24
 8009622:	4413      	add	r3, r2
 8009624:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8009628:	021b      	lsls	r3, r3, #8
				| (uint16_t) buffer[i * 2];
 800962a:	b21a      	sxth	r2, r3
 800962c:	7dfb      	ldrb	r3, [r7, #23]
 800962e:	005b      	lsls	r3, r3, #1
 8009630:	f107 0118 	add.w	r1, r7, #24
 8009634:	440b      	add	r3, r1
 8009636:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 800963a:	b21b      	sxth	r3, r3
 800963c:	4313      	orrs	r3, r2
 800963e:	b21b      	sxth	r3, r3
 8009640:	b29b      	uxth	r3, r3
		temp_data = (((uint16_t) buffer[i * 2 + 1]) << 8)
 8009642:	81fb      	strh	r3, [r7, #14]
		pGyro_digits[i] = temp_data;
 8009644:	7dfb      	ldrb	r3, [r7, #23]
 8009646:	005b      	lsls	r3, r3, #1
 8009648:	687a      	ldr	r2, [r7, #4]
 800964a:	4413      	add	r3, r2
 800964c:	89fa      	ldrh	r2, [r7, #14]
 800964e:	801a      	strh	r2, [r3, #0]
		pGyro[i] = (int16_t) (*((int16_t*) &temp_data));
 8009650:	f107 030e 	add.w	r3, r7, #14
 8009654:	f9b3 1000 	ldrsh.w	r1, [r3]
 8009658:	7dfb      	ldrb	r3, [r7, #23]
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	683a      	ldr	r2, [r7, #0]
 800965e:	4413      	add	r3, r2
 8009660:	ee07 1a90 	vmov	s15, r1
 8009664:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009668:	edc3 7a00 	vstr	s15, [r3]
		pGyro[i] *= currentAGConfig.gyro_sensitivity;
 800966c:	7dfb      	ldrb	r3, [r7, #23]
 800966e:	009b      	lsls	r3, r3, #2
 8009670:	683a      	ldr	r2, [r7, #0]
 8009672:	4413      	add	r3, r2
 8009674:	ed93 7a00 	vldr	s14, [r3]
 8009678:	4b0a      	ldr	r3, [pc, #40]	; (80096a4 <LSM6DSL_Read_Gyro+0xb8>)
 800967a:	edd3 7a03 	vldr	s15, [r3, #12]
 800967e:	7dfb      	ldrb	r3, [r7, #23]
 8009680:	009b      	lsls	r3, r3, #2
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	4413      	add	r3, r2
 8009686:	ee67 7a27 	vmul.f32	s15, s14, s15
 800968a:	edc3 7a00 	vstr	s15, [r3]
	for (uint8_t i = 0; i < 3; i++) {
 800968e:	7dfb      	ldrb	r3, [r7, #23]
 8009690:	3301      	adds	r3, #1
 8009692:	75fb      	strb	r3, [r7, #23]
 8009694:	7dfb      	ldrb	r3, [r7, #23]
 8009696:	2b02      	cmp	r3, #2
 8009698:	d9be      	bls.n	8009618 <LSM6DSL_Read_Gyro+0x2c>
	}

	return result;
 800969a:	7dbb      	ldrb	r3, [r7, #22]
}
 800969c:	4618      	mov	r0, r3
 800969e:	3718      	adds	r7, #24
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}
 80096a4:	2000059c 	.word	0x2000059c

080096a8 <LSM6DSL_PowerDown_Axl>:
 * 			   This parameter can be one of the following values:
 *             @arg 0: turn on the device (in case it was powered off)
 *             @arg 1: turn off the device (in case it was powered on)
 * @return The success of the operation.
 */
uint8_t LSM6DSL_PowerDown_Axl(uint8_t arg) {
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	4603      	mov	r3, r0
 80096b0:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 1;
 80096b2:	2301      	movs	r3, #1
 80096b4:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// Read the register content
	result &= LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL1_XL, &temp, 1);
 80096b6:	f107 030e 	add.w	r3, r7, #14
 80096ba:	2201      	movs	r2, #1
 80096bc:	4619      	mov	r1, r3
 80096be:	2010      	movs	r0, #16
 80096c0:	f7ff fd9f 	bl	8009202 <LSM6DSL_Read_Reg>
 80096c4:	4603      	mov	r3, r0
 80096c6:	461a      	mov	r2, r3
 80096c8:	7bfb      	ldrb	r3, [r7, #15]
 80096ca:	4013      	ands	r3, r2
 80096cc:	73fb      	strb	r3, [r7, #15]

	// Check if accelerometer has already been configured by reading the ODR
	if (arg && (temp & 0xF0)) {
 80096ce:	79fb      	ldrb	r3, [r7, #7]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d014      	beq.n	80096fe <LSM6DSL_PowerDown_Axl+0x56>
 80096d4:	7bbb      	ldrb	r3, [r7, #14]
 80096d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d00f      	beq.n	80096fe <LSM6DSL_PowerDown_Axl+0x56>
		// Accelerometer is configured
		temp &= 0x0F;
 80096de:	7bbb      	ldrb	r3, [r7, #14]
 80096e0:	f003 030f 	and.w	r3, r3, #15
 80096e4:	b2db      	uxtb	r3, r3
 80096e6:	73bb      	strb	r3, [r7, #14]
		result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL1_XL, temp);
 80096e8:	7bbb      	ldrb	r3, [r7, #14]
 80096ea:	4619      	mov	r1, r3
 80096ec:	2010      	movs	r0, #16
 80096ee:	f7ff fda4 	bl	800923a <LSM6DSL_Write_Reg>
 80096f2:	4603      	mov	r3, r0
 80096f4:	461a      	mov	r2, r3
 80096f6:	7bfb      	ldrb	r3, [r7, #15]
 80096f8:	4013      	ands	r3, r2
 80096fa:	73fb      	strb	r3, [r7, #15]
 80096fc:	e017      	b.n	800972e <LSM6DSL_PowerDown_Axl+0x86>
	} else if (!arg && !((temp & 0xF0))) {
 80096fe:	79fb      	ldrb	r3, [r7, #7]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d114      	bne.n	800972e <LSM6DSL_PowerDown_Axl+0x86>
 8009704:	7bbb      	ldrb	r3, [r7, #14]
 8009706:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d10f      	bne.n	800972e <LSM6DSL_PowerDown_Axl+0x86>
		// Accelerometer is in power down
		temp |= currentAGConfig.axl_odr;
 800970e:	4b0a      	ldr	r3, [pc, #40]	; (8009738 <LSM6DSL_PowerDown_Axl+0x90>)
 8009710:	781a      	ldrb	r2, [r3, #0]
 8009712:	7bbb      	ldrb	r3, [r7, #14]
 8009714:	4313      	orrs	r3, r2
 8009716:	b2db      	uxtb	r3, r3
 8009718:	73bb      	strb	r3, [r7, #14]
		result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL1_XL, temp);
 800971a:	7bbb      	ldrb	r3, [r7, #14]
 800971c:	4619      	mov	r1, r3
 800971e:	2010      	movs	r0, #16
 8009720:	f7ff fd8b 	bl	800923a <LSM6DSL_Write_Reg>
 8009724:	4603      	mov	r3, r0
 8009726:	461a      	mov	r2, r3
 8009728:	7bfb      	ldrb	r3, [r7, #15]
 800972a:	4013      	ands	r3, r2
 800972c:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 800972e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009730:	4618      	mov	r0, r3
 8009732:	3710      	adds	r7, #16
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}
 8009738:	2000059c 	.word	0x2000059c

0800973c <LSM6DSL_PowerDown_Gyro>:
 * 			   This parameter can be one of the following values:
 *             @arg 0: turn on the device (in case it was powered off)
 *             @arg 1: turn off the device (in case it was powered on)
 * @return The success of the operation.
 */
uint8_t LSM6DSL_PowerDown_Gyro(uint8_t arg) {
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	4603      	mov	r3, r0
 8009744:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 1;
 8009746:	2301      	movs	r3, #1
 8009748:	73fb      	strb	r3, [r7, #15]
	uint8_t temp;

	// Read the register content
	result &= LSM6DSL_Read_Reg(LSM6DSL_REG_CTRL2_G, &temp, 1);
 800974a:	f107 030e 	add.w	r3, r7, #14
 800974e:	2201      	movs	r2, #1
 8009750:	4619      	mov	r1, r3
 8009752:	2011      	movs	r0, #17
 8009754:	f7ff fd55 	bl	8009202 <LSM6DSL_Read_Reg>
 8009758:	4603      	mov	r3, r0
 800975a:	461a      	mov	r2, r3
 800975c:	7bfb      	ldrb	r3, [r7, #15]
 800975e:	4013      	ands	r3, r2
 8009760:	73fb      	strb	r3, [r7, #15]

	// Check if gyroscope has already been configured by reading the ODR
	if (arg && (temp & 0xF0)) {
 8009762:	79fb      	ldrb	r3, [r7, #7]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d014      	beq.n	8009792 <LSM6DSL_PowerDown_Gyro+0x56>
 8009768:	7bbb      	ldrb	r3, [r7, #14]
 800976a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800976e:	2b00      	cmp	r3, #0
 8009770:	d00f      	beq.n	8009792 <LSM6DSL_PowerDown_Gyro+0x56>
		// Gyro is configured
		temp &= 0x0F;
 8009772:	7bbb      	ldrb	r3, [r7, #14]
 8009774:	f003 030f 	and.w	r3, r3, #15
 8009778:	b2db      	uxtb	r3, r3
 800977a:	73bb      	strb	r3, [r7, #14]
		result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL2_G, temp);
 800977c:	7bbb      	ldrb	r3, [r7, #14]
 800977e:	4619      	mov	r1, r3
 8009780:	2011      	movs	r0, #17
 8009782:	f7ff fd5a 	bl	800923a <LSM6DSL_Write_Reg>
 8009786:	4603      	mov	r3, r0
 8009788:	461a      	mov	r2, r3
 800978a:	7bfb      	ldrb	r3, [r7, #15]
 800978c:	4013      	ands	r3, r2
 800978e:	73fb      	strb	r3, [r7, #15]
 8009790:	e017      	b.n	80097c2 <LSM6DSL_PowerDown_Gyro+0x86>
	} else if (!arg && !((temp & 0xF0))) {
 8009792:	79fb      	ldrb	r3, [r7, #7]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d114      	bne.n	80097c2 <LSM6DSL_PowerDown_Gyro+0x86>
 8009798:	7bbb      	ldrb	r3, [r7, #14]
 800979a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d10f      	bne.n	80097c2 <LSM6DSL_PowerDown_Gyro+0x86>
		// Gyro is in power down
		temp |= currentAGConfig.gyro_odr;
 80097a2:	4b0a      	ldr	r3, [pc, #40]	; (80097cc <LSM6DSL_PowerDown_Gyro+0x90>)
 80097a4:	7a1a      	ldrb	r2, [r3, #8]
 80097a6:	7bbb      	ldrb	r3, [r7, #14]
 80097a8:	4313      	orrs	r3, r2
 80097aa:	b2db      	uxtb	r3, r3
 80097ac:	73bb      	strb	r3, [r7, #14]
		result &= LSM6DSL_Write_Reg(LSM6DSL_REG_CTRL2_G, temp);
 80097ae:	7bbb      	ldrb	r3, [r7, #14]
 80097b0:	4619      	mov	r1, r3
 80097b2:	2011      	movs	r0, #17
 80097b4:	f7ff fd41 	bl	800923a <LSM6DSL_Write_Reg>
 80097b8:	4603      	mov	r3, r0
 80097ba:	461a      	mov	r2, r3
 80097bc:	7bfb      	ldrb	r3, [r7, #15]
 80097be:	4013      	ands	r3, r2
 80097c0:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 80097c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3710      	adds	r7, #16
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}
 80097cc:	2000059c 	.word	0x2000059c

080097d0 <LSM6DSL_Set_Axl_ODR>:
/*
 * @brief  Change the ODR of the accelerometer.
 * @param  NewODR The new ODR value.
 * @return The success of the operation.
 */
uint8_t LSM6DSL_Set_Axl_ODR(LSM6DSL_ODR NewODR) {
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b084      	sub	sp, #16
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	4603      	mov	r3, r0
 80097d8:	71fb      	strb	r3, [r7, #7]
	uint8_t result = Set_ODR(LSM6DSL_REG_CTRL1_XL, NewODR);
 80097da:	79fb      	ldrb	r3, [r7, #7]
 80097dc:	4619      	mov	r1, r3
 80097de:	2010      	movs	r0, #16
 80097e0:	f000 f845 	bl	800986e <Set_ODR>
 80097e4:	4603      	mov	r3, r0
 80097e6:	73fb      	strb	r3, [r7, #15]
	if (result) currentAGConfig.axl_odr = NewODR;
 80097e8:	7bfb      	ldrb	r3, [r7, #15]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d002      	beq.n	80097f4 <LSM6DSL_Set_Axl_ODR+0x24>
 80097ee:	4a04      	ldr	r2, [pc, #16]	; (8009800 <LSM6DSL_Set_Axl_ODR+0x30>)
 80097f0:	79fb      	ldrb	r3, [r7, #7]
 80097f2:	7013      	strb	r3, [r2, #0]
	return result;
 80097f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	3710      	adds	r7, #16
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bd80      	pop	{r7, pc}
 80097fe:	bf00      	nop
 8009800:	2000059c 	.word	0x2000059c

08009804 <LSM6DSL_Enable_DoubleTapInterrupt>:
	uint8_t result = Set_ODR(LSM6DSL_REG_CTRL2_G, NewODR);
	if (result) currentAGConfig.gyro_odr = NewODR;
	return result;
}

uint8_t LSM6DSL_Enable_DoubleTapInterrupt(uint8_t arg) {
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	4603      	mov	r3, r0
 800980c:	71fb      	strb	r3, [r7, #7]
	return LSM6DSL_Write_Reg(LSM6DSL_REG_WAKE_UP_THS,
 800980e:	79fb      	ldrb	r3, [r7, #7]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d001      	beq.n	8009818 <LSM6DSL_Enable_DoubleTapInterrupt+0x14>
 8009814:	2380      	movs	r3, #128	; 0x80
 8009816:	e000      	b.n	800981a <LSM6DSL_Enable_DoubleTapInterrupt+0x16>
 8009818:	2300      	movs	r3, #0
 800981a:	4619      	mov	r1, r3
 800981c:	205b      	movs	r0, #91	; 0x5b
 800981e:	f7ff fd0c 	bl	800923a <LSM6DSL_Write_Reg>
 8009822:	4603      	mov	r3, r0
			(arg ? LSM6DSL_SDTAP_ENABLED : LSM6DSL_SDTAP_DISABLED));
}
 8009824:	4618      	mov	r0, r3
 8009826:	3708      	adds	r7, #8
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}

0800982c <LSM6DSL_Reset_DoubleTapInterrupt>:

uint8_t LSM6DSL_Reset_DoubleTapInterrupt(void) {
 800982c:	b580      	push	{r7, lr}
 800982e:	b082      	sub	sp, #8
 8009830:	af00      	add	r7, sp, #0
	uint8_t readByte;
	return LSM6DSL_Read_Reg(LSM6DSL_REG_TAP_SRC, &readByte, 1);
 8009832:	1dfb      	adds	r3, r7, #7
 8009834:	2201      	movs	r2, #1
 8009836:	4619      	mov	r1, r3
 8009838:	201c      	movs	r0, #28
 800983a:	f7ff fce2 	bl	8009202 <LSM6DSL_Read_Reg>
 800983e:	4603      	mov	r3, r0
}
 8009840:	4618      	mov	r0, r3
 8009842:	3708      	adds	r7, #8
 8009844:	46bd      	mov	sp, r7
 8009846:	bd80      	pop	{r7, pc}

08009848 <LSM6DSL_Check_WhoAmI>:
/*
 * @brief  Check the content of the WHO_AM_I register of LSM6DSL.
 * @param  None.
 * @return The success of the operation.
 */
uint8_t LSM6DSL_Check_WhoAmI(void) {
 8009848:	b580      	push	{r7, lr}
 800984a:	b082      	sub	sp, #8
 800984c:	af00      	add	r7, sp, #0
	uint8_t temp;
	LSM6DSL_Read_Reg(LSM6DSL_REG_WHO_AM_I, &temp, 1);
 800984e:	1dfb      	adds	r3, r7, #7
 8009850:	2201      	movs	r2, #1
 8009852:	4619      	mov	r1, r3
 8009854:	200f      	movs	r0, #15
 8009856:	f7ff fcd4 	bl	8009202 <LSM6DSL_Read_Reg>
	return temp == LSM6DSL_WHO_AM_I_CONTENT;
 800985a:	79fb      	ldrb	r3, [r7, #7]
 800985c:	2b6a      	cmp	r3, #106	; 0x6a
 800985e:	bf0c      	ite	eq
 8009860:	2301      	moveq	r3, #1
 8009862:	2300      	movne	r3, #0
 8009864:	b2db      	uxtb	r3, r3
}
 8009866:	4618      	mov	r0, r3
 8009868:	3708      	adds	r7, #8
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}

0800986e <Set_ODR>:
 * @brief  Change the value of ODR in the specified register.
 * @param  Register The register to be modified.
 * @param  NewODR   The new ODR value.
 * @return The success of the operation.
 */
uint8_t Set_ODR(uint8_t Register, LSM6DSL_ODR NewODR) {
 800986e:	b580      	push	{r7, lr}
 8009870:	b084      	sub	sp, #16
 8009872:	af00      	add	r7, sp, #0
 8009874:	4603      	mov	r3, r0
 8009876:	460a      	mov	r2, r1
 8009878:	71fb      	strb	r3, [r7, #7]
 800987a:	4613      	mov	r3, r2
 800987c:	71bb      	strb	r3, [r7, #6]
	uint8_t result = 1;
 800987e:	2301      	movs	r3, #1
 8009880:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = 0;
 8009882:	2300      	movs	r3, #0
 8009884:	73bb      	strb	r3, [r7, #14]

	// Read the current content of the related register
	result &= LSM6DSL_Read_Reg(Register, &temp, 1);
 8009886:	f107 010e 	add.w	r1, r7, #14
 800988a:	79fb      	ldrb	r3, [r7, #7]
 800988c:	2201      	movs	r2, #1
 800988e:	4618      	mov	r0, r3
 8009890:	f7ff fcb7 	bl	8009202 <LSM6DSL_Read_Reg>
 8009894:	4603      	mov	r3, r0
 8009896:	461a      	mov	r2, r3
 8009898:	7bfb      	ldrb	r3, [r7, #15]
 800989a:	4013      	ands	r3, r2
 800989c:	73fb      	strb	r3, [r7, #15]

	// Reset the ODR bits and set the new values
	temp &= 0x0F;
 800989e:	7bbb      	ldrb	r3, [r7, #14]
 80098a0:	f003 030f 	and.w	r3, r3, #15
 80098a4:	b2db      	uxtb	r3, r3
 80098a6:	73bb      	strb	r3, [r7, #14]
	temp |= NewODR;
 80098a8:	7bba      	ldrb	r2, [r7, #14]
 80098aa:	79bb      	ldrb	r3, [r7, #6]
 80098ac:	4313      	orrs	r3, r2
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	73bb      	strb	r3, [r7, #14]

	// Write the new value of the register
	result &= LSM6DSL_Write_Reg(Register, temp);
 80098b2:	7bba      	ldrb	r2, [r7, #14]
 80098b4:	79fb      	ldrb	r3, [r7, #7]
 80098b6:	4611      	mov	r1, r2
 80098b8:	4618      	mov	r0, r3
 80098ba:	f7ff fcbe 	bl	800923a <LSM6DSL_Write_Reg>
 80098be:	4603      	mov	r3, r0
 80098c0:	461a      	mov	r2, r3
 80098c2:	7bfb      	ldrb	r3, [r7, #15]
 80098c4:	4013      	ands	r3, r2
 80098c6:	73fb      	strb	r3, [r7, #15]

	// Check if the register was correctly written
	result &= LSM6DSL_Read_Reg(Register, &temp, 1);
 80098c8:	f107 010e 	add.w	r1, r7, #14
 80098cc:	79fb      	ldrb	r3, [r7, #7]
 80098ce:	2201      	movs	r2, #1
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7ff fc96 	bl	8009202 <LSM6DSL_Read_Reg>
 80098d6:	4603      	mov	r3, r0
 80098d8:	461a      	mov	r2, r3
 80098da:	7bfb      	ldrb	r3, [r7, #15]
 80098dc:	4013      	ands	r3, r2
 80098de:	73fb      	strb	r3, [r7, #15]
	result &= (temp & 0xF0) == NewODR;
 80098e0:	7bbb      	ldrb	r3, [r7, #14]
 80098e2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80098e6:	79bb      	ldrb	r3, [r7, #6]
 80098e8:	429a      	cmp	r2, r3
 80098ea:	bf0c      	ite	eq
 80098ec:	2301      	moveq	r3, #1
 80098ee:	2300      	movne	r3, #0
 80098f0:	b2db      	uxtb	r3, r3
 80098f2:	b25a      	sxtb	r2, r3
 80098f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80098f8:	4013      	ands	r3, r2
 80098fa:	b25b      	sxtb	r3, r3
 80098fc:	73fb      	strb	r3, [r7, #15]

	return result;
 80098fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009900:	4618      	mov	r0, r3
 8009902:	3710      	adds	r7, #16
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <Adjust_Axl_Sensitivity>:

/*
 * @brief  Change the accelerometer sensitivity according to the full scale.
 * @param  fs The full scale of the accelerometer.
 */
void Adjust_Axl_Sensitivity(LSM6DSL_FS_XL fs) {
 8009908:	b480      	push	{r7}
 800990a:	b083      	sub	sp, #12
 800990c:	af00      	add	r7, sp, #0
 800990e:	4603      	mov	r3, r0
 8009910:	71fb      	strb	r3, [r7, #7]
	switch (fs) {
 8009912:	79fb      	ldrb	r3, [r7, #7]
 8009914:	2b0c      	cmp	r3, #12
 8009916:	d82d      	bhi.n	8009974 <Adjust_Axl_Sensitivity+0x6c>
 8009918:	a201      	add	r2, pc, #4	; (adr r2, 8009920 <Adjust_Axl_Sensitivity+0x18>)
 800991a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800991e:	bf00      	nop
 8009920:	08009955 	.word	0x08009955
 8009924:	08009975 	.word	0x08009975
 8009928:	08009975 	.word	0x08009975
 800992c:	08009975 	.word	0x08009975
 8009930:	0800995d 	.word	0x0800995d
 8009934:	08009975 	.word	0x08009975
 8009938:	08009975 	.word	0x08009975
 800993c:	08009975 	.word	0x08009975
 8009940:	08009965 	.word	0x08009965
 8009944:	08009975 	.word	0x08009975
 8009948:	08009975 	.word	0x08009975
 800994c:	08009975 	.word	0x08009975
 8009950:	0800996d 	.word	0x0800996d
		case LSM6DSL_FS_XL_2g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_2g;
 8009954:	4b0c      	ldr	r3, [pc, #48]	; (8009988 <Adjust_Axl_Sensitivity+0x80>)
 8009956:	4a0d      	ldr	r2, [pc, #52]	; (800998c <Adjust_Axl_Sensitivity+0x84>)
 8009958:	605a      	str	r2, [r3, #4]
			break;
 800995a:	e00f      	b.n	800997c <Adjust_Axl_Sensitivity+0x74>
		case LSM6DSL_FS_XL_16g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_16g;
 800995c:	4b0a      	ldr	r3, [pc, #40]	; (8009988 <Adjust_Axl_Sensitivity+0x80>)
 800995e:	4a0c      	ldr	r2, [pc, #48]	; (8009990 <Adjust_Axl_Sensitivity+0x88>)
 8009960:	605a      	str	r2, [r3, #4]
			break;
 8009962:	e00b      	b.n	800997c <Adjust_Axl_Sensitivity+0x74>
		case LSM6DSL_FS_XL_4g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_4g;
 8009964:	4b08      	ldr	r3, [pc, #32]	; (8009988 <Adjust_Axl_Sensitivity+0x80>)
 8009966:	4a0b      	ldr	r2, [pc, #44]	; (8009994 <Adjust_Axl_Sensitivity+0x8c>)
 8009968:	605a      	str	r2, [r3, #4]
			break;
 800996a:	e007      	b.n	800997c <Adjust_Axl_Sensitivity+0x74>
		case LSM6DSL_FS_XL_8g:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_8g;
 800996c:	4b06      	ldr	r3, [pc, #24]	; (8009988 <Adjust_Axl_Sensitivity+0x80>)
 800996e:	4a0a      	ldr	r2, [pc, #40]	; (8009998 <Adjust_Axl_Sensitivity+0x90>)
 8009970:	605a      	str	r2, [r3, #4]
			break;
 8009972:	e003      	b.n	800997c <Adjust_Axl_Sensitivity+0x74>
		default:
			currentAGConfig.axl_sensitivity = LSM6DSL_AXL_SENSITIVITY_2g;
 8009974:	4b04      	ldr	r3, [pc, #16]	; (8009988 <Adjust_Axl_Sensitivity+0x80>)
 8009976:	4a05      	ldr	r2, [pc, #20]	; (800998c <Adjust_Axl_Sensitivity+0x84>)
 8009978:	605a      	str	r2, [r3, #4]
			break;
 800997a:	bf00      	nop
	}
}
 800997c:	bf00      	nop
 800997e:	370c      	adds	r7, #12
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr
 8009988:	2000059c 	.word	0x2000059c
 800998c:	3d79db23 	.word	0x3d79db23
 8009990:	3ef9db23 	.word	0x3ef9db23
 8009994:	3df9db23 	.word	0x3df9db23
 8009998:	3e79db23 	.word	0x3e79db23

0800999c <Adjust_Gyro_Sensitivity>:

/*
 * @brief  Change the gyroscope sensitivity according to the full scale.
 * @param  fs The full scale of the gyroscope.
 */
void Adjust_Gyro_Sensitivity(LSM6DSL_FS_G fs) {
 800999c:	b480      	push	{r7}
 800999e:	b083      	sub	sp, #12
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	4603      	mov	r3, r0
 80099a4:	71fb      	strb	r3, [r7, #7]
	switch (fs) {
 80099a6:	79fb      	ldrb	r3, [r7, #7]
 80099a8:	2b0c      	cmp	r3, #12
 80099aa:	d831      	bhi.n	8009a10 <Adjust_Gyro_Sensitivity+0x74>
 80099ac:	a201      	add	r2, pc, #4	; (adr r2, 80099b4 <Adjust_Gyro_Sensitivity+0x18>)
 80099ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099b2:	bf00      	nop
 80099b4:	080099f1 	.word	0x080099f1
 80099b8:	08009a11 	.word	0x08009a11
 80099bc:	080099e9 	.word	0x080099e9
 80099c0:	08009a11 	.word	0x08009a11
 80099c4:	080099f9 	.word	0x080099f9
 80099c8:	08009a11 	.word	0x08009a11
 80099cc:	08009a11 	.word	0x08009a11
 80099d0:	08009a11 	.word	0x08009a11
 80099d4:	08009a01 	.word	0x08009a01
 80099d8:	08009a11 	.word	0x08009a11
 80099dc:	08009a11 	.word	0x08009a11
 80099e0:	08009a11 	.word	0x08009a11
 80099e4:	08009a09 	.word	0x08009a09
		case LSM6DSL_FS_G_125dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_125dps;
 80099e8:	4b13      	ldr	r3, [pc, #76]	; (8009a38 <Adjust_Gyro_Sensitivity+0x9c>)
 80099ea:	4a14      	ldr	r2, [pc, #80]	; (8009a3c <Adjust_Gyro_Sensitivity+0xa0>)
 80099ec:	60da      	str	r2, [r3, #12]
			break;
 80099ee:	e013      	b.n	8009a18 <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_250dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_250dps;
 80099f0:	4b11      	ldr	r3, [pc, #68]	; (8009a38 <Adjust_Gyro_Sensitivity+0x9c>)
 80099f2:	4a13      	ldr	r2, [pc, #76]	; (8009a40 <Adjust_Gyro_Sensitivity+0xa4>)
 80099f4:	60da      	str	r2, [r3, #12]
			break;
 80099f6:	e00f      	b.n	8009a18 <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_500dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_500dps;
 80099f8:	4b0f      	ldr	r3, [pc, #60]	; (8009a38 <Adjust_Gyro_Sensitivity+0x9c>)
 80099fa:	4a12      	ldr	r2, [pc, #72]	; (8009a44 <Adjust_Gyro_Sensitivity+0xa8>)
 80099fc:	60da      	str	r2, [r3, #12]
			break;
 80099fe:	e00b      	b.n	8009a18 <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_1000dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000dps;
 8009a00:	4b0d      	ldr	r3, [pc, #52]	; (8009a38 <Adjust_Gyro_Sensitivity+0x9c>)
 8009a02:	4a11      	ldr	r2, [pc, #68]	; (8009a48 <Adjust_Gyro_Sensitivity+0xac>)
 8009a04:	60da      	str	r2, [r3, #12]
			break;
 8009a06:	e007      	b.n	8009a18 <Adjust_Gyro_Sensitivity+0x7c>
		case LSM6DSL_FS_G_2000dps:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000dps;
 8009a08:	4b0b      	ldr	r3, [pc, #44]	; (8009a38 <Adjust_Gyro_Sensitivity+0x9c>)
 8009a0a:	4a10      	ldr	r2, [pc, #64]	; (8009a4c <Adjust_Gyro_Sensitivity+0xb0>)
 8009a0c:	60da      	str	r2, [r3, #12]
			break;
 8009a0e:	e003      	b.n	8009a18 <Adjust_Gyro_Sensitivity+0x7c>
		default:
			currentAGConfig.gyro_sensitivity = LSM6DSL_GYRO_SENSITIVITY_250dps;
 8009a10:	4b09      	ldr	r3, [pc, #36]	; (8009a38 <Adjust_Gyro_Sensitivity+0x9c>)
 8009a12:	4a0b      	ldr	r2, [pc, #44]	; (8009a40 <Adjust_Gyro_Sensitivity+0xa4>)
 8009a14:	60da      	str	r2, [r3, #12]
			break;
 8009a16:	bf00      	nop
	}

	currentAGConfig.gyro_sensitivity /= 1000;
 8009a18:	4b07      	ldr	r3, [pc, #28]	; (8009a38 <Adjust_Gyro_Sensitivity+0x9c>)
 8009a1a:	ed93 7a03 	vldr	s14, [r3, #12]
 8009a1e:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8009a50 <Adjust_Gyro_Sensitivity+0xb4>
 8009a22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009a26:	4b04      	ldr	r3, [pc, #16]	; (8009a38 <Adjust_Gyro_Sensitivity+0x9c>)
 8009a28:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8009a2c:	bf00      	nop
 8009a2e:	370c      	adds	r7, #12
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr
 8009a38:	2000059c 	.word	0x2000059c
 8009a3c:	408c0000 	.word	0x408c0000
 8009a40:	410c0000 	.word	0x410c0000
 8009a44:	418c0000 	.word	0x418c0000
 8009a48:	420c0000 	.word	0x420c0000
 8009a4c:	428c0000 	.word	0x428c0000
 8009a50:	447a0000 	.word	0x447a0000

08009a54 <MAX17048_ReadReg>:
 * @param[in]  Register The first register to read from.
 * @param[out] ReadByte The content of the registers read.
 * @param[in]  Size     The number of consecutive registers to read.
 * @return     The success of the operation.
 */
uint8_t MAX17048_ReadReg(uint8_t Register, uint8_t* ReadByte, uint16_t Size) {
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b084      	sub	sp, #16
 8009a58:	af02      	add	r7, sp, #8
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	6039      	str	r1, [r7, #0]
 8009a5e:	71fb      	strb	r3, [r7, #7]
 8009a60:	4613      	mov	r3, r2
 8009a62:	80bb      	strh	r3, [r7, #4]
	return I2C_Read(I2C_GAS, MAX17048_ADDR, Register, ReadByte, Size) == HAL_OK;
 8009a64:	4b09      	ldr	r3, [pc, #36]	; (8009a8c <MAX17048_ReadReg+0x38>)
 8009a66:	881b      	ldrh	r3, [r3, #0]
 8009a68:	b2d9      	uxtb	r1, r3
 8009a6a:	79fa      	ldrb	r2, [r7, #7]
 8009a6c:	88bb      	ldrh	r3, [r7, #4]
 8009a6e:	9300      	str	r3, [sp, #0]
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	2002      	movs	r0, #2
 8009a74:	f7fb fd68 	bl	8005548 <I2C_Read>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	bf0c      	ite	eq
 8009a7e:	2301      	moveq	r3, #1
 8009a80:	2300      	movne	r3, #0
 8009a82:	b2db      	uxtb	r3, r3
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3708      	adds	r7, #8
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}
 8009a8c:	2000002e 	.word	0x2000002e

08009a90 <MAX17048_WriteReg>:
 * @brief     Write the specified value into the specified register of MAX17048.
 * @param[in] Register The register to write in.
 * @param[in] Value    The value to write.
 * @return    The success of the operation.
 */
uint8_t MAX17048_WriteReg(uint8_t Register, uint16_t Value) {
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	4603      	mov	r3, r0
 8009a98:	460a      	mov	r2, r1
 8009a9a:	71fb      	strb	r3, [r7, #7]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	80bb      	strh	r3, [r7, #4]
	uint8_t temp[3];
	uint8_t* pValue = ((uint8_t*) (&Value));
 8009aa0:	1d3b      	adds	r3, r7, #4
 8009aa2:	60fb      	str	r3, [r7, #12]
	temp[0] = Register;
 8009aa4:	79fb      	ldrb	r3, [r7, #7]
 8009aa6:	723b      	strb	r3, [r7, #8]
	temp[1] = pValue[0];
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	781b      	ldrb	r3, [r3, #0]
 8009aac:	727b      	strb	r3, [r7, #9]
	temp[2] = pValue[1];
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	785b      	ldrb	r3, [r3, #1]
 8009ab2:	72bb      	strb	r3, [r7, #10]

	return I2C_Write(I2C_GAS, MAX17048_ADDR, temp, 3) == HAL_OK;
 8009ab4:	4b09      	ldr	r3, [pc, #36]	; (8009adc <MAX17048_WriteReg+0x4c>)
 8009ab6:	881b      	ldrh	r3, [r3, #0]
 8009ab8:	b2d9      	uxtb	r1, r3
 8009aba:	f107 0208 	add.w	r2, r7, #8
 8009abe:	2303      	movs	r3, #3
 8009ac0:	2002      	movs	r0, #2
 8009ac2:	f7fb fced 	bl	80054a0 <I2C_Write>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	bf0c      	ite	eq
 8009acc:	2301      	moveq	r3, #1
 8009ace:	2300      	movne	r3, #0
 8009ad0:	b2db      	uxtb	r3, r3
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3710      	adds	r7, #16
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}
 8009ada:	bf00      	nop
 8009adc:	2000002e 	.word	0x2000002e

08009ae0 <MAX17048_Read_SOC>:
 * @param[out] Soc The value of battery SOC in %. If the sensor is stuck, this
 * 				   value is set to -1 and an attempt to reset the sensor is
 * 				   automatically carried out.
 * @return 	   The success of the operation.
 */
uint8_t MAX17048_Read_SOC(uint8_t* Soc) {
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b084      	sub	sp, #16
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
	uint8_t result = 1;
 8009ae8:	2301      	movs	r3, #1
 8009aea:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];

	result &= MAX17048_ReadReg(MAX17048_REG_SOC, buffer, 2);
 8009aec:	f107 0308 	add.w	r3, r7, #8
 8009af0:	2202      	movs	r2, #2
 8009af2:	4619      	mov	r1, r3
 8009af4:	2004      	movs	r0, #4
 8009af6:	f7ff ffad 	bl	8009a54 <MAX17048_ReadReg>
 8009afa:	4603      	mov	r3, r0
 8009afc:	461a      	mov	r2, r3
 8009afe:	7bfb      	ldrb	r3, [r7, #15]
 8009b00:	4013      	ands	r3, r2
 8009b02:	73fb      	strb	r3, [r7, #15]

	if (result) {
 8009b04:	7bfb      	ldrb	r3, [r7, #15]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d01a      	beq.n	8009b40 <MAX17048_Read_SOC+0x60>
		if ((buffer[0] == 0 && buffer[1] == 0) || buffer[0] > 110) {
 8009b0a:	7a3b      	ldrb	r3, [r7, #8]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d102      	bne.n	8009b16 <MAX17048_Read_SOC+0x36>
 8009b10:	7a7b      	ldrb	r3, [r7, #9]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d002      	beq.n	8009b1c <MAX17048_Read_SOC+0x3c>
 8009b16:	7a3b      	ldrb	r3, [r7, #8]
 8009b18:	2b6e      	cmp	r3, #110	; 0x6e
 8009b1a:	d90d      	bls.n	8009b38 <MAX17048_Read_SOC+0x58>
			*Soc = 0;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	701a      	strb	r2, [r3, #0]

			// If the gas gauge is stuck, reset the IC
			uint16_t b = 0x5400;
 8009b22:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8009b26:	81bb      	strh	r3, [r7, #12]
			MAX17048_WriteReg(MAX17048_REG_CMD, b);
 8009b28:	89bb      	ldrh	r3, [r7, #12]
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	20fe      	movs	r0, #254	; 0xfe
 8009b2e:	f7ff ffaf 	bl	8009a90 <MAX17048_WriteReg>
			result = 0;
 8009b32:	2300      	movs	r3, #0
 8009b34:	73fb      	strb	r3, [r7, #15]
		if ((buffer[0] == 0 && buffer[1] == 0) || buffer[0] > 110) {
 8009b36:	e006      	b.n	8009b46 <MAX17048_Read_SOC+0x66>
		} else
			*Soc = buffer[0];
 8009b38:	7a3a      	ldrb	r2, [r7, #8]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	701a      	strb	r2, [r3, #0]
 8009b3e:	e002      	b.n	8009b46 <MAX17048_Read_SOC+0x66>
	} else
		*Soc = -1;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	22ff      	movs	r2, #255	; 0xff
 8009b44:	701a      	strb	r2, [r3, #0]

	return result;
 8009b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3710      	adds	r7, #16
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <Clock_Time>:
/**
 * @brief  Clock_Time
 * @param  None
 * @retval tClockTime
 */
tClockTime Clock_Time(void) {
 8009b50:	b580      	push	{r7, lr}
 8009b52:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8009b54:	f7f6 fd20 	bl	8000598 <HAL_GetTick>
 8009b58:	4603      	mov	r3, r0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	bd80      	pop	{r7, pc}
	...

08009b60 <RTC_SetDateTime>:
 * 					current time.
 * @param[in] pDate Pointer to a RTC_DateTypeDef structure which contains the
 * 					current date.
 * @return The success of the operation.
 */
uint8_t RTC_SetDateTime(RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
	uint8_t result = 0;
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_SetTime(&hrtc, pTime, RTC_FORMAT_BIN);
 8009b6e:	2200      	movs	r2, #0
 8009b70:	6879      	ldr	r1, [r7, #4]
 8009b72:	480e      	ldr	r0, [pc, #56]	; (8009bac <RTC_SetDateTime+0x4c>)
 8009b74:	f7f9 faf7 	bl	8003166 <HAL_RTC_SetTime>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	7bfb      	ldrb	r3, [r7, #15]
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_SetDate(&hrtc, pDate, RTC_FORMAT_BIN);
 8009b82:	2200      	movs	r2, #0
 8009b84:	6839      	ldr	r1, [r7, #0]
 8009b86:	4809      	ldr	r0, [pc, #36]	; (8009bac <RTC_SetDateTime+0x4c>)
 8009b88:	f7f9 fbe6 	bl	8003358 <HAL_RTC_SetDate>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	461a      	mov	r2, r3
 8009b90:	7bfb      	ldrb	r3, [r7, #15]
 8009b92:	4313      	orrs	r3, r2
 8009b94:	73fb      	strb	r3, [r7, #15]
	return result == HAL_OK;
 8009b96:	7bfb      	ldrb	r3, [r7, #15]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	bf0c      	ite	eq
 8009b9c:	2301      	moveq	r3, #1
 8009b9e:	2300      	movne	r3, #0
 8009ba0:	b2db      	uxtb	r3, r3
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3710      	adds	r7, #16
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	bf00      	nop
 8009bac:	200004ec 	.word	0x200004ec

08009bb0 <RTC_SetDateTime_Epoch>:
 * @brief  Set the date and time from a UNIX time.
 * @param  epoch A date and time expressed in UNIX time (number of seconds from
 * 				 01 Jan 1970).
 * @return The success of the operation.
 */
uint8_t RTC_SetDateTime_Epoch(uint32_t epoch) {
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
	RTC_FromEpoch(epoch, &RTC_Time, &RTC_Date);
 8009bb8:	4a06      	ldr	r2, [pc, #24]	; (8009bd4 <RTC_SetDateTime_Epoch+0x24>)
 8009bba:	4907      	ldr	r1, [pc, #28]	; (8009bd8 <RTC_SetDateTime_Epoch+0x28>)
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f000 f8eb 	bl	8009d98 <RTC_FromEpoch>
	return RTC_SetDateTime(&RTC_Time, &RTC_Date);
 8009bc2:	4904      	ldr	r1, [pc, #16]	; (8009bd4 <RTC_SetDateTime_Epoch+0x24>)
 8009bc4:	4804      	ldr	r0, [pc, #16]	; (8009bd8 <RTC_SetDateTime_Epoch+0x28>)
 8009bc6:	f7ff ffcb 	bl	8009b60 <RTC_SetDateTime>
 8009bca:	4603      	mov	r3, r0
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3708      	adds	r7, #8
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}
 8009bd4:	20000354 	.word	0x20000354
 8009bd8:	2000038c 	.word	0x2000038c

08009bdc <RTC_GetDateTime>:
 * 					 the current time.
 * @param[out] pDate Pointer to a RTC_DateTypeDef structure which will contain
 * 					 the current date.
 * @return 	   The success of the operation.
 */
uint8_t RTC_GetDateTime(RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b084      	sub	sp, #16
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
	uint8_t result = 0;
 8009be6:	2300      	movs	r3, #0
 8009be8:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_GetTime(&hrtc, pTime, RTC_FORMAT_BIN);
 8009bea:	2200      	movs	r2, #0
 8009bec:	6879      	ldr	r1, [r7, #4]
 8009bee:	480e      	ldr	r0, [pc, #56]	; (8009c28 <RTC_GetDateTime+0x4c>)
 8009bf0:	f7f9 fb56 	bl	80032a0 <HAL_RTC_GetTime>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	7bfb      	ldrb	r3, [r7, #15]
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	73fb      	strb	r3, [r7, #15]
	result |= HAL_RTC_GetDate(&hrtc, pDate, RTC_FORMAT_BIN);
 8009bfe:	2200      	movs	r2, #0
 8009c00:	6839      	ldr	r1, [r7, #0]
 8009c02:	4809      	ldr	r0, [pc, #36]	; (8009c28 <RTC_GetDateTime+0x4c>)
 8009c04:	f7f9 fc2f 	bl	8003466 <HAL_RTC_GetDate>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	73fb      	strb	r3, [r7, #15]
	return result == HAL_OK;
 8009c12:	7bfb      	ldrb	r3, [r7, #15]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	bf0c      	ite	eq
 8009c18:	2301      	moveq	r3, #1
 8009c1a:	2300      	movne	r3, #0
 8009c1c:	b2db      	uxtb	r3, r3
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	200004ec 	.word	0x200004ec

08009c2c <RTC_GetDateTime_Epoch>:
 * @brief  	   Get the current date and time in UNIX time.
 * @param[out] pEpoch The current date and time expressed in UNIX time
 * 					  (number of seconds from 01 Jan 1970).
 * @return 	   The success of the operation.
 */
uint8_t RTC_GetDateTime_Epoch(uint32_t* pEpoch) {
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b084      	sub	sp, #16
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
	uint8_t result = RTC_GetDateTime(&RTC_Time, &RTC_Date);
 8009c34:	4908      	ldr	r1, [pc, #32]	; (8009c58 <RTC_GetDateTime_Epoch+0x2c>)
 8009c36:	4809      	ldr	r0, [pc, #36]	; (8009c5c <RTC_GetDateTime_Epoch+0x30>)
 8009c38:	f7ff ffd0 	bl	8009bdc <RTC_GetDateTime>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	73fb      	strb	r3, [r7, #15]
	*pEpoch = RTC_ToEpoch(&RTC_Time, &RTC_Date);
 8009c40:	4905      	ldr	r1, [pc, #20]	; (8009c58 <RTC_GetDateTime_Epoch+0x2c>)
 8009c42:	4806      	ldr	r0, [pc, #24]	; (8009c5c <RTC_GetDateTime_Epoch+0x30>)
 8009c44:	f000 f80c 	bl	8009c60 <RTC_ToEpoch>
 8009c48:	4602      	mov	r2, r0
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	601a      	str	r2, [r3, #0]
	return result;
 8009c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3710      	adds	r7, #16
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}
 8009c58:	20000354 	.word	0x20000354
 8009c5c:	2000038c 	.word	0x2000038c

08009c60 <RTC_ToEpoch>:
			RTC_Time.Seconds);
	return result;
}

// Convert Date/Time structures to epoch time
uint32_t RTC_ToEpoch(RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 8009c60:	b480      	push	{r7}
 8009c62:	b087      	sub	sp, #28
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	6039      	str	r1, [r7, #0]
	uint32_t JDN;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	// Calculate some coefficients
	a = (14 - pDate->Month) / 12;
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	785b      	ldrb	r3, [r3, #1]
 8009c6e:	f1c3 030e 	rsb	r3, r3, #14
 8009c72:	4a44      	ldr	r2, [pc, #272]	; (8009d84 <RTC_ToEpoch+0x124>)
 8009c74:	fb82 1203 	smull	r1, r2, r2, r3
 8009c78:	1052      	asrs	r2, r2, #1
 8009c7a:	17db      	asrs	r3, r3, #31
 8009c7c:	1ad3      	subs	r3, r2, r3
 8009c7e:	75fb      	strb	r3, [r7, #23]
	y = (pDate->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	78db      	ldrb	r3, [r3, #3]
 8009c84:	b29a      	uxth	r2, r3
 8009c86:	7dfb      	ldrb	r3, [r7, #23]
 8009c88:	b29b      	uxth	r3, r3
 8009c8a:	1ad3      	subs	r3, r2, r3
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	f503 53d4 	add.w	r3, r3, #6784	; 0x1a80
 8009c92:	3310      	adds	r3, #16
 8009c94:	82bb      	strh	r3, [r7, #20]
	m = pDate->Month + (12 * a) - 3; // since 1 March, 4801 BC
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	785a      	ldrb	r2, [r3, #1]
 8009c9a:	7dfb      	ldrb	r3, [r7, #23]
 8009c9c:	4619      	mov	r1, r3
 8009c9e:	0049      	lsls	r1, r1, #1
 8009ca0:	440b      	add	r3, r1
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	4413      	add	r3, r2
 8009ca8:	b2db      	uxtb	r3, r3
 8009caa:	3b03      	subs	r3, #3
 8009cac:	74fb      	strb	r3, [r7, #19]

	// Gregorian calendar date compute
	JDN = pDate->Date;
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	789b      	ldrb	r3, [r3, #2]
 8009cb2:	60fb      	str	r3, [r7, #12]
	JDN += (153 * m + 2) / 5;
 8009cb4:	7cfa      	ldrb	r2, [r7, #19]
 8009cb6:	4613      	mov	r3, r2
 8009cb8:	00db      	lsls	r3, r3, #3
 8009cba:	4413      	add	r3, r2
 8009cbc:	011a      	lsls	r2, r3, #4
 8009cbe:	4413      	add	r3, r2
 8009cc0:	3302      	adds	r3, #2
 8009cc2:	4a31      	ldr	r2, [pc, #196]	; (8009d88 <RTC_ToEpoch+0x128>)
 8009cc4:	fb82 1203 	smull	r1, r2, r2, r3
 8009cc8:	1052      	asrs	r2, r2, #1
 8009cca:	17db      	asrs	r3, r3, #31
 8009ccc:	1ad3      	subs	r3, r2, r3
 8009cce:	461a      	mov	r2, r3
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	4413      	add	r3, r2
 8009cd4:	60fb      	str	r3, [r7, #12]
	JDN += 365 * y;
 8009cd6:	8abb      	ldrh	r3, [r7, #20]
 8009cd8:	f240 126d 	movw	r2, #365	; 0x16d
 8009cdc:	fb02 f303 	mul.w	r3, r2, r3
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	4413      	add	r3, r2
 8009ce6:	60fb      	str	r3, [r7, #12]
	JDN += y / 4;
 8009ce8:	8abb      	ldrh	r3, [r7, #20]
 8009cea:	089b      	lsrs	r3, r3, #2
 8009cec:	b29b      	uxth	r3, r3
 8009cee:	461a      	mov	r2, r3
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	4413      	add	r3, r2
 8009cf4:	60fb      	str	r3, [r7, #12]
	JDN += -y / 100;
 8009cf6:	8abb      	ldrh	r3, [r7, #20]
 8009cf8:	4a24      	ldr	r2, [pc, #144]	; (8009d8c <RTC_ToEpoch+0x12c>)
 8009cfa:	fb82 1203 	smull	r1, r2, r2, r3
 8009cfe:	1152      	asrs	r2, r2, #5
 8009d00:	17db      	asrs	r3, r3, #31
 8009d02:	1a9b      	subs	r3, r3, r2
 8009d04:	461a      	mov	r2, r3
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	4413      	add	r3, r2
 8009d0a:	60fb      	str	r3, [r7, #12]
	JDN += y / 400;
 8009d0c:	8abb      	ldrh	r3, [r7, #20]
 8009d0e:	4a1f      	ldr	r2, [pc, #124]	; (8009d8c <RTC_ToEpoch+0x12c>)
 8009d10:	fba2 2303 	umull	r2, r3, r2, r3
 8009d14:	09db      	lsrs	r3, r3, #7
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	461a      	mov	r2, r3
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	4413      	add	r3, r2
 8009d1e:	60fb      	str	r3, [r7, #12]
	JDN = JDN - 32045;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f5a3 43fa 	sub.w	r3, r3, #32000	; 0x7d00
 8009d26:	3b2d      	subs	r3, #45	; 0x2d
 8009d28:	60fb      	str	r3, [r7, #12]
	JDN = JDN - JULIAN_DATE_BASE;    // Calculate from base date
 8009d2a:	68fa      	ldr	r2, [r7, #12]
 8009d2c:	4b18      	ldr	r3, [pc, #96]	; (8009d90 <RTC_ToEpoch+0x130>)
 8009d2e:	4413      	add	r3, r2
 8009d30:	60fb      	str	r3, [r7, #12]
	JDN *= 86400;                     // Days to seconds
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	4a17      	ldr	r2, [pc, #92]	; (8009d94 <RTC_ToEpoch+0x134>)
 8009d36:	fb02 f303 	mul.w	r3, r2, r3
 8009d3a:	60fb      	str	r3, [r7, #12]
	JDN += pTime->Hours * 3600;    // ... and today seconds
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	781b      	ldrb	r3, [r3, #0]
 8009d40:	461a      	mov	r2, r3
 8009d42:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8009d46:	fb03 f302 	mul.w	r3, r3, r2
 8009d4a:	461a      	mov	r2, r3
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	4413      	add	r3, r2
 8009d50:	60fb      	str	r3, [r7, #12]
	JDN += pTime->Minutes * 60;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	785b      	ldrb	r3, [r3, #1]
 8009d56:	461a      	mov	r2, r3
 8009d58:	4613      	mov	r3, r2
 8009d5a:	011b      	lsls	r3, r3, #4
 8009d5c:	1a9b      	subs	r3, r3, r2
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	461a      	mov	r2, r3
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	4413      	add	r3, r2
 8009d66:	60fb      	str	r3, [r7, #12]
	JDN += pTime->Seconds;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	789b      	ldrb	r3, [r3, #2]
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	4413      	add	r3, r2
 8009d72:	60fb      	str	r3, [r7, #12]

	return JDN;
 8009d74:	68fb      	ldr	r3, [r7, #12]
}
 8009d76:	4618      	mov	r0, r3
 8009d78:	371c      	adds	r7, #28
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr
 8009d82:	bf00      	nop
 8009d84:	2aaaaaab 	.word	0x2aaaaaab
 8009d88:	66666667 	.word	0x66666667
 8009d8c:	51eb851f 	.word	0x51eb851f
 8009d90:	ffdac274 	.word	0xffdac274
 8009d94:	00015180 	.word	0x00015180

08009d98 <RTC_FromEpoch>:

// Convert epoch time to Date/Time structures
void RTC_FromEpoch(uint32_t epoch, RTC_TimeTypeDef* pTime, RTC_DateTypeDef* pDate) {
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b094      	sub	sp, #80	; 0x50
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	607a      	str	r2, [r7, #4]
	uint32_t b;
	uint32_t c;
	uint32_t d;
	uint32_t e;
	uint32_t m;
	int16_t year = 0;
 8009da4:	2300      	movs	r3, #0
 8009da6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int16_t month = 0;
 8009daa:	2300      	movs	r3, #0
 8009dac:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t dow = 0;
 8009db0:	2300      	movs	r3, #0
 8009db2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t mday = 0;
 8009db6:	2300      	movs	r3, #0
 8009db8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t hour = 0;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t min = 0;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t sec = 0;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	uint64_t JD = 0;
 8009dce:	f04f 0200 	mov.w	r2, #0
 8009dd2:	f04f 0300 	mov.w	r3, #0
 8009dd6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	uint64_t JDN = 0;
 8009dda:	f04f 0200 	mov.w	r2, #0
 8009dde:	f04f 0300 	mov.w	r3, #0
 8009de2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	JD = ((epoch + 43200) / (86400 >> 1)) + (2440587 << 1) + 1;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f503 4328 	add.w	r3, r3, #43008	; 0xa800
 8009dec:	33c0      	adds	r3, #192	; 0xc0
 8009dee:	4a7f      	ldr	r2, [pc, #508]	; (8009fec <RTC_FromEpoch+0x254>)
 8009df0:	fba2 2303 	umull	r2, r3, r2, r3
 8009df4:	0bda      	lsrs	r2, r3, #15
 8009df6:	4b7e      	ldr	r3, [pc, #504]	; (8009ff0 <RTC_FromEpoch+0x258>)
 8009df8:	4413      	add	r3, r2
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	f04f 0300 	mov.w	r3, #0
 8009e00:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	JDN = JD >> 1;
 8009e04:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8009e08:	f04f 0200 	mov.w	r2, #0
 8009e0c:	f04f 0300 	mov.w	r3, #0
 8009e10:	0842      	lsrs	r2, r0, #1
 8009e12:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8009e16:	084b      	lsrs	r3, r1, #1
 8009e18:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	tm = epoch;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
	t1 = tm / 60;
 8009e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e22:	4a74      	ldr	r2, [pc, #464]	; (8009ff4 <RTC_FromEpoch+0x25c>)
 8009e24:	fba2 2303 	umull	r2, r3, r2, r3
 8009e28:	095b      	lsrs	r3, r3, #5
 8009e2a:	62bb      	str	r3, [r7, #40]	; 0x28
	sec = tm - (t1 * 60);
 8009e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e2e:	b29a      	uxth	r2, r3
 8009e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	4619      	mov	r1, r3
 8009e36:	0109      	lsls	r1, r1, #4
 8009e38:	1acb      	subs	r3, r1, r3
 8009e3a:	009b      	lsls	r3, r3, #2
 8009e3c:	b29b      	uxth	r3, r3
 8009e3e:	1ad3      	subs	r3, r2, r3
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	tm = t1;
 8009e46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e48:	62fb      	str	r3, [r7, #44]	; 0x2c
	t1 = tm / 60;
 8009e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e4c:	4a69      	ldr	r2, [pc, #420]	; (8009ff4 <RTC_FromEpoch+0x25c>)
 8009e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8009e52:	095b      	lsrs	r3, r3, #5
 8009e54:	62bb      	str	r3, [r7, #40]	; 0x28
	min = tm - (t1 * 60);
 8009e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e58:	b29a      	uxth	r2, r3
 8009e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	4619      	mov	r1, r3
 8009e60:	0109      	lsls	r1, r1, #4
 8009e62:	1acb      	subs	r3, r1, r3
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	b29b      	uxth	r3, r3
 8009e68:	1ad3      	subs	r3, r2, r3
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	tm = t1;
 8009e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e72:	62fb      	str	r3, [r7, #44]	; 0x2c
	t1 = tm / 24;
 8009e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e76:	4a60      	ldr	r2, [pc, #384]	; (8009ff8 <RTC_FromEpoch+0x260>)
 8009e78:	fba2 2303 	umull	r2, r3, r2, r3
 8009e7c:	091b      	lsrs	r3, r3, #4
 8009e7e:	62bb      	str	r3, [r7, #40]	; 0x28
	hour = tm - (t1 * 24);
 8009e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e82:	b29a      	uxth	r2, r3
 8009e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	4619      	mov	r1, r3
 8009e8a:	0049      	lsls	r1, r1, #1
 8009e8c:	440b      	add	r3, r1
 8009e8e:	00db      	lsls	r3, r3, #3
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	1ad3      	subs	r3, r2, r3
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

	dow = JDN % 7;
 8009e9a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009e9e:	f04f 0207 	mov.w	r2, #7
 8009ea2:	f04f 0300 	mov.w	r3, #0
 8009ea6:	f7f6 f997 	bl	80001d8 <__aeabi_uldivmod>
 8009eaa:	4613      	mov	r3, r2
 8009eac:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	a = JDN + 32044;
 8009eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eb2:	f503 43fa 	add.w	r3, r3, #32000	; 0x7d00
 8009eb6:	332c      	adds	r3, #44	; 0x2c
 8009eb8:	627b      	str	r3, [r7, #36]	; 0x24
	b = ((4 * a) + 3) / 146097;
 8009eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ebc:	009b      	lsls	r3, r3, #2
 8009ebe:	3303      	adds	r3, #3
 8009ec0:	4a4e      	ldr	r2, [pc, #312]	; (8009ffc <RTC_FromEpoch+0x264>)
 8009ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ec6:	0bdb      	lsrs	r3, r3, #15
 8009ec8:	623b      	str	r3, [r7, #32]
	c = a - ((146097 * b) / 4);
 8009eca:	6a3b      	ldr	r3, [r7, #32]
 8009ecc:	4a4c      	ldr	r2, [pc, #304]	; (800a000 <RTC_FromEpoch+0x268>)
 8009ece:	fb02 f303 	mul.w	r3, r2, r3
 8009ed2:	089b      	lsrs	r3, r3, #2
 8009ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ed6:	1ad3      	subs	r3, r2, r3
 8009ed8:	61fb      	str	r3, [r7, #28]
	d = ((4 * c) + 3) / 1461;
 8009eda:	69fb      	ldr	r3, [r7, #28]
 8009edc:	009b      	lsls	r3, r3, #2
 8009ede:	3303      	adds	r3, #3
 8009ee0:	4a48      	ldr	r2, [pc, #288]	; (800a004 <RTC_FromEpoch+0x26c>)
 8009ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ee6:	09db      	lsrs	r3, r3, #7
 8009ee8:	61bb      	str	r3, [r7, #24]
	e = c - ((1461 * d) / 4);
 8009eea:	69bb      	ldr	r3, [r7, #24]
 8009eec:	f240 52b5 	movw	r2, #1461	; 0x5b5
 8009ef0:	fb02 f303 	mul.w	r3, r2, r3
 8009ef4:	089b      	lsrs	r3, r3, #2
 8009ef6:	69fa      	ldr	r2, [r7, #28]
 8009ef8:	1ad3      	subs	r3, r2, r3
 8009efa:	617b      	str	r3, [r7, #20]
	m = ((5 * e) + 2) / 153;
 8009efc:	697a      	ldr	r2, [r7, #20]
 8009efe:	4613      	mov	r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	4413      	add	r3, r2
 8009f04:	3302      	adds	r3, #2
 8009f06:	4a40      	ldr	r2, [pc, #256]	; (800a008 <RTC_FromEpoch+0x270>)
 8009f08:	fba2 2303 	umull	r2, r3, r2, r3
 8009f0c:	09db      	lsrs	r3, r3, #7
 8009f0e:	613b      	str	r3, [r7, #16]
	mday = e - (((153 * m) + 2) / 5) + 1;
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	b299      	uxth	r1, r3
 8009f14:	693a      	ldr	r2, [r7, #16]
 8009f16:	4613      	mov	r3, r2
 8009f18:	00db      	lsls	r3, r3, #3
 8009f1a:	4413      	add	r3, r2
 8009f1c:	011a      	lsls	r2, r3, #4
 8009f1e:	4413      	add	r3, r2
 8009f20:	3302      	adds	r3, #2
 8009f22:	4a3a      	ldr	r2, [pc, #232]	; (800a00c <RTC_FromEpoch+0x274>)
 8009f24:	fba2 2303 	umull	r2, r3, r2, r3
 8009f28:	089b      	lsrs	r3, r3, #2
 8009f2a:	b29b      	uxth	r3, r3
 8009f2c:	1acb      	subs	r3, r1, r3
 8009f2e:	b29b      	uxth	r3, r3
 8009f30:	3301      	adds	r3, #1
 8009f32:	b29b      	uxth	r3, r3
 8009f34:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	month = m + 3 - (12 * (m / 10));
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	b29a      	uxth	r2, r3
 8009f3c:	693b      	ldr	r3, [r7, #16]
 8009f3e:	4933      	ldr	r1, [pc, #204]	; (800a00c <RTC_FromEpoch+0x274>)
 8009f40:	fba1 1303 	umull	r1, r3, r1, r3
 8009f44:	08db      	lsrs	r3, r3, #3
 8009f46:	b29b      	uxth	r3, r3
 8009f48:	4619      	mov	r1, r3
 8009f4a:	0049      	lsls	r1, r1, #1
 8009f4c:	440b      	add	r3, r1
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	b29b      	uxth	r3, r3
 8009f52:	1ad3      	subs	r3, r2, r3
 8009f54:	b29b      	uxth	r3, r3
 8009f56:	3303      	adds	r3, #3
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	year = (100 * b) + d - 4800 + (m / 10);
 8009f5e:	6a3b      	ldr	r3, [r7, #32]
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	461a      	mov	r2, r3
 8009f64:	0092      	lsls	r2, r2, #2
 8009f66:	4413      	add	r3, r2
 8009f68:	461a      	mov	r2, r3
 8009f6a:	0091      	lsls	r1, r2, #2
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	460b      	mov	r3, r1
 8009f70:	4413      	add	r3, r2
 8009f72:	009b      	lsls	r3, r3, #2
 8009f74:	b29a      	uxth	r2, r3
 8009f76:	69bb      	ldr	r3, [r7, #24]
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	4413      	add	r3, r2
 8009f7c:	b29a      	uxth	r2, r3
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	4922      	ldr	r1, [pc, #136]	; (800a00c <RTC_FromEpoch+0x274>)
 8009f82:	fba1 1303 	umull	r1, r3, r1, r3
 8009f86:	08db      	lsrs	r3, r3, #3
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	4413      	add	r3, r2
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	f5a3 5396 	sub.w	r3, r3, #4800	; 0x12c0
 8009f92:	b29b      	uxth	r3, r3
 8009f94:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

	pDate->Year = year - 2000;
 8009f98:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8009f9c:	b2db      	uxtb	r3, r3
 8009f9e:	3330      	adds	r3, #48	; 0x30
 8009fa0:	b2da      	uxtb	r2, r3
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	70da      	strb	r2, [r3, #3]
	pDate->Month = month;
 8009fa6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009faa:	b2da      	uxtb	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	705a      	strb	r2, [r3, #1]
	pDate->Date = mday;
 8009fb0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8009fb4:	b2da      	uxtb	r2, r3
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	709a      	strb	r2, [r3, #2]
	pDate->WeekDay = dow;
 8009fba:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009fbe:	b2da      	uxtb	r2, r3
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	701a      	strb	r2, [r3, #0]
	pTime->Hours = hour;
 8009fc4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8009fc8:	b2da      	uxtb	r2, r3
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	701a      	strb	r2, [r3, #0]
	pTime->Minutes = min;
 8009fce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8009fd2:	b2da      	uxtb	r2, r3
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	705a      	strb	r2, [r3, #1]
	pTime->Seconds = sec;
 8009fd8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8009fdc:	b2da      	uxtb	r2, r3
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	709a      	strb	r2, [r3, #2]
}
 8009fe2:	bf00      	nop
 8009fe4:	3750      	adds	r7, #80	; 0x50
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	bf00      	nop
 8009fec:	c22e4507 	.word	0xc22e4507
 8009ff0:	004a7b17 	.word	0x004a7b17
 8009ff4:	88888889 	.word	0x88888889
 8009ff8:	aaaaaaab 	.word	0xaaaaaaab
 8009ffc:	396b06bd 	.word	0x396b06bd
 800a000:	00023ab1 	.word	0x00023ab1
 800a004:	166db073 	.word	0x166db073
 800a008:	d62b80d7 	.word	0xd62b80d7
 800a00c:	cccccccd 	.word	0xcccccccd

0800a010 <IO_ToggleLED>:

/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "IO.h"

void IO_ToggleLED(uint8_t led) {
 800a010:	b580      	push	{r7, lr}
 800a012:	b082      	sub	sp, #8
 800a014:	af00      	add	r7, sp, #0
 800a016:	4603      	mov	r3, r0
 800a018:	71fb      	strb	r3, [r7, #7]
	if (led & LED_RED) HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 800a01a:	79fb      	ldrb	r3, [r7, #7]
 800a01c:	f003 0301 	and.w	r3, r3, #1
 800a020:	2b00      	cmp	r3, #0
 800a022:	d003      	beq.n	800a02c <IO_ToggleLED+0x1c>
 800a024:	2101      	movs	r1, #1
 800a026:	480c      	ldr	r0, [pc, #48]	; (800a058 <IO_ToggleLED+0x48>)
 800a028:	f7f6 ff5c 	bl	8000ee4 <HAL_GPIO_TogglePin>

	if (led & LED_GREEN) HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 800a02c:	79fb      	ldrb	r3, [r7, #7]
 800a02e:	f003 0302 	and.w	r3, r3, #2
 800a032:	2b00      	cmp	r3, #0
 800a034:	d003      	beq.n	800a03e <IO_ToggleLED+0x2e>
 800a036:	2120      	movs	r1, #32
 800a038:	4808      	ldr	r0, [pc, #32]	; (800a05c <IO_ToggleLED+0x4c>)
 800a03a:	f7f6 ff53 	bl	8000ee4 <HAL_GPIO_TogglePin>

	if (led & LED_BLUE) HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 800a03e:	79fb      	ldrb	r3, [r7, #7]
 800a040:	f003 0304 	and.w	r3, r3, #4
 800a044:	2b00      	cmp	r3, #0
 800a046:	d003      	beq.n	800a050 <IO_ToggleLED+0x40>
 800a048:	2102      	movs	r1, #2
 800a04a:	4803      	ldr	r0, [pc, #12]	; (800a058 <IO_ToggleLED+0x48>)
 800a04c:	f7f6 ff4a 	bl	8000ee4 <HAL_GPIO_TogglePin>
}
 800a050:	bf00      	nop
 800a052:	3708      	adds	r7, #8
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	48000400 	.word	0x48000400
 800a05c:	48000800 	.word	0x48000800

0800a060 <IO_SetLED>:

void IO_SetLED(uint8_t led) {
 800a060:	b580      	push	{r7, lr}
 800a062:	b082      	sub	sp, #8
 800a064:	af00      	add	r7, sp, #0
 800a066:	4603      	mov	r3, r0
 800a068:	71fb      	strb	r3, [r7, #7]
	if (led & LED_RED)
 800a06a:	79fb      	ldrb	r3, [r7, #7]
 800a06c:	f003 0301 	and.w	r3, r3, #1
 800a070:	2b00      	cmp	r3, #0
 800a072:	d004      	beq.n	800a07e <IO_SetLED+0x1e>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 800a074:	2201      	movs	r2, #1
 800a076:	2101      	movs	r1, #1
 800a078:	480d      	ldr	r0, [pc, #52]	; (800a0b0 <IO_SetLED+0x50>)
 800a07a:	f7f6 ff1b 	bl	8000eb4 <HAL_GPIO_WritePin>

	if (led & LED_GREEN)
 800a07e:	79fb      	ldrb	r3, [r7, #7]
 800a080:	f003 0302 	and.w	r3, r3, #2
 800a084:	2b00      	cmp	r3, #0
 800a086:	d004      	beq.n	800a092 <IO_SetLED+0x32>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800a088:	2201      	movs	r2, #1
 800a08a:	2120      	movs	r1, #32
 800a08c:	4809      	ldr	r0, [pc, #36]	; (800a0b4 <IO_SetLED+0x54>)
 800a08e:	f7f6 ff11 	bl	8000eb4 <HAL_GPIO_WritePin>

	if (led & LED_BLUE)
 800a092:	79fb      	ldrb	r3, [r7, #7]
 800a094:	f003 0304 	and.w	r3, r3, #4
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d004      	beq.n	800a0a6 <IO_SetLED+0x46>
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 800a09c:	2201      	movs	r2, #1
 800a09e:	2102      	movs	r1, #2
 800a0a0:	4803      	ldr	r0, [pc, #12]	; (800a0b0 <IO_SetLED+0x50>)
 800a0a2:	f7f6 ff07 	bl	8000eb4 <HAL_GPIO_WritePin>
}
 800a0a6:	bf00      	nop
 800a0a8:	3708      	adds	r7, #8
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	48000400 	.word	0x48000400
 800a0b4:	48000800 	.word	0x48000800

0800a0b8 <IO_ResetLED>:

void IO_ResetLED(uint8_t led) {
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b082      	sub	sp, #8
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	4603      	mov	r3, r0
 800a0c0:	71fb      	strb	r3, [r7, #7]
	if (led & LED_RED)
 800a0c2:	79fb      	ldrb	r3, [r7, #7]
 800a0c4:	f003 0301 	and.w	r3, r3, #1
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d004      	beq.n	800a0d6 <IO_ResetLED+0x1e>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	2101      	movs	r1, #1
 800a0d0:	480d      	ldr	r0, [pc, #52]	; (800a108 <IO_ResetLED+0x50>)
 800a0d2:	f7f6 feef 	bl	8000eb4 <HAL_GPIO_WritePin>

	if (led & LED_GREEN)
 800a0d6:	79fb      	ldrb	r3, [r7, #7]
 800a0d8:	f003 0302 	and.w	r3, r3, #2
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d004      	beq.n	800a0ea <IO_ResetLED+0x32>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	2120      	movs	r1, #32
 800a0e4:	4809      	ldr	r0, [pc, #36]	; (800a10c <IO_ResetLED+0x54>)
 800a0e6:	f7f6 fee5 	bl	8000eb4 <HAL_GPIO_WritePin>

	if (led & LED_BLUE)
 800a0ea:	79fb      	ldrb	r3, [r7, #7]
 800a0ec:	f003 0304 	and.w	r3, r3, #4
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d004      	beq.n	800a0fe <IO_ResetLED+0x46>
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	2102      	movs	r1, #2
 800a0f8:	4803      	ldr	r0, [pc, #12]	; (800a108 <IO_ResetLED+0x50>)
 800a0fa:	f7f6 fedb 	bl	8000eb4 <HAL_GPIO_WritePin>
}
 800a0fe:	bf00      	nop
 800a100:	3708      	adds	r7, #8
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
 800a106:	bf00      	nop
 800a108:	48000400 	.word	0x48000400
 800a10c:	48000800 	.word	0x48000800

0800a110 <IO_Enable_VCC>:

void IO_Enable_VCC(GPIO_PinState state) {
 800a110:	b580      	push	{r7, lr}
 800a112:	b082      	sub	sp, #8
 800a114:	af00      	add	r7, sp, #0
 800a116:	4603      	mov	r3, r0
 800a118:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LOAD_EN_GPIO_Port, LOAD_EN_Pin, state);
 800a11a:	79fb      	ldrb	r3, [r7, #7]
 800a11c:	461a      	mov	r2, r3
 800a11e:	2110      	movs	r1, #16
 800a120:	4803      	ldr	r0, [pc, #12]	; (800a130 <IO_Enable_VCC+0x20>)
 800a122:	f7f6 fec7 	bl	8000eb4 <HAL_GPIO_WritePin>
}
 800a126:	bf00      	nop
 800a128:	3708      	adds	r7, #8
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop
 800a130:	48000800 	.word	0x48000800

0800a134 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800a134:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a16c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800a138:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800a13a:	e003      	b.n	800a144 <LoopCopyDataInit>

0800a13c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800a13c:	4b0c      	ldr	r3, [pc, #48]	; (800a170 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800a13e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800a140:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800a142:	3104      	adds	r1, #4

0800a144 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800a144:	480b      	ldr	r0, [pc, #44]	; (800a174 <LoopForever+0xa>)
	ldr	r3, =_edata
 800a146:	4b0c      	ldr	r3, [pc, #48]	; (800a178 <LoopForever+0xe>)
	adds	r2, r0, r1
 800a148:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800a14a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800a14c:	d3f6      	bcc.n	800a13c <CopyDataInit>
	ldr	r2, =_sbss
 800a14e:	4a0b      	ldr	r2, [pc, #44]	; (800a17c <LoopForever+0x12>)
	b	LoopFillZerobss
 800a150:	e002      	b.n	800a158 <LoopFillZerobss>

0800a152 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800a152:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800a154:	f842 3b04 	str.w	r3, [r2], #4

0800a158 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800a158:	4b09      	ldr	r3, [pc, #36]	; (800a180 <LoopForever+0x16>)
	cmp	r2, r3
 800a15a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800a15c:	d3f9      	bcc.n	800a152 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800a15e:	f7fb feb5 	bl	8005ecc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a162:	f000 f811 	bl	800a188 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800a166:	f7fa fe1a 	bl	8004d9e <main>

0800a16a <LoopForever>:

LoopForever:
    b LoopForever
 800a16a:	e7fe      	b.n	800a16a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800a16c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800a170:	0801ab18 	.word	0x0801ab18
	ldr	r0, =_sdata
 800a174:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800a178:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 800a17c:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 800a180:	200005b8 	.word	0x200005b8

0800a184 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800a184:	e7fe      	b.n	800a184 <ADC1_2_IRQHandler>
	...

0800a188 <__libc_init_array>:
 800a188:	b570      	push	{r4, r5, r6, lr}
 800a18a:	4d0d      	ldr	r5, [pc, #52]	; (800a1c0 <__libc_init_array+0x38>)
 800a18c:	4c0d      	ldr	r4, [pc, #52]	; (800a1c4 <__libc_init_array+0x3c>)
 800a18e:	1b64      	subs	r4, r4, r5
 800a190:	10a4      	asrs	r4, r4, #2
 800a192:	2600      	movs	r6, #0
 800a194:	42a6      	cmp	r6, r4
 800a196:	d109      	bne.n	800a1ac <__libc_init_array+0x24>
 800a198:	4d0b      	ldr	r5, [pc, #44]	; (800a1c8 <__libc_init_array+0x40>)
 800a19a:	4c0c      	ldr	r4, [pc, #48]	; (800a1cc <__libc_init_array+0x44>)
 800a19c:	f000 f842 	bl	800a224 <_init>
 800a1a0:	1b64      	subs	r4, r4, r5
 800a1a2:	10a4      	asrs	r4, r4, #2
 800a1a4:	2600      	movs	r6, #0
 800a1a6:	42a6      	cmp	r6, r4
 800a1a8:	d105      	bne.n	800a1b6 <__libc_init_array+0x2e>
 800a1aa:	bd70      	pop	{r4, r5, r6, pc}
 800a1ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1b0:	4798      	blx	r3
 800a1b2:	3601      	adds	r6, #1
 800a1b4:	e7ee      	b.n	800a194 <__libc_init_array+0xc>
 800a1b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1ba:	4798      	blx	r3
 800a1bc:	3601      	adds	r6, #1
 800a1be:	e7f2      	b.n	800a1a6 <__libc_init_array+0x1e>
 800a1c0:	0801ab10 	.word	0x0801ab10
 800a1c4:	0801ab10 	.word	0x0801ab10
 800a1c8:	0801ab10 	.word	0x0801ab10
 800a1cc:	0801ab14 	.word	0x0801ab14

0800a1d0 <memcpy>:
 800a1d0:	440a      	add	r2, r1
 800a1d2:	4291      	cmp	r1, r2
 800a1d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1d8:	d100      	bne.n	800a1dc <memcpy+0xc>
 800a1da:	4770      	bx	lr
 800a1dc:	b510      	push	{r4, lr}
 800a1de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1e6:	4291      	cmp	r1, r2
 800a1e8:	d1f9      	bne.n	800a1de <memcpy+0xe>
 800a1ea:	bd10      	pop	{r4, pc}

0800a1ec <memset>:
 800a1ec:	4402      	add	r2, r0
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d100      	bne.n	800a1f6 <memset+0xa>
 800a1f4:	4770      	bx	lr
 800a1f6:	f803 1b01 	strb.w	r1, [r3], #1
 800a1fa:	e7f9      	b.n	800a1f0 <memset+0x4>

0800a1fc <strncpy>:
 800a1fc:	b510      	push	{r4, lr}
 800a1fe:	3901      	subs	r1, #1
 800a200:	4603      	mov	r3, r0
 800a202:	b132      	cbz	r2, 800a212 <strncpy+0x16>
 800a204:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a208:	f803 4b01 	strb.w	r4, [r3], #1
 800a20c:	3a01      	subs	r2, #1
 800a20e:	2c00      	cmp	r4, #0
 800a210:	d1f7      	bne.n	800a202 <strncpy+0x6>
 800a212:	441a      	add	r2, r3
 800a214:	2100      	movs	r1, #0
 800a216:	4293      	cmp	r3, r2
 800a218:	d100      	bne.n	800a21c <strncpy+0x20>
 800a21a:	bd10      	pop	{r4, pc}
 800a21c:	f803 1b01 	strb.w	r1, [r3], #1
 800a220:	e7f9      	b.n	800a216 <strncpy+0x1a>
	...

0800a224 <_init>:
 800a224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a226:	bf00      	nop
 800a228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a22a:	bc08      	pop	{r3}
 800a22c:	469e      	mov	lr, r3
 800a22e:	4770      	bx	lr

0800a230 <_fini>:
 800a230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a232:	bf00      	nop
 800a234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a236:	bc08      	pop	{r3}
 800a238:	469e      	mov	lr, r3
 800a23a:	4770      	bx	lr
