Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_LF_valid_to_AXIS_top -prj LF_valid_to_AXIS.prj --lib ieee_proposed=./ieee_proposed -s LF_valid_to_AXIS -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/BVP-Aptina/VIVADO_HLS/LF_VALID_TO_AXIS/solution1/sim/verilog/AESL_axi_s_outputStream_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outputStream_V_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/BVP-Aptina/VIVADO_HLS/LF_VALID_TO_AXIS/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/BVP-Aptina/VIVADO_HLS/LF_VALID_TO_AXIS/solution1/sim/verilog/LF_valid_to_AXIS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_LF_valid_to_AXIS_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/Riccardo/Documents/BVP-Aptina/VIVADO_HLS/LF_VALID_TO_AXIS/solution1/sim/verilog/LF_valid_to_AXIS.autotb.v:123]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/Riccardo/Documents/BVP-Aptina/VIVADO_HLS/LF_VALID_TO_AXIS/solution1/sim/verilog/LF_valid_to_AXIS.autotb.v:124]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/Users/Riccardo/Documents/BVP-Aptina/VIVADO_HLS/LF_VALID_TO_AXIS/solution1/sim/verilog/LF_valid_to_AXIS.autotb.v:140]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/BVP-Aptina/VIVADO_HLS/LF_VALID_TO_AXIS/solution1/sim/verilog/LF_valid_to_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LF_valid_to_AXIS
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LF_valid_to_AXIS
Compiling module xil_defaultlib.fifo(DEPTH=1)
Compiling module xil_defaultlib.AESL_axi_s_outputStream_V_V
Compiling module xil_defaultlib.apatb_LF_valid_to_AXIS_top
Built simulation snapshot LF_valid_to_AXIS
