Info: Generated by version: 17.0 build 290
Info: Starting: Create simulation model
Info: qsys-generate /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac --family="Arria 10" --part=10AX115N3F40E2SG
Progress: Loading mac/altera_eth_10g_mac.qsys
Progress: Reading input file
Progress: Adding alt_em10g32_0 [alt_em10g32 17.0]
Progress: Parameterizing module alt_em10g32_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: altera_eth_10g_mac: "Transforming system: altera_eth_10g_mac"
Info: altera_eth_10g_mac: Running transform generation_view_transform
Info: altera_eth_10g_mac: Running transform generation_view_transform took 0.001s
Info: alt_em10g32_0: Running transform generation_view_transform
Info: alt_em10g32_0: Running transform generation_view_transform took 0.000s
Info: altera_eth_10g_mac: Running transform interconnect_transform_chooser
Info: altera_eth_10g_mac: Running transform interconnect_transform_chooser took 0.098s
Info: altera_eth_10g_mac: "Naming system components in system: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Processing generation queue"
Info: altera_eth_10g_mac: "Generating: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Generating: alt_em10g32"
Info: altera_eth_10g_mac: Done "altera_eth_10g_mac" with 2 modules, 445 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/altera_eth_10g_mac.spd --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/altera_eth_10g_mac.spd --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac.qsys --block-symbol-file --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac --family="Arria 10" --part=10AX115N3F40E2SG
Progress: Loading mac/altera_eth_10g_mac.qsys
Progress: Reading input file
Progress: Adding alt_em10g32_0 [alt_em10g32 17.0]
Progress: Parameterizing module alt_em10g32_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac.qsys --synthesis=VERILOG --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/mac/altera_eth_10g_mac --family="Arria 10" --part=10AX115N3F40E2SG
Progress: Loading mac/altera_eth_10g_mac.qsys
Progress: Reading input file
Progress: Adding alt_em10g32_0 [alt_em10g32 17.0]
Progress: Parameterizing module alt_em10g32_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: altera_eth_10g_mac: "Transforming system: altera_eth_10g_mac"
Info: altera_eth_10g_mac: Running transform generation_view_transform
Info: altera_eth_10g_mac: Running transform generation_view_transform took 0.000s
Info: alt_em10g32_0: Running transform generation_view_transform
Info: alt_em10g32_0: Running transform generation_view_transform took 0.000s
Info: altera_eth_10g_mac: Running transform interconnect_transform_chooser
Info: altera_eth_10g_mac: Running transform interconnect_transform_chooser took 0.010s
Info: altera_eth_10g_mac: "Naming system components in system: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Processing generation queue"
Info: altera_eth_10g_mac: "Generating: altera_eth_10g_mac"
Info: altera_eth_10g_mac: "Generating: alt_em10g32"
Info: altera_eth_10g_mac: Done "altera_eth_10g_mac" with 2 modules, 97 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
