--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml mult_sec.twx mult_sec.ncd -o mult_sec.twr mult_sec.pcf

Design file:              mult_sec.ncd
Physical constraint file: mult_sec.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
I           |    1.482(R)|    0.048(R)|clk_BUFGP         |   0.000|
inbus_M<0>  |    1.046(R)|    0.371(R)|clk_BUFGP         |   0.000|
inbus_M<1>  |    1.010(R)|    0.400(R)|clk_BUFGP         |   0.000|
inbus_M<2>  |    0.750(R)|    0.609(R)|clk_BUFGP         |   0.000|
inbus_M<3>  |    0.468(R)|    0.836(R)|clk_BUFGP         |   0.000|
inbus_M<4>  |    0.914(R)|    0.479(R)|clk_BUFGP         |   0.000|
inbus_M<5>  |    0.854(R)|    0.526(R)|clk_BUFGP         |   0.000|
inbus_M<6>  |    0.667(R)|    0.676(R)|clk_BUFGP         |   0.000|
inbus_M<7>  |    0.610(R)|    0.722(R)|clk_BUFGP         |   0.000|
inbus_M<8>  |    0.342(R)|    0.934(R)|clk_BUFGP         |   0.000|
inbus_M<9>  |    0.595(R)|    0.732(R)|clk_BUFGP         |   0.000|
inbus_M<10> |   -0.338(R)|    1.485(R)|clk_BUFGP         |   0.000|
inbus_M<11> |   -0.074(R)|    1.273(R)|clk_BUFGP         |   0.000|
inbus_M<12> |    0.623(R)|    0.709(R)|clk_BUFGP         |   0.000|
inbus_M<13> |    0.576(R)|    0.745(R)|clk_BUFGP         |   0.000|
inbus_M<14> |   -0.060(R)|    1.258(R)|clk_BUFGP         |   0.000|
inbus_M<15> |    0.550(R)|    0.771(R)|clk_BUFGP         |   0.000|
inbus_M<16> |    0.328(R)|    0.947(R)|clk_BUFGP         |   0.000|
inbus_M<17> |    0.533(R)|    0.783(R)|clk_BUFGP         |   0.000|
inbus_M<18> |   -0.020(R)|    1.230(R)|clk_BUFGP         |   0.000|
inbus_M<19> |   -0.073(R)|    1.272(R)|clk_BUFGP         |   0.000|
inbus_M<20> |    0.244(R)|    1.019(R)|clk_BUFGP         |   0.000|
inbus_M<21> |   -0.056(R)|    1.260(R)|clk_BUFGP         |   0.000|
inbus_M<22> |    0.239(R)|    1.026(R)|clk_BUFGP         |   0.000|
inbus_M<23> |    0.485(R)|    0.829(R)|clk_BUFGP         |   0.000|
inbus_M<24> |    0.559(R)|    0.770(R)|clk_BUFGP         |   0.000|
inbus_M<25> |    0.309(R)|    0.970(R)|clk_BUFGP         |   0.000|
inbus_M<26> |    0.303(R)|    0.975(R)|clk_BUFGP         |   0.000|
inbus_M<27> |    0.313(R)|    0.967(R)|clk_BUFGP         |   0.000|
inbus_M<28> |    0.339(R)|    0.947(R)|clk_BUFGP         |   0.000|
inbus_M<29> |    0.047(R)|    1.180(R)|clk_BUFGP         |   0.000|
inbus_M<30> |    0.295(R)|    0.982(R)|clk_BUFGP         |   0.000|
inbus_M<31> |    0.526(R)|    0.797(R)|clk_BUFGP         |   0.000|
inbus_Q<0>  |    1.884(R)|   -0.291(R)|clk_BUFGP         |   0.000|
inbus_Q<1>  |    1.836(R)|   -0.252(R)|clk_BUFGP         |   0.000|
inbus_Q<2>  |    1.581(R)|   -0.048(R)|clk_BUFGP         |   0.000|
inbus_Q<3>  |    1.480(R)|    0.033(R)|clk_BUFGP         |   0.000|
inbus_Q<4>  |    1.580(R)|   -0.046(R)|clk_BUFGP         |   0.000|
inbus_Q<5>  |    1.018(R)|    0.403(R)|clk_BUFGP         |   0.000|
inbus_Q<6>  |    1.338(R)|    0.148(R)|clk_BUFGP         |   0.000|
inbus_Q<7>  |    1.823(R)|   -0.240(R)|clk_BUFGP         |   0.000|
inbus_Q<8>  |    1.192(R)|    0.264(R)|clk_BUFGP         |   0.000|
inbus_Q<9>  |    1.546(R)|   -0.019(R)|clk_BUFGP         |   0.000|
inbus_Q<10> |    1.446(R)|    0.057(R)|clk_BUFGP         |   0.000|
inbus_Q<11> |    1.754(R)|   -0.190(R)|clk_BUFGP         |   0.000|
inbus_Q<12> |    1.929(R)|   -0.330(R)|clk_BUFGP         |   0.000|
inbus_Q<13> |    2.099(R)|   -0.465(R)|clk_BUFGP         |   0.000|
inbus_Q<14> |    2.232(R)|   -0.578(R)|clk_BUFGP         |   0.000|
inbus_Q<15> |    2.293(R)|   -0.627(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
outbus<0>   |   12.812(R)|clk_BUFGP         |   0.000|
outbus<1>   |   11.943(R)|clk_BUFGP         |   0.000|
outbus<2>   |   11.683(R)|clk_BUFGP         |   0.000|
outbus<3>   |   11.877(R)|clk_BUFGP         |   0.000|
outbus<4>   |   10.952(R)|clk_BUFGP         |   0.000|
outbus<5>   |   11.350(R)|clk_BUFGP         |   0.000|
outbus<6>   |   11.561(R)|clk_BUFGP         |   0.000|
outbus<7>   |   12.315(R)|clk_BUFGP         |   0.000|
outbus<8>   |   12.767(R)|clk_BUFGP         |   0.000|
outbus<9>   |   12.420(R)|clk_BUFGP         |   0.000|
outbus<10>  |   11.823(R)|clk_BUFGP         |   0.000|
outbus<11>  |   11.663(R)|clk_BUFGP         |   0.000|
outbus<12>  |   11.332(R)|clk_BUFGP         |   0.000|
outbus<13>  |   11.252(R)|clk_BUFGP         |   0.000|
outbus<14>  |   10.879(R)|clk_BUFGP         |   0.000|
outbus<15>  |   11.059(R)|clk_BUFGP         |   0.000|
outbus<16>  |   11.607(R)|clk_BUFGP         |   0.000|
outbus<17>  |   10.895(R)|clk_BUFGP         |   0.000|
outbus<18>  |   11.498(R)|clk_BUFGP         |   0.000|
outbus<19>  |   10.845(R)|clk_BUFGP         |   0.000|
outbus<20>  |   10.867(R)|clk_BUFGP         |   0.000|
outbus<21>  |   10.931(R)|clk_BUFGP         |   0.000|
outbus<22>  |   10.346(R)|clk_BUFGP         |   0.000|
outbus<23>  |   10.627(R)|clk_BUFGP         |   0.000|
outbus<24>  |   11.414(R)|clk_BUFGP         |   0.000|
outbus<25>  |   11.168(R)|clk_BUFGP         |   0.000|
outbus<26>  |   11.178(R)|clk_BUFGP         |   0.000|
outbus<27>  |   10.150(R)|clk_BUFGP         |   0.000|
outbus<28>  |   10.119(R)|clk_BUFGP         |   0.000|
outbus<29>  |   10.235(R)|clk_BUFGP         |   0.000|
outbus<30>  |   10.823(R)|clk_BUFGP         |   0.000|
outbus<31>  |   10.839(R)|clk_BUFGP         |   0.000|
outbus<32>  |   10.826(R)|clk_BUFGP         |   0.000|
outbus<33>  |    9.832(R)|clk_BUFGP         |   0.000|
outbus<34>  |   10.419(R)|clk_BUFGP         |   0.000|
outbus<35>  |    9.778(R)|clk_BUFGP         |   0.000|
outbus<36>  |   10.895(R)|clk_BUFGP         |   0.000|
outbus<37>  |   10.300(R)|clk_BUFGP         |   0.000|
outbus<38>  |   10.905(R)|clk_BUFGP         |   0.000|
outbus<39>  |   11.159(R)|clk_BUFGP         |   0.000|
outbus<40>  |   10.519(R)|clk_BUFGP         |   0.000|
outbus<41>  |    9.981(R)|clk_BUFGP         |   0.000|
outbus<42>  |   10.693(R)|clk_BUFGP         |   0.000|
outbus<43>  |   10.368(R)|clk_BUFGP         |   0.000|
outbus<44>  |   10.949(R)|clk_BUFGP         |   0.000|
outbus<45>  |   10.676(R)|clk_BUFGP         |   0.000|
outbus<46>  |   11.235(R)|clk_BUFGP         |   0.000|
outbus<47>  |   11.472(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.390|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep 20 13:55:20 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



