Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May 15 10:05:55 2018
| Host         : DESKTOP-F0JIDD9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 420 register/latch pins with no clock driven by root clock pin: next (HIGH)

 There are 420 register/latch pins with no clock driven by root clock pin: stop (HIGH)

 There are 420 register/latch pins with no clock driven by root clock pin: c1/q_reg[26]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: c2/q_reg[17]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1986 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.202        0.000                      0                   45        0.324        0.000                      0                   45        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.202        0.000                      0                   45        0.324        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.725     5.328    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    c1/q_reg_n_1_[1]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c1/q_reg[0]_i_1_n_1
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.334    c1/q_reg[4]_i_1__0_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.448    c1/q_reg[8]_i_1__0_n_1
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    c1/q_reg[12]_i_1__0_n_1
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    c1/q_reg[16]_i_1_n_1
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    c1/q_reg[20]_i_1_n_1
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 r  c1/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.124    c1/q_reg[24]_i_1_n_7
    SLICE_X0Y62          FDRE                                         r  c1/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.601    15.024    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  c1/q_reg[25]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)        0.062    15.325    c1/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.725     5.328    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    c1/q_reg_n_1_[1]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c1/q_reg[0]_i_1_n_1
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.334    c1/q_reg[4]_i_1__0_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.448    c1/q_reg[8]_i_1__0_n_1
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    c1/q_reg[12]_i_1__0_n_1
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    c1/q_reg[16]_i_1_n_1
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    c1/q_reg[20]_i_1_n_1
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.029 r  c1/q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.029    c1/q_reg[24]_i_1_n_6
    SLICE_X0Y62          FDRE                                         r  c1/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.601    15.024    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  c1/q_reg[26]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)        0.062    15.325    c1/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.725     5.328    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    c1/q_reg_n_1_[1]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c1/q_reg[0]_i_1_n_1
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.334    c1/q_reg[4]_i_1__0_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.448    c1/q_reg[8]_i_1__0_n_1
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    c1/q_reg[12]_i_1__0_n_1
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    c1/q_reg[16]_i_1_n_1
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    c1/q_reg[20]_i_1_n_1
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.013 r  c1/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.013    c1/q_reg[24]_i_1_n_8
    SLICE_X0Y62          FDRE                                         r  c1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.601    15.024    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  c1/q_reg[24]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)        0.062    15.325    c1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.725     5.328    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    c1/q_reg_n_1_[1]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c1/q_reg[0]_i_1_n_1
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.334    c1/q_reg[4]_i_1__0_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.448    c1/q_reg[8]_i_1__0_n_1
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    c1/q_reg[12]_i_1__0_n_1
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    c1/q_reg[16]_i_1_n_1
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.010 r  c1/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.010    c1/q_reg[20]_i_1_n_7
    SLICE_X0Y61          FDRE                                         r  c1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.602    15.025    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  c1/q_reg[21]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)        0.062    15.326    c1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.725     5.328    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    c1/q_reg_n_1_[1]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c1/q_reg[0]_i_1_n_1
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.334    c1/q_reg[4]_i_1__0_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.448    c1/q_reg[8]_i_1__0_n_1
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    c1/q_reg[12]_i_1__0_n_1
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    c1/q_reg[16]_i_1_n_1
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.989 r  c1/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.989    c1/q_reg[20]_i_1_n_5
    SLICE_X0Y61          FDRE                                         r  c1/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.602    15.025    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  c1/q_reg[23]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)        0.062    15.326    c1/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.725     5.328    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    c1/q_reg_n_1_[1]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c1/q_reg[0]_i_1_n_1
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.334    c1/q_reg[4]_i_1__0_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.448    c1/q_reg[8]_i_1__0_n_1
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    c1/q_reg[12]_i_1__0_n_1
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    c1/q_reg[16]_i_1_n_1
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.915 r  c1/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.915    c1/q_reg[20]_i_1_n_6
    SLICE_X0Y61          FDRE                                         r  c1/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.602    15.025    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  c1/q_reg[22]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)        0.062    15.326    c1/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.725     5.328    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    c1/q_reg_n_1_[1]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c1/q_reg[0]_i_1_n_1
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.334    c1/q_reg[4]_i_1__0_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.448    c1/q_reg[8]_i_1__0_n_1
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    c1/q_reg[12]_i_1__0_n_1
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    c1/q_reg[16]_i_1_n_1
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.899 r  c1/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.899    c1/q_reg[20]_i_1_n_8
    SLICE_X0Y61          FDRE                                         r  c1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.602    15.025    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  c1/q_reg[20]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)        0.062    15.326    c1/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.725     5.328    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    c1/q_reg_n_1_[1]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c1/q_reg[0]_i_1_n_1
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.334    c1/q_reg[4]_i_1__0_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.448    c1/q_reg[8]_i_1__0_n_1
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    c1/q_reg[12]_i_1__0_n_1
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.896 r  c1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.896    c1/q_reg[16]_i_1_n_7
    SLICE_X0Y60          FDRE                                         r  c1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.603    15.026    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  c1/q_reg[17]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.062    15.327    c1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 c2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.716     5.319    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  c2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  c2/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.537    c2/q_reg_n_1_[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.211 r  c2/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.211    c2/q_reg[0]_i_1__0_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  c2/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.325    c2/q_reg[4]_i_1__1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  c2/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.439    c2/q_reg[8]_i_1__1_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  c2/q_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    c2/q_reg[12]_i_1__1_n_1
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  c2/q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.887    c2/q_reg[16]_i_1__0_n_7
    SLICE_X0Y86          FDRE                                         r  c2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.600    15.023    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  c2/q_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.062    15.324    c2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.725     5.328    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.762     6.546    c1/q_reg_n_1_[1]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.220 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    c1/q_reg[0]_i_1_n_1
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.334    c1/q_reg[4]_i_1__0_n_1
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.448    c1/q_reg[8]_i_1__0_n_1
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  c1/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.562    c1/q_reg[12]_i_1__0_n_1
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.875 r  c1/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.875    c1/q_reg[16]_i_1_n_5
    SLICE_X0Y60          FDRE                                         r  c1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.603    15.026    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  c1/q_reg[19]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.062    15.327    c1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  7.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  c2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  c2/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.831    c2/q_reg_n_1_[0]
    SLICE_X0Y82          LUT1 (Prop_lut1_I0_O)        0.045     1.876 r  c2/q[0]_i_2__1/O
                         net (fo=1, routed)           0.000     1.876    c2/q[0]_i_2__1_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.946 r  c2/q_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.946    c2/q_reg[0]_i_1__0_n_8
    SLICE_X0Y82          FDRE                                         r  c2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     2.034    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  c2/q_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    c2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.604     1.523    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  c1/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.837    c1/q_reg_n_1_[0]
    SLICE_X0Y56          LUT1 (Prop_lut1_I0_O)        0.045     1.882 r  c1/q[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.882    c1/q[0]_i_2__0_n_1
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.952 r  c1/q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    c1/q_reg[0]_i_1_n_8
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.042    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.105     1.628    c1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c2/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.600     1.519    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  c2/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  c2/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.843    c2/q_reg_n_1_[11]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.951 r  c2/q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.951    c2/q_reg[8]_i_1__1_n_5
    SLICE_X0Y84          FDRE                                         r  c2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.871     2.036    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  c2/q_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    c2/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.598     1.517    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  c2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  c2/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.841    c2/q_reg_n_1_[3]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.949 r  c2/q_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.949    c2/q_reg[0]_i_1__0_n_5
    SLICE_X0Y82          FDRE                                         r  c2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.869     2.034    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  c2/q_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    c2/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.603     1.522    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  c1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  c1/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.846    c1/q_reg_n_1_[11]
    SLICE_X0Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.954 r  c1/q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.954    c1/q_reg[8]_i_1__0_n_5
    SLICE_X0Y58          FDRE                                         r  c1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.876     2.041    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  c1/q_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    c1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.604     1.523    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  c1/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.847    c1/q_reg_n_1_[3]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.955 r  c1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    c1/q_reg[0]_i_1_n_5
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.042    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y56          FDRE                                         r  c1/q_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.105     1.628    c1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.603     1.522    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  c1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  c1/q_reg[12]/Q
                         net (fo=1, routed)           0.176     1.840    c1/q_reg_n_1_[12]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.955 r  c1/q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.955    c1/q_reg[12]_i_1__0_n_8
    SLICE_X0Y59          FDRE                                         r  c1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.876     2.041    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  c1/q_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    c1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.603     1.522    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  c1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  c1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.840    c1/q_reg_n_1_[4]
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.955 r  c1/q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.955    c1/q_reg[4]_i_1__0_n_8
    SLICE_X0Y57          FDRE                                         r  c1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.876     2.041    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y57          FDRE                                         r  c1/q_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    c1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c2/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.599     1.518    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  c2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  c2/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.836    c2/q_reg_n_1_[4]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.951 r  c2/q_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.951    c2/q_reg[4]_i_1__1_n_8
    SLICE_X0Y83          FDRE                                         r  c2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.870     2.035    c2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  c2/q_reg[4]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    c2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.602     1.521    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  c1/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  c1/q_reg[16]/Q
                         net (fo=1, routed)           0.176     1.839    c1/q_reg_n_1_[16]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  c1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    c1/q_reg[16]_i_1_n_8
    SLICE_X0Y60          FDRE                                         r  c1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.875     2.040    c1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  c1/q_reg[16]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    c1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y56     c1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     c1/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y58     c1/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     c1/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     c1/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     c1/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     c1/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     c1/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y60     c1/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y56     c1/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     c1/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     c1/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     c1/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     c1/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     c1/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     c1/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     c1/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y60     c1/q_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y56     c1/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     c2/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     c2/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c2/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c2/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c2/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     c2/q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     c2/q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     c2/q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y56     c1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y58     c1/q_reg[10]/C



