
optiboot_atmega1284p.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  0001fdd8  0000024c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000001d8  0001fc00  0001fc00  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  0001fffe  0001fffe  0000024c  2**0
                  CONTENTS, READONLY
  3 .comment      00000011  00000000  00000000  0000024e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000028  00000000  00000000  0000025f  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000041f  00000000  00000000  00000287  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000001cb  00000000  00000000  000006a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000191  00000000  00000000  00000871  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000094  00000000  00000000  00000a04  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000121  00000000  00000000  00000a98  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000024b  00000000  00000000  00000bb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  00000e04  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0001fc00 <main>:
# define UART_SRL UBRR3L
# define UART_UDR UDR3
#endif

/* main program starts here */
int main(void) {
   1fc00:	1f 92       	push	r1
   1fc02:	cd b7       	in	r28, 0x3d	; 61
   1fc04:	de b7       	in	r29, 0x3e	; 62
  //  SP points to RAMEND
  //  r1 contains zero
  //
  // If not, uncomment the following instructions:
  // cli();
  asm volatile ("clr __zero_reg__");
   1fc06:	11 24       	eor	r1, r1
#if defined(__AVR_ATmega8__) || defined (__AVR_ATmega32__)
  SP=RAMEND;  // This is done by hardware reset
#endif

  // Adaboot no-wait mod
  ch = MCUSR;
   1fc08:	84 b7       	in	r24, 0x34	; 52
  MCUSR = 0;
   1fc0a:	14 be       	out	0x34, r1	; 52
  if (!(ch & _BV(EXTRF))) appStart(ch);
   1fc0c:	81 ff       	sbrs	r24, 1
   1fc0e:	de d0       	rcall	.+444    	; 0x1fdcc <appStart>

#if LED_START_FLASHES > 0
  // Set up Timer 1 for timeout counter
  TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
   1fc10:	85 e0       	ldi	r24, 0x05	; 5
   1fc12:	80 93 81 00 	sts	0x0081, r24
  UCSRA = _BV(U2X); //Double speed mode USART
  UCSRB = _BV(RXEN) | _BV(TXEN);  // enable Rx & Tx
  UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0);  // config USART; 8N1
  UBRRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
#else
  UART_SRA = _BV(U2X0); //Double speed mode USART0
   1fc16:	82 e0       	ldi	r24, 0x02	; 2
   1fc18:	80 93 c0 00 	sts	0x00C0, r24
  UART_SRB = _BV(RXEN0) | _BV(TXEN0);
   1fc1c:	88 e1       	ldi	r24, 0x18	; 24
   1fc1e:	80 93 c1 00 	sts	0x00C1, r24
  UART_SRC = _BV(UCSZ00) | _BV(UCSZ01);
   1fc22:	86 e0       	ldi	r24, 0x06	; 6
   1fc24:	80 93 c2 00 	sts	0x00C2, r24
  UART_SRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
   1fc28:	8a e0       	ldi	r24, 0x0A	; 10
   1fc2a:	80 93 c4 00 	sts	0x00C4, r24
#endif
#endif

  // Set up watchdog to trigger after 500ms
  watchdogConfig(WATCHDOG_1S);
   1fc2e:	8e e0       	ldi	r24, 0x0E	; 14
   1fc30:	b8 d0       	rcall	.+368    	; 0x1fda2 <watchdogConfig>

#if (LED_START_FLASHES > 0) || defined(LED_DATA_FLASH)
  /* Set LED pin as output */
  LED_DDR |= _BV(LED);
   1fc32:	24 9a       	sbi	0x04, 4	; 4
   1fc34:	26 e0       	ldi	r18, 0x06	; 6
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
   1fc36:	8e e9       	ldi	r24, 0x9E	; 158
   1fc38:	9d ef       	ldi	r25, 0xFD	; 253
    TIFR1 = _BV(TOV1);
   1fc3a:	31 e0       	ldi	r19, 0x01	; 1
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
   1fc3c:	90 93 85 00 	sts	0x0085, r25
   1fc40:	80 93 84 00 	sts	0x0084, r24
    TIFR1 = _BV(TOV1);
   1fc44:	36 bb       	out	0x16, r19	; 22
    while(!(TIFR1 & _BV(TOV1)));
   1fc46:	b0 9b       	sbis	0x16, 0	; 22
   1fc48:	fe cf       	rjmp	.-4      	; 0x1fc46 <main+0x46>
#if defined(__AVR_ATmega8__)  || defined (__AVR_ATmega32__)
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
   1fc4a:	1c 9a       	sbi	0x03, 4	; 3
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
   1fc4c:	a8 95       	wdr
   1fc4e:	21 50       	subi	r18, 0x01	; 1
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
#endif
    watchdogReset();
  } while (--count);
   1fc50:	a9 f7       	brne	.-22     	; 0x1fc3c <main+0x3c>
   1fc52:	a1 2c       	mov	r10, r1
   1fc54:	b1 2c       	mov	r11, r1
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
        a |= (*bufPtr++) << 8;
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
   1fc56:	ee 24       	eor	r14, r14
   1fc58:	e3 94       	inc	r14
      __boot_page_write_short((uint16_t)(void*)address);
      boot_spm_busy_wait();

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
   1fc5a:	91 e1       	ldi	r25, 0x11	; 17
   1fc5c:	d9 2e       	mov	r13, r25

      // If we are in NRWW section, page erase has to be delayed until now.
      // Todo: Take RAMPZ into account (not doing so just means that we will
      //  treat the top of both "pages" of flash as NRWW, for a slight speed
      //  decrease, so fixing this is not urgent.)
      if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fc5e:	23 e0       	ldi	r18, 0x03	; 3
   1fc60:	f2 2e       	mov	r15, r18
#endif

  /* Forever loop */
  for (;;) {
    /* get character from UART */
    ch = getch();
   1fc62:	93 d0       	rcall	.+294    	; 0x1fd8a <getch>

    if(ch == STK_GET_PARAMETER) {
   1fc64:	81 34       	cpi	r24, 0x41	; 65
   1fc66:	69 f4       	brne	.+26     	; 0x1fc82 <main+0x82>
      unsigned char which = getch();
   1fc68:	90 d0       	rcall	.+288    	; 0x1fd8a <getch>
      verifySpace();
   1fc6a:	89 83       	std	Y+1, r24	; 0x01
   1fc6c:	a0 d0       	rcall	.+320    	; 0x1fdae <verifySpace>
      if (which == 0x82) {
   1fc6e:	89 81       	ldd	r24, Y+1	; 0x01
   1fc70:	82 38       	cpi	r24, 0x82	; 130
   1fc72:	09 f4       	brne	.+2      	; 0x1fc76 <main+0x76>
   1fc74:	24 c0       	rjmp	.+72     	; 0x1fcbe <main+0xbe>
	/*
	 * Send optiboot version as "minor SW version"
	 */
	putch(OPTIBOOT_MINVER);
      } else if (which == 0x81) {
   1fc76:	81 38       	cpi	r24, 0x81	; 129
   1fc78:	09 f4       	brne	.+2      	; 0x1fc7c <main+0x7c>
   1fc7a:	76 c0       	rjmp	.+236    	; 0x1fd68 <main+0x168>
      } else {
	/*
	 * GET PARAMETER returns a generic 0x03 reply for
         * other parameters - enough to keep Avrdude happy
	 */
	putch(0x03);
   1fc7c:	83 e0       	ldi	r24, 0x03	; 3
   1fc7e:	7e d0       	rcall	.+252    	; 0x1fd7c <putch>
   1fc80:	7a c0       	rjmp	.+244    	; 0x1fd76 <main+0x176>
      }
    }
    else if(ch == STK_SET_DEVICE) {
   1fc82:	82 34       	cpi	r24, 0x42	; 66
   1fc84:	11 f4       	brne	.+4      	; 0x1fc8a <main+0x8a>
      // SET DEVICE is ignored
      getNch(20);
   1fc86:	84 e1       	ldi	r24, 0x14	; 20
   1fc88:	03 c0       	rjmp	.+6      	; 0x1fc90 <main+0x90>
    }
    else if(ch == STK_SET_DEVICE_EXT) {
   1fc8a:	85 34       	cpi	r24, 0x45	; 69
   1fc8c:	19 f4       	brne	.+6      	; 0x1fc94 <main+0x94>
      // SET DEVICE EXT is ignored
      getNch(5);
   1fc8e:	85 e0       	ldi	r24, 0x05	; 5
   1fc90:	96 d0       	rcall	.+300    	; 0x1fdbe <getNch>
   1fc92:	71 c0       	rjmp	.+226    	; 0x1fd76 <main+0x176>
    }
    else if(ch == STK_LOAD_ADDRESS) {
   1fc94:	85 35       	cpi	r24, 0x55	; 85
   1fc96:	79 f4       	brne	.+30     	; 0x1fcb6 <main+0xb6>
      // LOAD ADDRESS
      uint16_t newAddress;
      newAddress = getch();
   1fc98:	78 d0       	rcall	.+240    	; 0x1fd8a <getch>
   1fc9a:	18 2f       	mov	r17, r24
      newAddress = (newAddress & 0xff) | (getch() << 8);
   1fc9c:	76 d0       	rcall	.+236    	; 0x1fd8a <getch>
   1fc9e:	21 2f       	mov	r18, r17
   1fca0:	30 e0       	ldi	r19, 0x00	; 0
   1fca2:	38 2b       	or	r19, r24
#ifdef RAMPZ
      // Transfer top bit to RAMPZ
      RAMPZ = (newAddress & 0x8000) ? 1 : 0;
   1fca4:	83 2f       	mov	r24, r19
   1fca6:	88 1f       	adc	r24, r24
   1fca8:	88 27       	eor	r24, r24
   1fcaa:	88 1f       	adc	r24, r24
   1fcac:	8b bf       	out	0x3b, r24	; 59
#endif
      newAddress += newAddress; // Convert from word address to byte address
   1fcae:	59 01       	movw	r10, r18
   1fcb0:	aa 0c       	add	r10, r10
   1fcb2:	bb 1c       	adc	r11, r11
   1fcb4:	5f c0       	rjmp	.+190    	; 0x1fd74 <main+0x174>
      address = newAddress;
      verifySpace();
    }
    else if(ch == STK_UNIVERSAL) {
   1fcb6:	86 35       	cpi	r24, 0x56	; 86
   1fcb8:	21 f4       	brne	.+8      	; 0x1fcc2 <main+0xc2>
      // UNIVERSAL command is ignored
      getNch(4);
   1fcba:	84 e0       	ldi	r24, 0x04	; 4
   1fcbc:	80 d0       	rcall	.+256    	; 0x1fdbe <getNch>
      putch(0x00);
   1fcbe:	80 e0       	ldi	r24, 0x00	; 0
   1fcc0:	de cf       	rjmp	.-68     	; 0x1fc7e <main+0x7e>
    }
    /* Write memory, length is big endian and is in bytes */
    else if(ch == STK_PROG_PAGE) {
   1fcc2:	84 36       	cpi	r24, 0x64	; 100
   1fcc4:	09 f0       	breq	.+2      	; 0x1fcc8 <main+0xc8>
   1fcc6:	3b c0       	rjmp	.+118    	; 0x1fd3e <main+0x13e>
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t *bufPtr;
      uint16_t addrPtr;

      getch();			/* getlen() */
   1fcc8:	60 d0       	rcall	.+192    	; 0x1fd8a <getch>
      length = getch();
   1fcca:	5f d0       	rcall	.+190    	; 0x1fd8a <getch>
   1fccc:	c8 2e       	mov	r12, r24
      getch();
   1fcce:	5d d0       	rcall	.+186    	; 0x1fd8a <getch>

      // If we are in RWW section, immediately start page erase
      if (address < NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fcd0:	a1 14       	cp	r10, r1
   1fcd2:	80 ee       	ldi	r24, 0xE0	; 224
   1fcd4:	b8 06       	cpc	r11, r24
   1fcd6:	18 f4       	brcc	.+6      	; 0x1fcde <main+0xde>
   1fcd8:	f5 01       	movw	r30, r10
   1fcda:	f7 be       	out	0x37, r15	; 55
   1fcdc:	e8 95       	spm
   1fcde:	00 e0       	ldi	r16, 0x00	; 0
   1fce0:	11 e0       	ldi	r17, 0x01	; 1

      // While that is going on, read in page contents
      bufPtr = buff;
      do *bufPtr++ = getch();
   1fce2:	53 d0       	rcall	.+166    	; 0x1fd8a <getch>
   1fce4:	f8 01       	movw	r30, r16
   1fce6:	81 93       	st	Z+, r24
   1fce8:	8f 01       	movw	r16, r30
      while (--length);
   1fcea:	ce 12       	cpse	r12, r30
   1fcec:	fa cf       	rjmp	.-12     	; 0x1fce2 <main+0xe2>

      // If we are in NRWW section, page erase has to be delayed until now.
      // Todo: Take RAMPZ into account (not doing so just means that we will
      //  treat the top of both "pages" of flash as NRWW, for a slight speed
      //  decrease, so fixing this is not urgent.)
      if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
   1fcee:	a1 14       	cp	r10, r1
   1fcf0:	f0 ee       	ldi	r31, 0xE0	; 224
   1fcf2:	bf 06       	cpc	r11, r31
   1fcf4:	18 f0       	brcs	.+6      	; 0x1fcfc <main+0xfc>
   1fcf6:	f5 01       	movw	r30, r10
   1fcf8:	f7 be       	out	0x37, r15	; 55
   1fcfa:	e8 95       	spm

      // Read command terminator, start reply
      verifySpace();
   1fcfc:	58 d0       	rcall	.+176    	; 0x1fdae <verifySpace>

      // If only a partial page is to be programmed, the erase might not be complete.
      // So check that here
      boot_spm_busy_wait();
   1fcfe:	07 b6       	in	r0, 0x37	; 55
   1fd00:	00 fc       	sbrc	r0, 0
   1fd02:	fd cf       	rjmp	.-6      	; 0x1fcfe <main+0xfe>
   1fd04:	f5 01       	movw	r30, r10
   1fd06:	a0 e0       	ldi	r26, 0x00	; 0
   1fd08:	b1 e0       	ldi	r27, 0x01	; 1
      bufPtr = buff;
      addrPtr = (uint16_t)(void*)address;
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
   1fd0a:	8c 91       	ld	r24, X
        a |= (*bufPtr++) << 8;
   1fd0c:	11 96       	adiw	r26, 0x01	; 1
   1fd0e:	2c 91       	ld	r18, X
   1fd10:	11 97       	sbiw	r26, 0x01	; 1
   1fd12:	90 e0       	ldi	r25, 0x00	; 0
   1fd14:	92 2b       	or	r25, r18
# define UART_SRL UBRR3L
# define UART_UDR UDR3
#endif

/* main program starts here */
int main(void) {
   1fd16:	12 96       	adiw	r26, 0x02	; 2
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
        a |= (*bufPtr++) << 8;
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
   1fd18:	0c 01       	movw	r0, r24
   1fd1a:	e7 be       	out	0x37, r14	; 55
   1fd1c:	e8 95       	spm
   1fd1e:	11 24       	eor	r1, r1
        addrPtr += 2;
   1fd20:	32 96       	adiw	r30, 0x02	; 2
      } while (--ch);
   1fd22:	a1 15       	cp	r26, r1
   1fd24:	82 e0       	ldi	r24, 0x02	; 2
   1fd26:	b8 07       	cpc	r27, r24
   1fd28:	81 f7       	brne	.-32     	; 0x1fd0a <main+0x10a>

      // Write from programming buffer
      __boot_page_write_short((uint16_t)(void*)address);
   1fd2a:	85 e0       	ldi	r24, 0x05	; 5
   1fd2c:	f5 01       	movw	r30, r10
   1fd2e:	87 bf       	out	0x37, r24	; 55
   1fd30:	e8 95       	spm
      boot_spm_busy_wait();
   1fd32:	07 b6       	in	r0, 0x37	; 55
   1fd34:	00 fc       	sbrc	r0, 0
   1fd36:	fd cf       	rjmp	.-6      	; 0x1fd32 <main+0x132>

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
   1fd38:	d7 be       	out	0x37, r13	; 55
   1fd3a:	e8 95       	spm
   1fd3c:	1c c0       	rjmp	.+56     	; 0x1fd76 <main+0x176>
#endif

    }
    /* Read memory block mode, length is big endian.  */
    else if(ch == STK_READ_PAGE) {
   1fd3e:	84 37       	cpi	r24, 0x74	; 116
   1fd40:	61 f4       	brne	.+24     	; 0x1fd5a <main+0x15a>
      // READ PAGE - we only read flash
      getch();			/* getlen() */
   1fd42:	23 d0       	rcall	.+70     	; 0x1fd8a <getch>
      length = getch();
   1fd44:	22 d0       	rcall	.+68     	; 0x1fd8a <getch>
   1fd46:	18 2f       	mov	r17, r24
      getch();
   1fd48:	20 d0       	rcall	.+64     	; 0x1fd8a <getch>

      verifySpace();
   1fd4a:	31 d0       	rcall	.+98     	; 0x1fdae <verifySpace>
        __asm__ ("elpm %0,Z+\n" : "=r" (ch), "=z" (address): "1" (address));
#else
        // read a Flash byte and increment the address
        __asm__ ("lpm %0,Z+\n" : "=r" (ch), "=z" (address): "1" (address));
#endif
        putch(ch);
   1fd4c:	f5 01       	movw	r30, r10
   1fd4e:	87 91       	elpm	r24, Z+
   1fd50:	5f 01       	movw	r10, r30
   1fd52:	14 d0       	rcall	.+40     	; 0x1fd7c <putch>
      } while (--length);
   1fd54:	11 50       	subi	r17, 0x01	; 1
   1fd56:	d1 f7       	brne	.-12     	; 0x1fd4c <main+0x14c>
   1fd58:	0e c0       	rjmp	.+28     	; 0x1fd76 <main+0x176>
    }

    /* Get device signature bytes  */
    else if(ch == STK_READ_SIGN) {
   1fd5a:	85 37       	cpi	r24, 0x75	; 117
   1fd5c:	39 f4       	brne	.+14     	; 0x1fd6c <main+0x16c>
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
   1fd5e:	27 d0       	rcall	.+78     	; 0x1fdae <verifySpace>
      putch(SIGNATURE_0);
   1fd60:	8e e1       	ldi	r24, 0x1E	; 30
   1fd62:	0c d0       	rcall	.+24     	; 0x1fd7c <putch>
      putch(SIGNATURE_1);
   1fd64:	87 e9       	ldi	r24, 0x97	; 151
   1fd66:	0a d0       	rcall	.+20     	; 0x1fd7c <putch>
      putch(SIGNATURE_2);
   1fd68:	85 e0       	ldi	r24, 0x05	; 5
   1fd6a:	89 cf       	rjmp	.-238    	; 0x1fc7e <main+0x7e>
    }
    else if (ch == STK_LEAVE_PROGMODE) { /* 'Q' */
   1fd6c:	81 35       	cpi	r24, 0x51	; 81
   1fd6e:	11 f4       	brne	.+4      	; 0x1fd74 <main+0x174>
      // Adaboot no-wait mod
      watchdogConfig(WATCHDOG_16MS);
   1fd70:	88 e0       	ldi	r24, 0x08	; 8
   1fd72:	17 d0       	rcall	.+46     	; 0x1fda2 <watchdogConfig>
      verifySpace();
    }
    else {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
   1fd74:	1c d0       	rcall	.+56     	; 0x1fdae <verifySpace>
    }
    putch(STK_OK);
   1fd76:	80 e1       	ldi	r24, 0x10	; 16
   1fd78:	01 d0       	rcall	.+2      	; 0x1fd7c <putch>
  }
   1fd7a:	73 cf       	rjmp	.-282    	; 0x1fc62 <main+0x62>

0001fd7c <putch>:
}

void putch(char ch) {
#ifndef SOFT_UART
  while (!(UART_SRA & _BV(UDRE0)));
   1fd7c:	90 91 c0 00 	lds	r25, 0x00C0
   1fd80:	95 ff       	sbrs	r25, 5
   1fd82:	fc cf       	rjmp	.-8      	; 0x1fd7c <putch>
  UART_UDR = ch;
   1fd84:	80 93 c6 00 	sts	0x00C6, r24
   1fd88:	08 95       	ret

0001fd8a <getch>:
      [uartBit] "I" (UART_RX_BIT)
    :
      "r25"
);
#else
  while(!(UART_SRA & _BV(RXC0)))
   1fd8a:	80 91 c0 00 	lds	r24, 0x00C0
   1fd8e:	87 ff       	sbrs	r24, 7
   1fd90:	fc cf       	rjmp	.-8      	; 0x1fd8a <getch>
    ;
  if (!(UART_SRA & _BV(FE0))) {
   1fd92:	80 91 c0 00 	lds	r24, 0x00C0
   1fd96:	84 fd       	sbrc	r24, 4
   1fd98:	01 c0       	rjmp	.+2      	; 0x1fd9c <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
   1fd9a:	a8 95       	wdr
       * don't care that an invalid char is returned...)
       */
    watchdogReset();
  }
  
  ch = UART_UDR;
   1fd9c:	80 91 c6 00 	lds	r24, 0x00C6
  LED_PIN |= _BV(LED);
#endif
#endif

  return ch;
}
   1fda0:	08 95       	ret

0001fda2 <watchdogConfig>:
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
   1fda2:	e0 e6       	ldi	r30, 0x60	; 96
   1fda4:	f0 e0       	ldi	r31, 0x00	; 0
   1fda6:	98 e1       	ldi	r25, 0x18	; 24
   1fda8:	90 83       	st	Z, r25
  WDTCSR = x;
   1fdaa:	80 83       	st	Z, r24
   1fdac:	08 95       	ret

0001fdae <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
   1fdae:	ed df       	rcall	.-38     	; 0x1fd8a <getch>
   1fdb0:	80 32       	cpi	r24, 0x20	; 32
   1fdb2:	19 f0       	breq	.+6      	; 0x1fdba <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
   1fdb4:	88 e0       	ldi	r24, 0x08	; 8
   1fdb6:	f5 df       	rcall	.-22     	; 0x1fda2 <watchdogConfig>
   1fdb8:	ff cf       	rjmp	.-2      	; 0x1fdb8 <verifySpace+0xa>
    while (1)			      // and busy-loop so that WD causes
      ;				      //  a reset and app start.
  }
  putch(STK_INSYNC);
   1fdba:	84 e1       	ldi	r24, 0x14	; 20
   1fdbc:	df cf       	rjmp	.-66     	; 0x1fd7c <putch>

0001fdbe <getNch>:
    ::[count] "M" (UART_B_VALUE)
  );
}
#endif

void getNch(uint8_t count) {
   1fdbe:	cf 93       	push	r28
   1fdc0:	c8 2f       	mov	r28, r24
  do getch(); while (--count);
   1fdc2:	e3 df       	rcall	.-58     	; 0x1fd8a <getch>
   1fdc4:	c1 50       	subi	r28, 0x01	; 1
   1fdc6:	e9 f7       	brne	.-6      	; 0x1fdc2 <getNch+0x4>
  verifySpace();
}
   1fdc8:	cf 91       	pop	r28
}
#endif

void getNch(uint8_t count) {
  do getch(); while (--count);
  verifySpace();
   1fdca:	f1 cf       	rjmp	.-30     	; 0x1fdae <verifySpace>

0001fdcc <appStart>:

void appStart(uint8_t rstFlags) {
  // save the reset flags in the designated register
  //  This can be saved in a main program by putting code in .init0 (which
  //  executes before normal c init code) to save R2 to a global variable.
  __asm__ __volatile__ ("mov r2, %0\n" :: "r" (rstFlags));
   1fdcc:	28 2e       	mov	r2, r24

  watchdogConfig(WATCHDOG_OFF);
   1fdce:	80 e0       	ldi	r24, 0x00	; 0
   1fdd0:	e8 df       	rcall	.-48     	; 0x1fda2 <watchdogConfig>
  __asm__ __volatile__ (
   1fdd2:	ee 27       	eor	r30, r30
   1fdd4:	ff 27       	eor	r31, r31
   1fdd6:	09 94       	ijmp
