

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13'
================================================================
* Date:           Tue Apr  1 22:29:17 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.036 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cx = alloca i32 1"   --->   Operation 11 'alloca' 'cx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_0_1 = alloca i32 1"   --->   Operation 12 'alloca' 'acc_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc_1_1 = alloca i32 1"   --->   Operation 13 'alloca' 'acc_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc_2_1 = alloca i32 1"   --->   Operation 14 'alloca' 'acc_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%acc_3 = alloca i32 1"   --->   Operation 15 'alloca' 'acc_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cy = alloca i32 1"   --->   Operation 16 'alloca' 'cy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten123 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%iChannel = alloca i32 1"   --->   Operation 18 'alloca' 'iChannel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten195 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%icmp_ln99_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln99_2"   --->   Operation 20 'read' 'icmp_ln99_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%icmp_ln99_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln99_1"   --->   Operation 21 'read' 'icmp_ln99_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%icmp_ln99_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln99"   --->   Operation 22 'read' 'icmp_ln99_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %x_cast"   --->   Operation 23 'read' 'x_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp_ln51_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln51_1"   --->   Operation 24 'read' 'icmp_ln51_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %convWidth"   --->   Operation 25 'read' 'convWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln"   --->   Operation 26 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln19_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln19"   --->   Operation 27 'read' 'mul_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln19_1_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln19_1"   --->   Operation 28 'read' 'mul_ln19_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc_0_32_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_0_32_reload"   --->   Operation 29 'read' 'acc_0_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc_1_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_1_3_reload"   --->   Operation 30 'read' 'acc_1_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%acc_2_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_2_3_reload"   --->   Operation 31 'read' 'acc_2_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%acc_3_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %acc_3_3_reload"   --->   Operation 32 'read' 'acc_3_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten195"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten123"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_3_3_reload_read, i32 %acc_3"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_2_3_reload_read, i32 %acc_2_1"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_1_3_reload_read, i32 %acc_1_1"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %acc_0_32_reload_read, i32 %acc_0_1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cx"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_97_14"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%iChannel_1 = load i32 %iChannel" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 43 'load' 'iChannel_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten195_load = load i96 %indvar_flatten195" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 44 'load' 'indvar_flatten195_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i32 %iChannel_1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 45 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %iChannel_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 46 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln87, i2 0" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 47 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.54ns)   --->   "%sub_ln101 = sub i12 %tmp_5, i12 %trunc_ln101" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 48 'sub' 'sub_ln101' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (3.12ns)   --->   "%icmp_ln87 = icmp_eq  i96 %indvar_flatten195_load, i96 %mul_ln19_1_read" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 49 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (4.43ns)   --->   "%add_ln87_1 = add i96 %indvar_flatten195_load, i96 1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 50 'add' 'add_ln87_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc155.loopexit, void %for.body163.preheader.exitStub" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 51 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten123_load = load i64 %indvar_flatten123" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 52 'load' 'indvar_flatten123_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %iChannel_1, i32 1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 53 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = trunc i32 %add_ln87" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 54 'trunc' 'trunc_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.77ns)   --->   "%icmp_ln90 = icmp_eq  i64 %indvar_flatten123_load, i64 %mul_ln19_read" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 55 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln87)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i32 %add_ln87" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 56 'trunc' 'trunc_ln101_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln87_1, i2 0" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 57 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.54ns)   --->   "%sub_ln101_1 = sub i12 %tmp_6, i12 %trunc_ln101_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 58 'sub' 'sub_ln101_1' <Predicate = (!icmp_ln87)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.69ns)   --->   "%select_ln87_1 = select i1 %icmp_ln90, i32 %add_ln87, i32 %iChannel_1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 59 'select' 'select_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln87_2 = trunc i32 %select_ln87_1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 60 'trunc' 'trunc_ln87_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i32 %select_ln87_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 61 'trunc' 'trunc_ln101_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %trunc_ln87_2, i2 0" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 62 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.54ns)   --->   "%sub_ln101_2 = sub i12 %tmp_7, i12 %trunc_ln101_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 63 'sub' 'sub_ln101_2' <Predicate = (!icmp_ln87)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln87 = mul i12 %trunc_ln101_3, i12 %trunc_ln_read" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 64 'mul' 'mul_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (3.52ns)   --->   "%add_ln90_1 = add i64 %indvar_flatten123_load, i64 1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 65 'add' 'add_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.48ns)   --->   "%select_ln90_7 = select i1 %icmp_ln90, i64 1, i64 %add_ln90_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 66 'select' 'select_ln90_7' <Predicate = (!icmp_ln87)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln93 = store i96 %add_ln87_1, i96 %indvar_flatten195" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 67 'store' 'store_ln93' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %select_ln87_1, i32 %iChannel" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 68 'store' 'store_ln93' <Predicate = (!icmp_ln87)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %select_ln90_7, i64 %indvar_flatten123" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 69 'store' 'store_ln93' <Predicate = (!icmp_ln87)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%cy_1 = load i32 %cy"   --->   Operation 70 'load' 'cy_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101 = add i12 %sub_ln101, i12 768" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 71 'add' 'add_ln101' <Predicate = (icmp_ln99_read & !icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_1 = add i12 %sub_ln101, i12 1536" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 72 'add' 'add_ln101_1' <Predicate = (icmp_ln99_1_read & !icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_2 = add i12 %sub_ln101, i12 2304" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 73 'add' 'add_ln101_2' <Predicate = (icmp_ln99_2_read & !icmp_ln90)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i32 %cy_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 74 'trunc' 'trunc_ln101_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.54ns)   --->   "%add_ln101_3 = add i12 %sub_ln101, i12 %trunc_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 75 'add' 'add_ln101_3' <Predicate = (!icmp_ln90)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_4 = add i12 %add_ln101, i12 %trunc_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 76 'add' 'add_ln101_4' <Predicate = (icmp_ln99_read & !icmp_ln90)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_5 = add i12 %add_ln101_1, i12 %trunc_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 77 'add' 'add_ln101_5' <Predicate = (icmp_ln99_1_read & !icmp_ln90)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_6 = add i12 %add_ln101_2, i12 %trunc_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 78 'add' 'add_ln101_6' <Predicate = (icmp_ln99_2_read & !icmp_ln90)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%cx_load = load i32 %cx" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 80 'load' 'cx_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.69ns)   --->   "%select_ln87 = select i1 %icmp_ln90, i32 0, i32 %cy_1" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 81 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [2/3] (1.05ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln87 = mul i12 %trunc_ln101_3, i12 %trunc_ln_read" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 82 'mul' 'mul_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_1)   --->   "%empty = trunc i32 %cy_1"   --->   Operation 83 'trunc' 'empty' <Predicate = (!icmp_ln87 & !icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_1)   --->   "%select_ln87_2 = select i1 %icmp_ln90, i2 0, i2 %empty" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 84 'select' 'select_ln87_2' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_2)   --->   "%select_ln87_3 = select i1 %icmp_ln90, i12 %sub_ln101_1, i12 %add_ln101_3" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 85 'select' 'select_ln87_3' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %cx_load, i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 86 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln87 & !icmp_ln90)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.99ns)   --->   "%select_ln87_7 = select i1 %icmp_ln90, i1 %icmp_ln51_1_read, i1 %icmp_ln93" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 87 'select' 'select_ln87_7' <Predicate = (!icmp_ln87)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln90 = add i32 %select_ln87, i32 1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 88 'add' 'add_ln90' <Predicate = (!icmp_ln87)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln90)   --->   "%or_ln90 = or i1 %select_ln87_7, i1 %icmp_ln90" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 89 'or' 'or_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln90 = select i1 %or_ln90, i32 0, i32 %cx_load" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 90 'select' 'select_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i32 %add_ln90" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 91 'trunc' 'trunc_ln101_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.54ns)   --->   "%add_ln101_13 = add i12 %sub_ln101_2, i12 %trunc_ln101_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 92 'add' 'add_ln101_13' <Predicate = (!icmp_ln87)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_10 = add i12 %sub_ln101_2, i12 768" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 93 'add' 'add_ln101_10' <Predicate = (!icmp_ln87 & icmp_ln99_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_14 = add i12 %add_ln101_10, i12 %trunc_ln101_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 94 'add' 'add_ln101_14' <Predicate = (!icmp_ln87 & icmp_ln99_read)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_11 = add i12 %sub_ln101_2, i12 1536" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 95 'add' 'add_ln101_11' <Predicate = (!icmp_ln87 & icmp_ln99_1_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_15 = add i12 %add_ln101_11, i12 %trunc_ln101_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 96 'add' 'add_ln101_15' <Predicate = (!icmp_ln87 & icmp_ln99_1_read)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_12 = add i12 %sub_ln101_2, i12 2304" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 97 'add' 'add_ln101_12' <Predicate = (!icmp_ln87 & icmp_ln99_2_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln101_16 = add i12 %add_ln101_12, i12 %trunc_ln101_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 98 'add' 'add_ln101_16' <Predicate = (!icmp_ln87 & icmp_ln99_2_read)> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_1)   --->   "%empty_66 = trunc i32 %add_ln90" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 99 'trunc' 'empty_66' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln90_1 = select i1 %select_ln87_7, i2 %empty_66, i2 %select_ln87_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 100 'select' 'select_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln90_2 = select i1 %select_ln87_7, i12 %add_ln101_13, i12 %select_ln87_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 101 'select' 'select_ln90_2' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln90_6 = select i1 %select_ln87_7, i32 %add_ln90, i32 %select_ln87" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 102 'select' 'select_ln90_6' <Predicate = (!icmp_ln87)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i32 %select_ln90" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 103 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.54ns)   --->   "%add_ln94_1 = add i12 %x_cast_read, i12 %trunc_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 104 'add' 'add_ln94_1' <Predicate = (!icmp_ln87)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty_67 = trunc i32 %select_ln90" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 105 'trunc' 'empty_67' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln93 = add i32 %select_ln90, i32 1" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 106 'add' 'add_ln93' <Predicate = (!icmp_ln87)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %select_ln90_6, i32 %cy" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 107 'store' 'store_ln93' <Predicate = (!icmp_ln87)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.49>
ST_4 : Operation 108 [1/1] (1.54ns)   --->   "%add_ln101_7 = add i12 %sub_ln101_1, i12 768" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 108 'add' 'add_ln101_7' <Predicate = (icmp_ln99_read & icmp_ln90 & !select_ln87_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.54ns)   --->   "%add_ln101_8 = add i12 %sub_ln101_1, i12 1536" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 109 'add' 'add_ln101_8' <Predicate = (icmp_ln99_1_read & icmp_ln90 & !select_ln87_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.54ns)   --->   "%add_ln101_9 = add i12 %sub_ln101_1, i12 2304" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 110 'add' 'add_ln101_9' <Predicate = (icmp_ln99_2_read & icmp_ln90 & !select_ln87_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln87 = mul i12 %trunc_ln101_3, i12 %trunc_ln_read" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 111 'mul' 'mul_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_3)   --->   "%select_ln87_4 = select i1 %icmp_ln90, i12 %add_ln101_7, i12 %add_ln101_4" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 112 'select' 'select_ln87_4' <Predicate = (icmp_ln99_read & !select_ln87_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_4)   --->   "%select_ln87_5 = select i1 %icmp_ln90, i12 %add_ln101_8, i12 %add_ln101_5" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 113 'select' 'select_ln87_5' <Predicate = (icmp_ln99_1_read & !select_ln87_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln90_5)   --->   "%select_ln87_6 = select i1 %icmp_ln90, i12 %add_ln101_9, i12 %add_ln101_6" [HLS_Optimized/conv2d.cpp:87]   --->   Operation 114 'select' 'select_ln87_6' <Predicate = (icmp_ln99_2_read & !select_ln87_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i12 %select_ln90_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 115 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%coeff_cache_addr = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln101" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 116 'getelementptr' 'coeff_cache_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (3.25ns)   --->   "%coeff_cache_load = load i12 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 117 'load' 'coeff_cache_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr = getelementptr i32 %coeff_cache_1, i64 0, i64 %zext_ln101" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 118 'getelementptr' 'coeff_cache_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (3.25ns)   --->   "%coeff_cache_1_load = load i12 %coeff_cache_1_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 119 'load' 'coeff_cache_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr = getelementptr i32 %coeff_cache_2, i64 0, i64 %zext_ln101" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 120 'getelementptr' 'coeff_cache_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (3.25ns)   --->   "%coeff_cache_2_load = load i12 %coeff_cache_2_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 121 'load' 'coeff_cache_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 122 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln90_3 = select i1 %select_ln87_7, i12 %add_ln101_14, i12 %select_ln87_4" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 122 'select' 'select_ln90_3' <Predicate = (icmp_ln99_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i12 %select_ln90_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 123 'zext' 'zext_ln101_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%coeff_cache_addr_1 = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 124 'getelementptr' 'coeff_cache_addr_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (3.25ns)   --->   "%coeff_cache_load_1 = load i12 %coeff_cache_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 125 'load' 'coeff_cache_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr_1 = getelementptr i32 %coeff_cache_1, i64 0, i64 %zext_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 126 'getelementptr' 'coeff_cache_1_addr_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%coeff_cache_1_load_1 = load i12 %coeff_cache_1_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 127 'load' 'coeff_cache_1_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr_1 = getelementptr i32 %coeff_cache_2, i64 0, i64 %zext_ln101_1" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 128 'getelementptr' 'coeff_cache_2_addr_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_4 : Operation 129 [2/2] (3.25ns)   --->   "%coeff_cache_2_load_1 = load i12 %coeff_cache_2_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 129 'load' 'coeff_cache_2_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 130 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln90_4 = select i1 %select_ln87_7, i12 %add_ln101_15, i12 %select_ln87_5" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 130 'select' 'select_ln90_4' <Predicate = (icmp_ln99_1_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i12 %select_ln90_4" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 131 'zext' 'zext_ln101_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%coeff_cache_addr_2 = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln101_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 132 'getelementptr' 'coeff_cache_addr_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%coeff_cache_load_2 = load i12 %coeff_cache_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 133 'load' 'coeff_cache_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr_2 = getelementptr i32 %coeff_cache_1, i64 0, i64 %zext_ln101_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 134 'getelementptr' 'coeff_cache_1_addr_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (3.25ns)   --->   "%coeff_cache_1_load_2 = load i12 %coeff_cache_1_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 135 'load' 'coeff_cache_1_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr_2 = getelementptr i32 %coeff_cache_2, i64 0, i64 %zext_ln101_2" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 136 'getelementptr' 'coeff_cache_2_addr_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_4 : Operation 137 [2/2] (3.25ns)   --->   "%coeff_cache_2_load_2 = load i12 %coeff_cache_2_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 137 'load' 'coeff_cache_2_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 138 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln90_5 = select i1 %select_ln87_7, i12 %add_ln101_16, i12 %select_ln87_6" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 138 'select' 'select_ln90_5' <Predicate = (icmp_ln99_2_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i12 %select_ln90_5" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 139 'zext' 'zext_ln101_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%coeff_cache_addr_3 = getelementptr i32 %coeff_cache, i64 0, i64 %zext_ln101_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 140 'getelementptr' 'coeff_cache_addr_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (3.25ns)   --->   "%coeff_cache_load_3 = load i12 %coeff_cache_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 141 'load' 'coeff_cache_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%coeff_cache_1_addr_3 = getelementptr i32 %coeff_cache_1, i64 0, i64 %zext_ln101_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 142 'getelementptr' 'coeff_cache_1_addr_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (3.25ns)   --->   "%coeff_cache_1_load_3 = load i12 %coeff_cache_1_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 143 'load' 'coeff_cache_1_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%coeff_cache_2_addr_3 = getelementptr i32 %coeff_cache_2, i64 0, i64 %zext_ln101_3" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 144 'getelementptr' 'coeff_cache_2_addr_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (3.25ns)   --->   "%coeff_cache_2_load_3 = load i12 %coeff_cache_2_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 145 'load' 'coeff_cache_2_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_4 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln94 = add i12 %add_ln94_1, i12 %mul_ln87" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 146 'add' 'add_ln94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %add_ln93, i32 %cx" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 147 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 148 [1/2] (3.25ns)   --->   "%coeff_cache_load = load i12 %coeff_cache_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 148 'load' 'coeff_cache_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 149 [1/2] (3.25ns)   --->   "%coeff_cache_1_load = load i12 %coeff_cache_1_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 149 'load' 'coeff_cache_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 150 [1/2] (3.25ns)   --->   "%coeff_cache_2_load = load i12 %coeff_cache_2_addr" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 150 'load' 'coeff_cache_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 151 [1/2] (3.25ns)   --->   "%coeff_cache_load_1 = load i12 %coeff_cache_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 151 'load' 'coeff_cache_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%coeff_cache_1_load_1 = load i12 %coeff_cache_1_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 152 'load' 'coeff_cache_1_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 153 [1/2] (3.25ns)   --->   "%coeff_cache_2_load_1 = load i12 %coeff_cache_2_addr_1" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 153 'load' 'coeff_cache_2_load_1' <Predicate = (icmp_ln99_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%coeff_cache_load_2 = load i12 %coeff_cache_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 154 'load' 'coeff_cache_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%coeff_cache_1_load_2 = load i12 %coeff_cache_1_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 155 'load' 'coeff_cache_1_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 156 [1/2] (3.25ns)   --->   "%coeff_cache_2_load_2 = load i12 %coeff_cache_2_addr_2" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 156 'load' 'coeff_cache_2_load_2' <Predicate = (icmp_ln99_1_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 157 [1/2] (3.25ns)   --->   "%coeff_cache_load_3 = load i12 %coeff_cache_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 157 'load' 'coeff_cache_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%coeff_cache_1_load_3 = load i12 %coeff_cache_1_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 158 'load' 'coeff_cache_1_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%coeff_cache_2_load_3 = load i12 %coeff_cache_2_addr_3" [HLS_Optimized/conv2d.cpp:90]   --->   Operation 159 'load' 'coeff_cache_2_load_3' <Predicate = (icmp_ln99_2_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 3072> <RAM>
ST_5 : Operation 160 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln94 = add i12 %add_ln94_1, i12 %mul_ln87" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 160 'add' 'add_ln94' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i12 %add_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 161 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%row_buffer_addr = getelementptr i32 %row_buffer, i64 0, i64 %zext_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 162 'getelementptr' 'row_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%row_buffer_1_addr = getelementptr i32 %row_buffer_1, i64 0, i64 %zext_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 163 'getelementptr' 'row_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%row_buffer_2_addr = getelementptr i32 %row_buffer_2, i64 0, i64 %zext_ln94" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 164 'getelementptr' 'row_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [2/2] (3.25ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 165 'load' 'row_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_5 : Operation 166 [2/2] (3.25ns)   --->   "%row_buffer_1_load = load i12 %row_buffer_1_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 166 'load' 'row_buffer_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_5 : Operation 167 [2/2] (3.25ns)   --->   "%row_buffer_2_load = load i12 %row_buffer_2_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 167 'load' 'row_buffer_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_5 : Operation 168 [1/1] (1.70ns)   --->   "%filterValue = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %coeff_cache_load, i32 %coeff_cache_1_load, i32 %coeff_cache_2_load, i2 %empty_67" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 168 'mux' 'filterValue' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (1.70ns)   --->   "%filterValue_1 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %coeff_cache_load_1, i32 %coeff_cache_1_load_1, i32 %coeff_cache_2_load_1, i2 %empty_67" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 169 'mux' 'filterValue_1' <Predicate = (icmp_ln99_read)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.70ns)   --->   "%filterValue_2 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %coeff_cache_load_2, i32 %coeff_cache_1_load_2, i32 %coeff_cache_2_load_2, i2 %empty_67" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 170 'mux' 'filterValue_2' <Predicate = (icmp_ln99_1_read)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.70ns)   --->   "%filterValue_3 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %coeff_cache_load_3, i32 %coeff_cache_1_load_3, i32 %coeff_cache_2_load_3, i2 %empty_67" [HLS_Optimized/conv2d.cpp:101]   --->   Operation 171 'mux' 'filterValue_3' <Predicate = (icmp_ln99_2_read)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.96>
ST_6 : Operation 172 [1/2] (3.25ns)   --->   "%row_buffer_load = load i12 %row_buffer_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 172 'load' 'row_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_6 : Operation 173 [1/2] (3.25ns)   --->   "%row_buffer_1_load = load i12 %row_buffer_1_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 173 'load' 'row_buffer_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_6 : Operation 174 [1/2] (3.25ns)   --->   "%row_buffer_2_load = load i12 %row_buffer_2_addr" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 174 'load' 'row_buffer_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_6 : Operation 175 [1/1] (1.70ns)   --->   "%pixelValue = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %row_buffer_load, i32 %row_buffer_1_load, i32 %row_buffer_2_load, i2 %select_ln90_1" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 175 'mux' 'pixelValue' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%pixelValue_cast = sext i32 %pixelValue" [HLS_Optimized/conv2d.cpp:94]   --->   Operation 176 'sext' 'pixelValue_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i32 %filterValue" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 177 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln13 = mul i52 %sext_ln13, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 178 'mul' 'mul_ln13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i32 %filterValue_1" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 179 'sext' 'sext_ln13_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_7 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln13_1 = mul i52 %sext_ln13_1, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 180 'mul' 'mul_ln13_1' <Predicate = (icmp_ln99_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i32 %filterValue_2" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 181 'sext' 'sext_ln13_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_7 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln13_2 = mul i52 %sext_ln13_2, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 182 'mul' 'mul_ln13_2' <Predicate = (icmp_ln99_1_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i32 %filterValue_3" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 183 'sext' 'sext_ln13_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_7 : Operation 184 [2/2] (6.91ns)   --->   "%mul_ln13_3 = mul i52 %sext_ln13_3, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 184 'mul' 'mul_ln13_3' <Predicate = (icmp_ln99_2_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 185 [1/2] (6.91ns)   --->   "%mul_ln13 = mul i52 %sext_ln13, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 185 'mul' 'mul_ln13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln13, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:15]   --->   Operation 186 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/2] (6.91ns)   --->   "%mul_ln13_1 = mul i52 %sext_ln13_1, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 187 'mul' 'mul_ln13_1' <Predicate = (icmp_ln99_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln15_1 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln13_1, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:15]   --->   Operation 188 'partselect' 'trunc_ln15_1' <Predicate = (icmp_ln99_read)> <Delay = 0.00>
ST_8 : Operation 189 [1/2] (6.91ns)   --->   "%mul_ln13_2 = mul i52 %sext_ln13_2, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 189 'mul' 'mul_ln13_2' <Predicate = (icmp_ln99_1_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln13_2, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:15]   --->   Operation 190 'partselect' 'trunc_ln15_2' <Predicate = (icmp_ln99_1_read)> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (6.91ns)   --->   "%mul_ln13_3 = mul i52 %sext_ln13_3, i52 %pixelValue_cast" [HLS_Optimized/conv2d.cpp:13]   --->   Operation 191 'mul' 'mul_ln13_3' <Predicate = (icmp_ln99_2_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln15_3 = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %mul_ln13_3, i32 20, i32 51" [HLS_Optimized/conv2d.cpp:15]   --->   Operation 192 'partselect' 'trunc_ln15_3' <Predicate = (icmp_ln99_2_read)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%acc_0_1_load = load i32 %acc_0_1"   --->   Operation 214 'load' 'acc_0_1_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%acc_1_1_load = load i32 %acc_1_1"   --->   Operation 215 'load' 'acc_1_1_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%acc_2_1_load = load i32 %acc_2_1"   --->   Operation 216 'load' 'acc_2_1_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3"   --->   Operation 217 'load' 'acc_3_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_3_7_out, i32 %acc_3_load"   --->   Operation 218 'write' 'write_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_2_7_out, i32 %acc_2_1_load"   --->   Operation 219 'write' 'write_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_1_7_out, i32 %acc_1_1_load"   --->   Operation 220 'write' 'write_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_0_7_out, i32 %acc_0_1_load"   --->   Operation 221 'write' 'write_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 222 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.83>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%acc_0_1_load_1 = load i32 %acc_0_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 193 'load' 'acc_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%acc_1_1_load_1 = load i32 %acc_1_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 194 'load' 'acc_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%acc_2_1_load_1 = load i32 %acc_2_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 195 'load' 'acc_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%acc_3_load_1 = load i32 %acc_3" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 196 'load' 'acc_3_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13_str"   --->   Operation 197 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 198 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_12_VITIS_LOOP_93_13_str"   --->   Operation 199 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 200 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 201 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (2.55ns)   --->   "%acc_0 = add i32 %trunc_ln6, i32 %acc_0_1_load_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 202 'add' 'acc_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (2.55ns)   --->   "%acc_1 = add i32 %trunc_ln15_1, i32 %acc_1_1_load_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 203 'add' 'acc_1' <Predicate = (icmp_ln99_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.69ns)   --->   "%acc_1_2 = select i1 %icmp_ln99_read, i32 %acc_1, i32 %acc_1_1_load_1" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 204 'select' 'acc_1_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (2.55ns)   --->   "%acc_2 = add i32 %trunc_ln15_2, i32 %acc_2_1_load_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 205 'add' 'acc_2' <Predicate = (icmp_ln99_1_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.69ns)   --->   "%acc_2_2 = select i1 %icmp_ln99_1_read, i32 %acc_2, i32 %acc_2_1_load_1" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 206 'select' 'acc_2_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (2.55ns)   --->   "%acc_3_1 = add i32 %trunc_ln15_3, i32 %acc_3_load_1" [HLS_Optimized/conv2d.cpp:102]   --->   Operation 207 'add' 'acc_3_1' <Predicate = (icmp_ln99_2_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.69ns)   --->   "%acc_3_2 = select i1 %icmp_ln99_2_read, i32 %acc_3_1, i32 %acc_3_load_1" [HLS_Optimized/conv2d.cpp:99]   --->   Operation 208 'select' 'acc_3_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %acc_3_2, i32 %acc_3" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 209 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %acc_2_2, i32 %acc_2_1" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 210 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %acc_1_2, i32 %acc_1_1" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 211 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %acc_0, i32 %acc_0_1" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 212 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln93 = br void %VITIS_LOOP_97_14" [HLS_Optimized/conv2d.cpp:93]   --->   Operation 213 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten195') [32]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten195' [46]  (1.59 ns)

 <State 2>: 6.59ns
The critical path consists of the following:
	'load' operation ('indvar_flatten123_load', HLS_Optimized/conv2d.cpp:90) on local variable 'indvar_flatten123' [82]  (0 ns)
	'add' operation ('add_ln90_1', HLS_Optimized/conv2d.cpp:90) [195]  (3.52 ns)
	'select' operation ('select_ln90_7', HLS_Optimized/conv2d.cpp:90) [196]  (1.48 ns)
	'store' operation ('store_ln93', HLS_Optimized/conv2d.cpp:93) of variable 'select_ln90_7', HLS_Optimized/conv2d.cpp:90 on local variable 'indvar_flatten123' [199]  (1.59 ns)

 <State 3>: 7.04ns
The critical path consists of the following:
	'load' operation ('cy') on local variable 'cy' [57]  (0 ns)
	'select' operation ('select_ln87', HLS_Optimized/conv2d.cpp:87) [87]  (0.698 ns)
	'add' operation ('add_ln90', HLS_Optimized/conv2d.cpp:90) [109]  (2.55 ns)
	'add' operation ('add_ln101_14', HLS_Optimized/conv2d.cpp:101) [116]  (3.79 ns)

 <State 4>: 5.5ns
The critical path consists of the following:
	'add' operation ('add_ln101_7', HLS_Optimized/conv2d.cpp:101) [91]  (1.55 ns)
	'select' operation ('select_ln87_4', HLS_Optimized/conv2d.cpp:87) [103]  (0 ns)
	'select' operation ('select_ln90_3', HLS_Optimized/conv2d.cpp:90) [131]  (0.697 ns)
	'getelementptr' operation ('coeff_cache_addr_1', HLS_Optimized/conv2d.cpp:101) [133]  (0 ns)
	'load' operation ('coeff_cache_load_1', HLS_Optimized/conv2d.cpp:90) on array 'coeff_cache' [134]  (3.25 ns)

 <State 5>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[160] ('add_ln94', HLS_Optimized/conv2d.cpp:94) [160]  (2.1 ns)
	'getelementptr' operation ('row_buffer_addr', HLS_Optimized/conv2d.cpp:94) [162]  (0 ns)
	'load' operation ('row_buffer_load', HLS_Optimized/conv2d.cpp:94) on array 'row_buffer' [165]  (3.25 ns)

 <State 6>: 4.96ns
The critical path consists of the following:
	'load' operation ('row_buffer_load', HLS_Optimized/conv2d.cpp:94) on array 'row_buffer' [165]  (3.25 ns)
	'mux' operation ('pixelValue', HLS_Optimized/conv2d.cpp:94) [168]  (1.71 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', HLS_Optimized/conv2d.cpp:13) [173]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', HLS_Optimized/conv2d.cpp:13) [173]  (6.91 ns)

 <State 9>: 4.84ns
The critical path consists of the following:
	'load' operation ('acc_3_load_1', HLS_Optimized/conv2d.cpp:102) on local variable 'acc[3]' [81]  (0 ns)
	'add' operation ('acc[3]', HLS_Optimized/conv2d.cpp:102) [192]  (2.55 ns)
	'select' operation ('acc[3]', HLS_Optimized/conv2d.cpp:99) [193]  (0.698 ns)
	'store' operation ('store_ln93', HLS_Optimized/conv2d.cpp:93) of variable 'acc[3]', HLS_Optimized/conv2d.cpp:99 on local variable 'acc[3]' [201]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
