/********************************************************************
 * Copyright (C) 2021 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_icss_m.h
*/
#ifndef CSLR_ICSS_M_H_
#define CSLR_ICSS_M_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_ICSS_M_DRAM0_SLV_RAM_REGS_BASE                                     (0x00000000U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_REGS_BASE                                     (0x00002000U)
#define CSL_ICSS_M_ECC_AGGR_REGS_BASE                                          (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_REGS_BASE                                       (0x00026000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_REGS_BASE                           (0x00030000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REGS_BASE                                 (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_REGS_BASE                                 (0x00028000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_REGS_BASE                                      (0x0002E000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_REGS_BASE                                (0x00032400U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_REGS_BASE                         (0x00032000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_REGS_BASE                (0x00033000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_REGS_BASE                              (0x00022400U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_RAM_REGS_BASE                                (0x00034000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_REGS_BASE                                    (0x00022000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_REGS_BASE                              (0x00024400U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_RAM_REGS_BASE                                (0x00038000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_REGS_BASE                                    (0x00024000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_REGS_BASE                                   (0x00024C00U)
#define CSL_ICSS_M_RAM_SLV_RAM_REGS_BASE                                       (0x00010000U)
#define CSL_ICSS_M_RAT_REGS_0_BASE                                             (0x00008000U)
#define CSL_ICSS_M_RAT_REGS_1_BASE                                             (0x00009000U)


/**************************************************************************
* Hardware Region  : config
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t UNLOCK_KEY;                /* LOCK KEY */
    volatile uint32_t CFG;                       /* Config */
} CSL_icss_m_pr1_protect_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_PROTECT_SLV_UNLOCK_KEY                                  (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG                                         (0x00000004U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* UNLOCK_KEY */

#define CSL_ICSS_M_PR1_PROTECT_SLV_UNLOCK_KEY_UNLOCK_KEY_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PROTECT_SLV_UNLOCK_KEY_UNLOCK_KEY_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_UNLOCK_KEY_UNLOCK_KEY_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_UNLOCK_KEY_UNLOCK_KEY_MAX                   (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PROTECT_SLV_UNLOCK_KEY_RESETVAL                         (0x00000000U)

/* CFG */

#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU0_WP_EN_MASK                         (0x00000001U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU0_WP_EN_SHIFT                        (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU0_WP_EN_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU0_WP_EN_MAX                          (0x00000001U)

#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU1_WP_EN_MASK                         (0x00000002U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU1_WP_EN_SHIFT                        (0x00000001U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU1_WP_EN_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU1_WP_EN_MAX                          (0x00000001U)

#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_RTU0_PRU_WP_EN_MASK                     (0x00000004U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_RTU0_PRU_WP_EN_SHIFT                    (0x00000002U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_RTU0_PRU_WP_EN_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_RTU0_PRU_WP_EN_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_RTU1_PRU_WP_EN_MASK                     (0x00000008U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_RTU1_PRU_WP_EN_SHIFT                    (0x00000003U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_RTU1_PRU_WP_EN_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_RTU1_PRU_WP_EN_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_ICSS_CFG_WP_EN_MASK                     (0x00000010U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_ICSS_CFG_WP_EN_SHIFT                    (0x00000004U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_ICSS_CFG_WP_EN_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_ICSS_CFG_WP_EN_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU0_DMEM0_LOCK_EN_MASK                 (0x00000020U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU0_DMEM0_LOCK_EN_SHIFT                (0x00000005U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU0_DMEM0_LOCK_EN_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU0_DMEM0_LOCK_EN_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU1_DMEM1_LOCK_EN_MASK                 (0x00000040U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU1_DMEM1_LOCK_EN_SHIFT                (0x00000006U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU1_DMEM1_LOCK_EN_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_PRU1_DMEM1_LOCK_EN_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_PROTECT_SLV_CFG_RESETVAL                                (0x00000000U)

/**************************************************************************
* Hardware Region  : MDIO registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t USER_ACCESS_REG;           /* user_access_reg */
    volatile uint32_t USER_PHY_SEL_REG;          /* user_phy_sel_reg */
} CSL_icss_m_pr1_mdio_v1p7_mdioRegs_USER_GROUP;


typedef struct {
    volatile uint32_t MDIO_VERSION_REG;          /* version_reg */
    volatile uint32_t CONTROL_REG;               /* control_reg */
    volatile uint32_t ALIVE_REG;                 /* alive_reg */
    volatile uint32_t LINK_REG;                  /* link_reg */
    volatile uint32_t LINK_INT_RAW_REG;          /* link_int_raw_reg */
    volatile uint32_t LINK_INT_MASKED_REG;       /* link_int_masked_reg */
    volatile uint32_t LINK_INT_MASK_SET_REG;     /* link_int_mask_set_reg */
    volatile uint32_t LINK_INT_MASK_CLEAR_REG;   /* link_int_mask_clear_reg */
    volatile uint32_t USER_INT_RAW_REG;          /* user_int_raw_reg */
    volatile uint32_t USER_INT_MASKED_REG;       /* user_int_masked_reg */
    volatile uint32_t USER_INT_MASK_SET_REG;     /* user_int_mask_set_reg */
    volatile uint32_t USER_INT_MASK_CLEAR_REG;   /* user_int_mask_clear_reg */
    volatile uint32_t MANUAL_IF_REG;             /* manual_if_reg */
    volatile uint32_t POLL_REG;                  /* poll_reg */
    volatile uint32_t POLL_EN_REG;               /* poll_en_reg */
    volatile uint32_t CLAUS45_REG;               /* clause 45_reg */
    volatile uint32_t USER_ADDR0_REG;            /* MDIO USER Address 0 */
    volatile uint32_t USER_ADDR1_REG;            /* MDIO USER Address 1 */
    volatile uint8_t  Resv_128[56];
    CSL_icss_m_pr1_mdio_v1p7_mdioRegs_USER_GROUP USER_GROUP[2];
} CSL_icss_m_pr1_mdio_v1p7_mdioRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG                         (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG                              (0x00000004U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_ALIVE_REG                                (0x00000008U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_REG                                 (0x0000000CU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG                         (0x00000010U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG                      (0x00000014U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG                    (0x00000018U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG                  (0x0000001CU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG                         (0x00000020U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG                      (0x00000024U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG                    (0x00000028U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG                  (0x0000002CU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG                            (0x00000030U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG                                 (0x00000034U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_EN_REG                              (0x00000038U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CLAUS45_REG                              (0x0000003CU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG                           (0x00000040U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG                           (0x00000044U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG(USER_GROUP)   (0x00000080U+((USER_GROUP)*0x8U))
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG(USER_GROUP)  (0x00000084U+((USER_GROUP)*0x8U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* USER_ACCESS_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_DATA_MASK     (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_DATA_SHIFT    (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_DATA_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_DATA_MAX      (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_PHYADR_MASK   (0x001F0000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_PHYADR_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_PHYADR_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_PHYADR_MAX    (0x0000001FU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_REGADR_MASK   (0x03E00000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_REGADR_SHIFT  (0x00000015U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_REGADR_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_REGADR_MAX    (0x0000001FU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_ACK_MASK      (0x20000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_ACK_SHIFT     (0x0000001DU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_ACK_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_ACK_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_WRITE_MASK    (0x40000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_WRITE_SHIFT   (0x0000001EU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_WRITE_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_WRITE_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_GO_MASK       (0x80000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_GO_SHIFT      (0x0000001FU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_GO_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_GO_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_ACCESS_REG_RESETVAL      (0x00000000U)

/* USER_PHY_SEL_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_PHYADR_MON_MASK (0x0000001FU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_PHYADR_MON_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_PHYADR_MON_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_PHYADR_MON_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKINT_ENABLE_MASK (0x00000040U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKINT_ENABLE_SHIFT (0x00000006U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKINT_ENABLE_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKINT_ENABLE_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKSEL_MASK (0x00000080U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKSEL_SHIFT (0x00000007U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKSEL_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_LINKSEL_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_GROUP_USER_PHY_SEL_REG_RESETVAL     (0x00000000U)

/* MDIO_VERSION_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMINOR_MASK           (0x000000FFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMINOR_SHIFT          (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMINOR_RESETVAL       (0x00000007U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMINOR_MAX            (0x000000FFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMAJ_MASK             (0x0000FF00U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMAJ_SHIFT            (0x00000008U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMAJ_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_REVMAJ_MAX              (0x000000FFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_MODID_MASK              (0xFFFF0000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_MODID_SHIFT             (0x00000010U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_MODID_RESETVAL          (0x00000007U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_MODID_MAX               (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MDIO_VERSION_REG_RESETVAL                (0x00070107U)

/* CONTROL_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_CLKDIV_MASK                  (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_CLKDIV_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_CLKDIV_RESETVAL              (0x000000FFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_CLKDIV_MAX                   (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_INT_TEST_ENABLE_MASK         (0x00020000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_INT_TEST_ENABLE_SHIFT        (0x00000011U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_INT_TEST_ENABLE_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_INT_TEST_ENABLE_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_DETECT_ENABLE_MASK     (0x00040000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_DETECT_ENABLE_SHIFT    (0x00000012U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_DETECT_ENABLE_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_DETECT_ENABLE_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_MASK                   (0x00080000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_SHIFT                  (0x00000013U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_FAULT_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_PREAMBLE_MASK                (0x00100000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_PREAMBLE_SHIFT               (0x00000014U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_PREAMBLE_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_PREAMBLE_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_HIGHEST_USER_CHANNEL_MASK    (0x1F000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_HIGHEST_USER_CHANNEL_SHIFT   (0x00000018U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_HIGHEST_USER_CHANNEL_RESETVAL (0x00000001U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_HIGHEST_USER_CHANNEL_MAX     (0x0000001FU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_ENABLE_MASK                  (0x40000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_ENABLE_SHIFT                 (0x0000001EU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_ENABLE_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_ENABLE_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_IDLE_MASK                    (0x80000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_IDLE_SHIFT                   (0x0000001FU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_IDLE_RESETVAL                (0x00000001U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_IDLE_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CONTROL_REG_RESETVAL                     (0x810000FFU)

/* ALIVE_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_ALIVE_REG_ALIVE_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_ALIVE_REG_ALIVE_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_ALIVE_REG_ALIVE_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_ALIVE_REG_ALIVE_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_ALIVE_REG_RESETVAL                       (0x00000000U)

/* LINK_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_REG_LINK_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_REG_LINK_SHIFT                      (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_REG_LINK_RESETVAL                   (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_REG_LINK_MAX                        (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_REG_RESETVAL                        (0x00000000U)

/* LINK_INT_RAW_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG_LINKINTRAW_MASK         (0x00000003U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG_LINKINTRAW_SHIFT        (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG_LINKINTRAW_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG_LINKINTRAW_MAX          (0x00000003U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_RAW_REG_RESETVAL                (0x00000000U)

/* LINK_INT_MASKED_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG_LINKINTMASKED_MASK   (0x00000003U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG_LINKINTMASKED_SHIFT  (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG_LINKINTMASKED_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG_LINKINTMASKED_MAX    (0x00000003U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASKED_REG_RESETVAL             (0x00000000U)

/* LINK_INT_MASK_SET_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG_LINKINTMASKSET_MASK (0x00000001U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG_LINKINTMASKSET_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG_LINKINTMASKSET_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG_LINKINTMASKSET_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_SET_REG_RESETVAL           (0x00000000U)

/* LINK_INT_MASK_CLEAR_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG_LINKINTMASKCLR_MASK (0x00000001U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG_LINKINTMASKCLR_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG_LINKINTMASKCLR_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG_LINKINTMASKCLR_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_LINK_INT_MASK_CLEAR_REG_RESETVAL         (0x00000000U)

/* USER_INT_RAW_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG_USERINTRAW_MASK         (0x00000003U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG_USERINTRAW_SHIFT        (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG_USERINTRAW_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG_USERINTRAW_MAX          (0x00000003U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_RAW_REG_RESETVAL                (0x00000000U)

/* USER_INT_MASKED_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG_USERINTMASKED_MASK   (0x00000003U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG_USERINTMASKED_SHIFT  (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG_USERINTMASKED_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG_USERINTMASKED_MAX    (0x00000003U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASKED_REG_RESETVAL             (0x00000000U)

/* USER_INT_MASK_SET_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG_USERINTMASKSET_MASK (0x00000003U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG_USERINTMASKSET_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG_USERINTMASKSET_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG_USERINTMASKSET_MAX (0x00000003U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_SET_REG_RESETVAL           (0x00000000U)

/* USER_INT_MASK_CLEAR_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG_USERINTMASKCLR_MASK (0x00000003U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG_USERINTMASKCLR_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG_USERINTMASKCLR_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG_USERINTMASKCLR_MAX (0x00000003U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_INT_MASK_CLEAR_REG_RESETVAL         (0x00000000U)

/* MANUAL_IF_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_PIN_MASK              (0x00000001U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_PIN_SHIFT             (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_PIN_RESETVAL          (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_PIN_MAX               (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_OE_MASK               (0x00000002U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_OE_SHIFT              (0x00000001U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_OE_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_OE_MAX                (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_MDCLK_O_MASK          (0x00000004U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_MDCLK_O_SHIFT         (0x00000002U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_MDCLK_O_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_MDIO_MDCLK_O_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_MANUAL_IF_REG_RESETVAL                   (0x00000000U)

/* POLL_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_IPG_MASK                        (0x000000FFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_IPG_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_IPG_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_IPG_MAX                         (0x000000FFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_STATECHANGEMODE_MASK            (0x40000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_STATECHANGEMODE_SHIFT           (0x0000001EU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_STATECHANGEMODE_RESETVAL        (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_STATECHANGEMODE_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_MANUALMODE_MASK                 (0x80000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_MANUALMODE_SHIFT                (0x0000001FU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_MANUALMODE_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_MANUALMODE_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_REG_RESETVAL                        (0x00000000U)

/* POLL_EN_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_EN_REG_POLL_EN_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_EN_REG_POLL_EN_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_EN_REG_POLL_EN_RESETVAL             (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_EN_REG_POLL_EN_MAX                  (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_POLL_EN_REG_RESETVAL                     (0xFFFFFFFFU)

/* CLAUS45_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CLAUS45_REG_CLAUSE45_MASK                (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CLAUS45_REG_CLAUSE45_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CLAUS45_REG_CLAUSE45_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CLAUS45_REG_CLAUSE45_MAX                 (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_CLAUS45_REG_RESETVAL                     (0x00000000U)

/* USER_ADDR0_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG_USER_ADDR0_MASK           (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG_USER_ADDR0_SHIFT          (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG_USER_ADDR0_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG_USER_ADDR0_MAX            (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR0_REG_RESETVAL                  (0x00000000U)

/* USER_ADDR1_REG */

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG_USER_ADDR1_MASK           (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG_USER_ADDR1_SHIFT          (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG_USER_ADDR1_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG_USER_ADDR1_MAX            (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MDIO_V1P7_MDIO_USER_ADDR1_REG_RESETVAL                  (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RXCFG0;                    /* MIIRXCFG0Register */
    volatile uint32_t RXCFG1;                    /* MIIRXCFG1Register */
    volatile uint8_t  Resv_16[8];
    volatile uint32_t TXCFG0;                    /* MIITXCFG0Register */
    volatile uint32_t TXCFG1;                    /* MIITXCFG1Register */
    volatile uint8_t  Resv_32[8];
    volatile uint32_t TX_CRC0;                   /* MIITXCRC0Register */
    volatile uint32_t TX_CRC1;                   /* MIITXCRC1Register */
    volatile uint8_t  Resv_48[8];
    volatile uint32_t TX_IPG0;                   /* MIITXIPG0Register */
    volatile uint32_t TX_IPG1;                   /* MIITXIPG1Register */
    volatile uint32_t PRS0;                      /* MIIPortStatus0Register */
    volatile uint32_t PRS1;                      /* MIIPortStatus1Register */
    volatile uint32_t RX_FRMS0;                  /* MIIRXFRMS0Register */
    volatile uint32_t RX_FRMS1;                  /* MIIRXFRMS1Register */
    volatile uint32_t RX_PCNT0;                  /* MIIRXPCNT0Register */
    volatile uint32_t RX_PCNT1;                  /* MIIRXPCNT1Register */
    volatile uint32_t RX_ERR0;                   /* MIIRXERR0Register */
    volatile uint32_t RX_ERR1;                   /* MIIRXERR1Register */
    volatile uint8_t  Resv_96[8];
    volatile uint32_t RX_FIFO_LEVEL0;            /* MIIRXFIFOLEVEL0Register */
    volatile uint32_t RX_FIFO_LEVEL1;            /* MIIRXFIFOLEVEL1Register */
    volatile uint32_t TX_FIFO_LEVEL0;            /* MIIRXFIFOLEVEL0Register */
    volatile uint32_t TX_FIFO_LEVEL1;            /* MIIRXFIFOLEVEL1Register */
} CSL_icss_m_pr1_mii_rt_pr1_mii_rt_cfgRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0                            (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1                            (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0                            (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1                            (0x00000014U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0                           (0x00000020U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1                           (0x00000024U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0                           (0x00000030U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1                           (0x00000034U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0                              (0x00000038U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1                              (0x0000003CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0                          (0x00000040U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1                          (0x00000044U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0                          (0x00000048U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1                          (0x0000004CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0                           (0x00000050U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1                           (0x00000054U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0                    (0x00000060U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1                    (0x00000064U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0                    (0x00000068U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1                    (0x0000006CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RXCFG0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ENABLE0_MASK            (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ENABLE0_SHIFT           (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ENABLE0_RESETVAL        (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ENABLE0_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_DATA_RDY_MODE_DIS0_MASK (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_DATA_RDY_MODE_DIS0_SHIFT (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_DATA_RDY_MODE_DIS0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_DATA_RDY_MODE_DIS0_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_CUT_PREAMBLE0_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_CUT_PREAMBLE0_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_CUT_PREAMBLE0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_CUT_PREAMBLE0_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_MUX_SEL0_MASK           (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_MUX_SEL0_SHIFT          (0x00000003U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_MUX_SEL0_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_MUX_SEL0_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_L2_EN0_MASK             (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_L2_EN0_SHIFT            (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_L2_EN0_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_L2_EN0_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_BYTE_SWAP0_MASK         (0x00000020U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_BYTE_SWAP0_SHIFT        (0x00000005U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_BYTE_SWAP0_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_BYTE_SWAP0_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_AUTO_FWD_PRE0_MASK      (0x00000040U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_AUTO_FWD_PRE0_SHIFT     (0x00000006U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_AUTO_FWD_PRE0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_AUTO_FWD_PRE0_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_SFD_RAW0_MASK           (0x00000080U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_SFD_RAW0_SHIFT          (0x00000007U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_SFD_RAW0_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_SFD_RAW0_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ERR_RAW0_MASK           (0x00000100U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ERR_RAW0_SHIFT          (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ERR_RAW0_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_ERR_RAW0_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_EOF_SCLR_DIS0_MASK      (0x00000200U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_EOF_SCLR_DIS0_SHIFT     (0x00000009U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_EOF_SCLR_DIS0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RX_EOF_SCLR_DIS0_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG0_RESETVAL                   (0x00000000U)

/* RXCFG1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ENABLE1_MASK            (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ENABLE1_SHIFT           (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ENABLE1_RESETVAL        (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ENABLE1_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_DATA_RDY_MODE_DIS1_MASK (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_DATA_RDY_MODE_DIS1_SHIFT (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_DATA_RDY_MODE_DIS1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_DATA_RDY_MODE_DIS1_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_CUT_PREAMBLE1_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_CUT_PREAMBLE1_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_CUT_PREAMBLE1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_CUT_PREAMBLE1_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_MUX_SEL1_MASK           (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_MUX_SEL1_SHIFT          (0x00000003U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_MUX_SEL1_RESETVAL       (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_MUX_SEL1_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_L2_EN1_MASK             (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_L2_EN1_SHIFT            (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_L2_EN1_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_L2_EN1_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_BYTE_SWAP1_MASK         (0x00000020U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_BYTE_SWAP1_SHIFT        (0x00000005U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_BYTE_SWAP1_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_BYTE_SWAP1_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_AUTO_FWD_PRE1_MASK      (0x00000040U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_AUTO_FWD_PRE1_SHIFT     (0x00000006U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_AUTO_FWD_PRE1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_AUTO_FWD_PRE1_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_SFD_RAW1_MASK           (0x00000080U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_SFD_RAW1_SHIFT          (0x00000007U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_SFD_RAW1_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_SFD_RAW1_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ERR_RAW1_MASK           (0x00000100U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ERR_RAW1_SHIFT          (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ERR_RAW1_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_ERR_RAW1_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_EOF_SCLR_DIS1_MASK      (0x00000200U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_EOF_SCLR_DIS1_SHIFT     (0x00000009U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_EOF_SCLR_DIS1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RX_EOF_SCLR_DIS1_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RXCFG1_RESETVAL                   (0x00000008U)

/* TXCFG0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_ENABLE0_MASK            (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_ENABLE0_SHIFT           (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_ENABLE0_RESETVAL        (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_ENABLE0_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_AUTO_PREAMBLE0_MASK     (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_AUTO_PREAMBLE0_SHIFT    (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_AUTO_PREAMBLE0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_AUTO_PREAMBLE0_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_EN_MODE0_MASK           (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_EN_MODE0_SHIFT          (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_EN_MODE0_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_EN_MODE0_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_BYTE_SWAP0_MASK         (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_BYTE_SWAP0_SHIFT        (0x00000003U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_BYTE_SWAP0_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_BYTE_SWAP0_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_IPG_WIRE_CLK_EN0_MASK   (0x00001000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_IPG_WIRE_CLK_EN0_SHIFT  (0x0000000CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_IPG_WIRE_CLK_EN0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_IPG_WIRE_CLK_EN0_MAX    (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_32_MODE_EN0_MASK        (0x00000800U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_32_MODE_EN0_SHIFT       (0x0000000BU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_32_MODE_EN0_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_32_MODE_EN0_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_ESC_ERR0_MASK  (0x00000400U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_ESC_ERR0_SHIFT (0x0000000AU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_ESC_ERR0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_ESC_ERR0_MAX   (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_SEQUENCE0_MASK (0x00000200U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_SEQUENCE0_SHIFT (0x00000009U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_SEQUENCE0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_PRE_TX_AUTO_SEQUENCE0_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_MUX_SEL0_MASK           (0x00000100U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_MUX_SEL0_SHIFT          (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_MUX_SEL0_RESETVAL       (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_MUX_SEL0_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_START_DELAY0_MASK       (0x03FF0000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_START_DELAY0_SHIFT      (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_START_DELAY0_RESETVAL   (0x00000040U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_START_DELAY0_MAX        (0x000003FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_CLK_DELAY0_MASK         (0x70000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_CLK_DELAY0_SHIFT        (0x0000001CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_CLK_DELAY0_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_TX_CLK_DELAY0_MAX          (0x00000007U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG0_RESETVAL                   (0x00400100U)

/* TXCFG1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_ENABLE1_MASK            (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_ENABLE1_SHIFT           (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_ENABLE1_RESETVAL        (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_ENABLE1_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_AUTO_PREAMBLE1_MASK     (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_AUTO_PREAMBLE1_SHIFT    (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_AUTO_PREAMBLE1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_AUTO_PREAMBLE1_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_EN_MODE1_MASK           (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_EN_MODE1_SHIFT          (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_EN_MODE1_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_EN_MODE1_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_BYTE_SWAP1_MASK         (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_BYTE_SWAP1_SHIFT        (0x00000003U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_BYTE_SWAP1_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_BYTE_SWAP1_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_IPG_WIRE_CLK_EN1_MASK   (0x00001000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_IPG_WIRE_CLK_EN1_SHIFT  (0x0000000CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_IPG_WIRE_CLK_EN1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_IPG_WIRE_CLK_EN1_MAX    (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_32_MODE_EN1_MASK        (0x00000800U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_32_MODE_EN1_SHIFT       (0x0000000BU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_32_MODE_EN1_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_32_MODE_EN1_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_ESC_ERR1_MASK  (0x00000400U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_ESC_ERR1_SHIFT (0x0000000AU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_ESC_ERR1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_ESC_ERR1_MAX   (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_SEQUENCE1_MASK (0x00000200U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_SEQUENCE1_SHIFT (0x00000009U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_SEQUENCE1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_PRE_TX_AUTO_SEQUENCE1_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_MUX_SEL1_MASK           (0x00000100U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_MUX_SEL1_SHIFT          (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_MUX_SEL1_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_MUX_SEL1_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_START_DELAY1_MASK       (0x03FF0000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_START_DELAY1_SHIFT      (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_START_DELAY1_RESETVAL   (0x00000040U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_START_DELAY1_MAX        (0x000003FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_CLK_DELAY1_MASK         (0x70000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_CLK_DELAY1_SHIFT        (0x0000001CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_CLK_DELAY1_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_TX_CLK_DELAY1_MAX          (0x00000007U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TXCFG1_RESETVAL                   (0x00400000U)

/* TX_CRC0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0_TX_CRC0_MASK              (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0_TX_CRC0_SHIFT             (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0_TX_CRC0_RESETVAL          (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0_TX_CRC0_MAX               (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC0_RESETVAL                  (0x00000000U)

/* TX_CRC1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1_TX_CRC1_MASK              (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1_TX_CRC1_SHIFT             (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1_TX_CRC1_RESETVAL          (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1_TX_CRC1_MAX               (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_CRC1_RESETVAL                  (0x00000000U)

/* TX_IPG0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0_TX_IPG0_MASK              (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0_TX_IPG0_SHIFT             (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0_TX_IPG0_RESETVAL          (0x00000028U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0_TX_IPG0_MAX               (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG0_RESETVAL                  (0x00000028U)

/* TX_IPG1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1_TX_IPG1_MASK              (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1_TX_IPG1_SHIFT             (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1_TX_IPG1_RESETVAL          (0x00000028U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1_TX_IPG1_MAX               (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_IPG1_RESETVAL                  (0x00000028U)

/* PRS0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_COL_MASK          (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_COL_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_COL_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_COL_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_CRS_MASK          (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_CRS_SHIFT         (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_CRS_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_SYNC_PORT0_CRS_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS0_RESETVAL                     (0x00000000U)

/* PRS1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_COL_MASK          (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_COL_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_COL_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_COL_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_CRS_MASK          (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_CRS_SHIFT         (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_CRS_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_SYNC_PORT1_CRS_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_PRS1_RESETVAL                     (0x00000000U)

/* RX_FRMS0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MIN_FRM0_MASK         (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MIN_FRM0_SHIFT        (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MIN_FRM0_RESETVAL     (0x0000003FU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MIN_FRM0_MAX          (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MAX_FRM0_MASK         (0xFFFF0000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MAX_FRM0_SHIFT        (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MAX_FRM0_RESETVAL     (0x000005F1U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RX_MAX_FRM0_MAX          (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS0_RESETVAL                 (0x05F1003FU)

/* RX_FRMS1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MIN_FRM1_MASK         (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MIN_FRM1_SHIFT        (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MIN_FRM1_RESETVAL     (0x0000003FU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MIN_FRM1_MAX          (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MAX_FRM1_MASK         (0xFFFF0000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MAX_FRM1_SHIFT        (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MAX_FRM1_RESETVAL     (0x000005F1U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RX_MAX_FRM1_MAX          (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FRMS1_RESETVAL                 (0x05F1003FU)

/* RX_PCNT0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MIN_PCNT0_MASK        (0x0000000FU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MIN_PCNT0_SHIFT       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MIN_PCNT0_RESETVAL    (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MIN_PCNT0_MAX         (0x0000000FU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MAX_PCNT0_MASK        (0x000001F0U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MAX_PCNT0_SHIFT       (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MAX_PCNT0_RESETVAL    (0x0000000EU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RX_MAX_PCNT0_MAX         (0x0000001FU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT0_RESETVAL                 (0x000000E1U)

/* RX_PCNT1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MIN_PCNT1_MASK        (0x0000000FU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MIN_PCNT1_SHIFT       (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MIN_PCNT1_RESETVAL    (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MIN_PCNT1_MAX         (0x0000000FU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MAX_PCNT1_MASK        (0x000001F0U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MAX_PCNT1_SHIFT       (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MAX_PCNT1_RESETVAL    (0x0000000EU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RX_MAX_PCNT1_MAX         (0x0000001FU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_PCNT1_RESETVAL                 (0x000000E1U)

/* RX_ERR0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_PCNT_ERR0_MASK     (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_PCNT_ERR0_SHIFT    (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_PCNT_ERR0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_PCNT_ERR0_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_PCNT_ERR0_MASK     (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_PCNT_ERR0_SHIFT    (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_PCNT_ERR0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_PCNT_ERR0_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_FRM_ERR0_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_FRM_ERR0_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_FRM_ERR0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MIN_FRM_ERR0_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_FRM_ERR0_MASK      (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_FRM_ERR0_SHIFT     (0x00000003U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_FRM_ERR0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RX_MAX_FRM_ERR0_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR0_RESETVAL                  (0x00000000U)

/* RX_ERR1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_PCNT_ERR1_MASK     (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_PCNT_ERR1_SHIFT    (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_PCNT_ERR1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_PCNT_ERR1_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_PCNT_ERR1_MASK     (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_PCNT_ERR1_SHIFT    (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_PCNT_ERR1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_PCNT_ERR1_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_FRM_ERR1_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_FRM_ERR1_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_FRM_ERR1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MIN_FRM_ERR1_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_FRM_ERR1_MASK      (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_FRM_ERR1_SHIFT     (0x00000003U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_FRM_ERR1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RX_MAX_FRM_ERR1_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_ERR1_RESETVAL                  (0x00000000U)

/* RX_FIFO_LEVEL0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0_RX_FIFO_LEVEL0_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0_RX_FIFO_LEVEL0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0_RX_FIFO_LEVEL0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0_RX_FIFO_LEVEL0_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL0_RESETVAL           (0x00000000U)

/* RX_FIFO_LEVEL1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1_RX_FIFO_LEVEL1_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1_RX_FIFO_LEVEL1_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1_RX_FIFO_LEVEL1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1_RX_FIFO_LEVEL1_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_RX_FIFO_LEVEL1_RESETVAL           (0x00000000U)

/* TX_FIFO_LEVEL0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0_TX_FIFO_LEVEL0_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0_TX_FIFO_LEVEL0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0_TX_FIFO_LEVEL0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0_TX_FIFO_LEVEL0_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL0_RESETVAL           (0x00000000U)

/* TX_FIFO_LEVEL1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1_TX_FIFO_LEVEL1_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1_TX_FIFO_LEVEL1_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1_TX_FIFO_LEVEL1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1_TX_FIFO_LEVEL1_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_CFG_TX_FIFO_LEVEL1_RESETVAL           (0x00000000U)

/**************************************************************************
* Hardware Region  : mii_g
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t ICSS_M_CFG;                /* ICSS_M Ethernet Cfg */
    volatile uint32_t PREEMPT_CFG;               /* Preemption_Cfg */
    volatile uint32_t SMDT1S_CFG;                /* SMDType1SPreemptableFrameStartCfg */
    volatile uint32_t SMDT1C_CFG;                /* SMDType1CNoneInitialFragCfg */
    volatile uint32_t POOL_PTR_CFG;              /* PoolPtrCfg */
    volatile uint32_t TX_EARLY_EOF;              /* TX Early EOF Enable Reserved */
    volatile uint32_t FRAG_CNT_CFG;              /* FragCntCfg */
    volatile uint8_t  Resv_3328[3300];
    volatile uint32_t QUEUE0;                    /* Queue0 */
    volatile uint32_t QUEUE1;                    /* Queue1 */
    volatile uint32_t QUEUE2;                    /* Queue2 */
    volatile uint32_t QUEUE3;                    /* Queue3 */
    volatile uint32_t QUEUE4;                    /* Queue4 */
    volatile uint32_t QUEUE5;                    /* Queue5 */
    volatile uint32_t QUEUE6;                    /* Queue6 */
    volatile uint32_t QUEUE7;                    /* Queue7 */
    volatile uint32_t QUEUE8;                    /* Queue8 */
    volatile uint32_t QUEUE9;                    /* Queue9 */
    volatile uint32_t QUEUE10;                   /* Queue10 */
    volatile uint32_t QUEUE11;                   /* Queue11 */
    volatile uint32_t QUEUE12;                   /* Queue12 */
    volatile uint32_t QUEUE13;                   /* Queue13 */
    volatile uint32_t QUEUE14;                   /* Queue14 */
    volatile uint32_t QUEUE15;                   /* Queue15 */
    volatile uint32_t QUEUE16;                   /* Queue16 */
    volatile uint32_t QUEUE17;                   /* Queue17 */
    volatile uint32_t QUEUE18;                   /* Queue18 */
    volatile uint32_t QUEUE19;                   /* Queue19 */
    volatile uint32_t QUEUE20;                   /* Queue20 */
    volatile uint32_t QUEUE21;                   /* Queue21 */
    volatile uint32_t QUEUE22;                   /* Queue22 */
    volatile uint32_t QUEUE23;                   /* Queue23 */
    volatile uint32_t QUEUE24;                   /* Queue24 */
    volatile uint32_t QUEUE25;                   /* Queue25 */
    volatile uint32_t QUEUE26;                   /* Queue26 */
    volatile uint32_t QUEUE27;                   /* Queue27 */
    volatile uint32_t QUEUE28;                   /* Queue28 */
    volatile uint32_t QUEUE29;                   /* Queue29 */
    volatile uint32_t QUEUE30;                   /* Queue30 */
    volatile uint32_t QUEUE31;                   /* Queue31 */
    volatile uint8_t  Resv_3584[128];
    volatile uint32_t QUEUE_PEEK0;               /* QueuePeek0 */
    volatile uint32_t QUEUE_PEEK1;               /* QueuePeek1 */
    volatile uint32_t QUEUE_PEEK2;               /* QueuePeek2 */
    volatile uint32_t QUEUE_PEEK3;               /* QueuePeek3 */
    volatile uint32_t QUEUE_PEEK4;               /* QueuePeek4 */
    volatile uint32_t QUEUE_PEEK5;               /* QueuePeek5 */
    volatile uint32_t QUEUE_PEEK6;               /* QueuePeek6 */
    volatile uint32_t QUEUE_PEEK7;               /* QueuePeek7 */
    volatile uint32_t QUEUE_PEEK8;               /* QueuePeek8 */
    volatile uint32_t QUEUE_PEEK9;               /* QueuePeek9 */
    volatile uint32_t QUEUE_PEEK10;              /* QueuePeek10 */
    volatile uint32_t QUEUE_PEEK11;              /* QueuePeek11 */
    volatile uint32_t QUEUE_PEEK12;              /* QueuePeek12 */
    volatile uint32_t QUEUE_PEEK13;              /* QueuePeek13 */
    volatile uint32_t QUEUE_PEEK14;              /* QueuePeek14 */
    volatile uint32_t QUEUE_PEEK15;              /* QueuePeek15 */
    volatile uint32_t QUEUE_CNT0;                /* QueueCnt0 */
    volatile uint32_t QUEUE_CNT1;                /* QueueCnt1 */
    volatile uint32_t QUEUE_CNT2;                /* QueueCnt2 */
    volatile uint32_t QUEUE_CNT3;                /* QueueCnt3 */
    volatile uint32_t QUEUE_CNT4;                /* QueueCnt4 */
    volatile uint32_t QUEUE_CNT5;                /* QueueCnt5 */
    volatile uint32_t QUEUE_CNT6;                /* QueueCnt6 */
    volatile uint32_t QUEUE_CNT7;                /* QueueCnt7 */
    volatile uint32_t QUEUE_CNT8;                /* QueueCnt8 */
    volatile uint32_t QUEUE_CNT9;                /* QueueCnt9 */
    volatile uint32_t QUEUE_CNT10;               /* QueueCnt10 */
    volatile uint32_t QUEUE_CNT11;               /* QueueCnt11 */
    volatile uint32_t QUEUE_CNT12;               /* QueueCnt12 */
    volatile uint32_t QUEUE_CNT13;               /* QueueCnt13 */
    volatile uint32_t QUEUE_CNT14;               /* QueueCnt14 */
    volatile uint32_t QUEUE_CNT15;               /* QueueCnt15 */
    volatile uint32_t QUEUE_CNT16;               /* QueueCnt16 */
    volatile uint32_t QUEUE_CNT17;               /* QueueCnt17 */
    volatile uint32_t QUEUE_CNT18;               /* QueueCnt18 */
    volatile uint32_t QUEUE_CNT19;               /* QueueCnt19 */
    volatile uint32_t QUEUE_CNT20;               /* QueueCnt20 */
    volatile uint32_t QUEUE_CNT21;               /* QueueCnt21 */
    volatile uint32_t QUEUE_CNT22;               /* QueueCnt22 */
    volatile uint32_t QUEUE_CNT23;               /* QueueCnt23 */
    volatile uint32_t QUEUE_CNT24;               /* QueueCnt24 */
    volatile uint32_t QUEUE_CNT25;               /* QueueCnt25 */
    volatile uint32_t QUEUE_CNT26;               /* QueueCnt26 */
    volatile uint32_t QUEUE_CNT27;               /* QueueCnt27 */
    volatile uint32_t QUEUE_CNT28;               /* QueueCnt28 */
    volatile uint32_t QUEUE_CNT29;               /* QueueCnt29 */
    volatile uint32_t QUEUE_CNT30;               /* QueueCnt30 */
    volatile uint32_t QUEUE_CNT31;               /* QueueCnt31 */
    volatile uint8_t  Resv_3904[128];
    volatile uint32_t QUEUE_RESET;               /* QueueReset32 */
} CSL_icss_m_pr1_mii_rt_pr1_mii_rt_g_cfg_regs_gRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG               (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG              (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG               (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG               (0x0000000CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG             (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_TX_EARLY_EOF             (0x00000014U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG             (0x00000018U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0                   (0x00000D00U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1                   (0x00000D04U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2                   (0x00000D08U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3                   (0x00000D0CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4                   (0x00000D10U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5                   (0x00000D14U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6                   (0x00000D18U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7                   (0x00000D1CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8                   (0x00000D20U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9                   (0x00000D24U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10                  (0x00000D28U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11                  (0x00000D2CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12                  (0x00000D30U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13                  (0x00000D34U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14                  (0x00000D38U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15                  (0x00000D3CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16                  (0x00000D40U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17                  (0x00000D44U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18                  (0x00000D48U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19                  (0x00000D4CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20                  (0x00000D50U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21                  (0x00000D54U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22                  (0x00000D58U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23                  (0x00000D5CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24                  (0x00000D60U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25                  (0x00000D64U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26                  (0x00000D68U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27                  (0x00000D6CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28                  (0x00000D70U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29                  (0x00000D74U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30                  (0x00000D78U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31                  (0x00000D7CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0              (0x00000E00U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1              (0x00000E04U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2              (0x00000E08U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3              (0x00000E0CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4              (0x00000E10U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5              (0x00000E14U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6              (0x00000E18U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7              (0x00000E1CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8              (0x00000E20U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9              (0x00000E24U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10             (0x00000E28U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11             (0x00000E2CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12             (0x00000E30U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13             (0x00000E34U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14             (0x00000E38U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15             (0x00000E3CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0               (0x00000E40U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1               (0x00000E44U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2               (0x00000E48U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3               (0x00000E4CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4               (0x00000E50U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5               (0x00000E54U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6               (0x00000E58U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7               (0x00000E5CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8               (0x00000E60U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9               (0x00000E64U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10              (0x00000E68U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11              (0x00000E6CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12              (0x00000E70U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13              (0x00000E74U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14              (0x00000E78U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15              (0x00000E7CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16              (0x00000E80U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17              (0x00000E84U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18              (0x00000E88U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19              (0x00000E8CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20              (0x00000E90U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21              (0x00000E94U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22              (0x00000E98U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23              (0x00000E9CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24              (0x00000EA0U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25              (0x00000EA4U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26              (0x00000EA8U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27              (0x00000EACU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28              (0x00000EB0U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29              (0x00000EB4U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30              (0x00000EB8U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31              (0x00000EBCU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET              (0x00000F40U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* ICSS_M_CFG */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_TX_L1_EN_MASK (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_TX_L1_EN_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_TX_L1_EN_RESETVAL (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_TX_L1_EN_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_TX_L2_EN_MASK (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_TX_L2_EN_SHIFT (0x00000001U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_TX_L2_EN_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_TX_L2_EN_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_RX_L2_G_EN_MASK (0x00000004U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_RX_L2_G_EN_SHIFT (0x00000002U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_RX_L2_G_EN_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_RX_L2_G_EN_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_MII0_MODE_MASK (0x00000018U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_MII0_MODE_SHIFT (0x00000003U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_MII0_MODE_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_MII0_MODE_MAX (0x00000003U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_MII1_MODE_MASK (0x00000060U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_MII1_MODE_SHIFT (0x00000005U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_MII1_MODE_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_MII1_MODE_MAX (0x00000003U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_RX_SFD_TX_SOF_EN_MASK (0x00000400U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_RX_SFD_TX_SOF_EN_SHIFT (0x0000000AU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_RX_SFD_TX_SOF_EN_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_RX_SFD_TX_SOF_EN_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_ICSS_M_CFG_RESETVAL      (0x00000001U)

/* PREEMPT_CFG */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_EXP_SMD_MASK (0x0000FF00U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_EXP_SMD_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_EXP_SMD_RESETVAL (0x000000D5U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_EXP_SMD_MAX  (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_V_MASK   (0x00FF0000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_V_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_V_RESETVAL (0x00000007U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_V_MAX    (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_R_MASK   (0xFF000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_R_SHIFT  (0x00000018U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_R_RESETVAL (0x00000019U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_SMD_R_MAX    (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_PREEMPT_CFG_RESETVAL     (0x1907D500U)

/* SMDT1S_CFG */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_0_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_0_RESETVAL (0x000000E6U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_0_MAX  (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_1_MASK (0x0000FF00U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_1_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_1_RESETVAL (0x0000004CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_1_MAX  (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_2_MASK (0x00FF0000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_2_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_2_RESETVAL (0x0000007FU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_2_MAX  (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_3_MASK (0xFF000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_3_SHIFT (0x00000018U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_3_RESETVAL (0x000000B3U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_SMDT1S_3_MAX  (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1S_CFG_RESETVAL      (0xB37F4CE6U)

/* SMDT1C_CFG */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_0_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_0_RESETVAL (0x00000061U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_0_MAX  (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_1_MASK (0x0000FF00U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_1_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_1_RESETVAL (0x00000052U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_1_MAX  (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_2_MASK (0x00FF0000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_2_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_2_RESETVAL (0x0000009EU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_2_MAX  (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_3_MASK (0xFF000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_3_SHIFT (0x00000018U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_3_RESETVAL (0x0000002AU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_SMDT1C_3_MAX  (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SMDT1C_CFG_RESETVAL      (0x2A9E5261U)

/* POOL_PTR_CFG */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG_MAX_PKT_SIZE_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG_MAX_PKT_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG_MAX_PKT_SIZE_RESETVAL (0x00000800U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG_MAX_PKT_SIZE_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_POOL_PTR_CFG_RESETVAL    (0x00000800U)

/* TX_EARLY_EOF */


/* FRAG_CNT_CFG */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_0_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_0_RESETVAL (0x000000E6U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_0_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_1_MASK (0x0000FF00U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_1_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_1_RESETVAL (0x0000004CU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_1_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_2_MASK (0x00FF0000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_2_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_2_RESETVAL (0x0000007FU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_2_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_3_MASK (0xFF000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_3_SHIFT (0x00000018U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_3_RESETVAL (0x000000B3U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_FRAG_CNT_3_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_FRAG_CNT_CFG_RESETVAL    (0xB37F4CE6U)

/* QUEUE0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0_QUEUE_H_PTR0_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0_QUEUE_H_PTR0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0_QUEUE_H_PTR0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0_QUEUE_H_PTR0_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE0_RESETVAL          (0x00000000U)

/* QUEUE1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1_QUEUE_H_PTR1_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1_QUEUE_H_PTR1_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1_QUEUE_H_PTR1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1_QUEUE_H_PTR1_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE1_RESETVAL          (0x00000000U)

/* QUEUE2 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2_QUEUE_H_PTR2_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2_QUEUE_H_PTR2_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2_QUEUE_H_PTR2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2_QUEUE_H_PTR2_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE2_RESETVAL          (0x00000000U)

/* QUEUE3 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3_QUEUE_H_PTR3_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3_QUEUE_H_PTR3_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3_QUEUE_H_PTR3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3_QUEUE_H_PTR3_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE3_RESETVAL          (0x00000000U)

/* QUEUE4 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4_QUEUE_H_PTR4_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4_QUEUE_H_PTR4_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4_QUEUE_H_PTR4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4_QUEUE_H_PTR4_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE4_RESETVAL          (0x00000000U)

/* QUEUE5 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5_QUEUE_H_PTR5_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5_QUEUE_H_PTR5_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5_QUEUE_H_PTR5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5_QUEUE_H_PTR5_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE5_RESETVAL          (0x00000000U)

/* QUEUE6 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6_QUEUE_H_PTR6_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6_QUEUE_H_PTR6_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6_QUEUE_H_PTR6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6_QUEUE_H_PTR6_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE6_RESETVAL          (0x00000000U)

/* QUEUE7 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7_QUEUE_H_PTR7_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7_QUEUE_H_PTR7_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7_QUEUE_H_PTR7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7_QUEUE_H_PTR7_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE7_RESETVAL          (0x00000000U)

/* QUEUE8 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8_QUEUE_H_PTR8_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8_QUEUE_H_PTR8_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8_QUEUE_H_PTR8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8_QUEUE_H_PTR8_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE8_RESETVAL          (0x00000000U)

/* QUEUE9 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9_QUEUE_H_PTR9_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9_QUEUE_H_PTR9_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9_QUEUE_H_PTR9_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9_QUEUE_H_PTR9_MAX  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE9_RESETVAL          (0x00000000U)

/* QUEUE10 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10_QUEUE_H_PTR10_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10_QUEUE_H_PTR10_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10_QUEUE_H_PTR10_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10_QUEUE_H_PTR10_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE10_RESETVAL         (0x00000000U)

/* QUEUE11 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11_QUEUE_H_PTR11_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11_QUEUE_H_PTR11_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11_QUEUE_H_PTR11_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11_QUEUE_H_PTR11_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE11_RESETVAL         (0x00000000U)

/* QUEUE12 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12_QUEUE_H_PTR12_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12_QUEUE_H_PTR12_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12_QUEUE_H_PTR12_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12_QUEUE_H_PTR12_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE12_RESETVAL         (0x00000000U)

/* QUEUE13 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13_QUEUE_H_PTR13_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13_QUEUE_H_PTR13_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13_QUEUE_H_PTR13_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13_QUEUE_H_PTR13_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE13_RESETVAL         (0x00000000U)

/* QUEUE14 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14_QUEUE_H_PTR14_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14_QUEUE_H_PTR14_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14_QUEUE_H_PTR14_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14_QUEUE_H_PTR14_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE14_RESETVAL         (0x00000000U)

/* QUEUE15 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15_QUEUE_H_PTR15_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15_QUEUE_H_PTR15_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15_QUEUE_H_PTR15_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15_QUEUE_H_PTR15_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE15_RESETVAL         (0x00000000U)

/* QUEUE16 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16_QUEUE_H_PTR16_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16_QUEUE_H_PTR16_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16_QUEUE_H_PTR16_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16_QUEUE_H_PTR16_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE16_RESETVAL         (0x00000000U)

/* QUEUE17 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17_QUEUE_H_PTR17_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17_QUEUE_H_PTR17_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17_QUEUE_H_PTR17_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17_QUEUE_H_PTR17_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE17_RESETVAL         (0x00000000U)

/* QUEUE18 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18_QUEUE_H_PTR18_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18_QUEUE_H_PTR18_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18_QUEUE_H_PTR18_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18_QUEUE_H_PTR18_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE18_RESETVAL         (0x00000000U)

/* QUEUE19 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19_QUEUE_H_PTR19_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19_QUEUE_H_PTR19_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19_QUEUE_H_PTR19_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19_QUEUE_H_PTR19_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE19_RESETVAL         (0x00000000U)

/* QUEUE20 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20_QUEUE_H_PTR20_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20_QUEUE_H_PTR20_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20_QUEUE_H_PTR20_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20_QUEUE_H_PTR20_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE20_RESETVAL         (0x00000000U)

/* QUEUE21 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21_QUEUE_H_PTR21_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21_QUEUE_H_PTR21_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21_QUEUE_H_PTR21_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21_QUEUE_H_PTR21_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE21_RESETVAL         (0x00000000U)

/* QUEUE22 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22_QUEUE_H_PTR22_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22_QUEUE_H_PTR22_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22_QUEUE_H_PTR22_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22_QUEUE_H_PTR22_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE22_RESETVAL         (0x00000000U)

/* QUEUE23 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23_QUEUE_H_PTR23_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23_QUEUE_H_PTR23_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23_QUEUE_H_PTR23_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23_QUEUE_H_PTR23_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE23_RESETVAL         (0x00000000U)

/* QUEUE24 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24_QUEUE_H_PTR24_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24_QUEUE_H_PTR24_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24_QUEUE_H_PTR24_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24_QUEUE_H_PTR24_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE24_RESETVAL         (0x00000000U)

/* QUEUE25 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25_QUEUE_H_PTR25_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25_QUEUE_H_PTR25_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25_QUEUE_H_PTR25_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25_QUEUE_H_PTR25_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE25_RESETVAL         (0x00000000U)

/* QUEUE26 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26_QUEUE_H_PTR26_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26_QUEUE_H_PTR26_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26_QUEUE_H_PTR26_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26_QUEUE_H_PTR26_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE26_RESETVAL         (0x00000000U)

/* QUEUE27 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27_QUEUE_H_PTR27_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27_QUEUE_H_PTR27_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27_QUEUE_H_PTR27_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27_QUEUE_H_PTR27_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE27_RESETVAL         (0x00000000U)

/* QUEUE28 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28_QUEUE_H_PTR28_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28_QUEUE_H_PTR28_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28_QUEUE_H_PTR28_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28_QUEUE_H_PTR28_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE28_RESETVAL         (0x00000000U)

/* QUEUE29 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29_QUEUE_H_PTR29_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29_QUEUE_H_PTR29_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29_QUEUE_H_PTR29_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29_QUEUE_H_PTR29_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE29_RESETVAL         (0x00000000U)

/* QUEUE30 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30_QUEUE_H_PTR30_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30_QUEUE_H_PTR30_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30_QUEUE_H_PTR30_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30_QUEUE_H_PTR30_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE30_RESETVAL         (0x00000000U)

/* QUEUE31 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31_QUEUE_H_PTR31_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31_QUEUE_H_PTR31_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31_QUEUE_H_PTR31_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31_QUEUE_H_PTR31_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE31_RESETVAL         (0x00000000U)

/* QUEUE_PEEK0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0_QUEUE_H_PEEK_PTR0_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0_QUEUE_H_PEEK_PTR0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0_QUEUE_H_PEEK_PTR0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0_QUEUE_H_PEEK_PTR0_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK0_RESETVAL     (0x00000000U)

/* QUEUE_PEEK1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1_QUEUE_H_PEEK_PTR1_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1_QUEUE_H_PEEK_PTR1_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1_QUEUE_H_PEEK_PTR1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1_QUEUE_H_PEEK_PTR1_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK1_RESETVAL     (0x00000000U)

/* QUEUE_PEEK2 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2_QUEUE_H_PEEK_PTR2_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2_QUEUE_H_PEEK_PTR2_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2_QUEUE_H_PEEK_PTR2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2_QUEUE_H_PEEK_PTR2_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK2_RESETVAL     (0x00000000U)

/* QUEUE_PEEK3 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3_QUEUE_H_PEEK_PTR3_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3_QUEUE_H_PEEK_PTR3_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3_QUEUE_H_PEEK_PTR3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3_QUEUE_H_PEEK_PTR3_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK3_RESETVAL     (0x00000000U)

/* QUEUE_PEEK4 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4_QUEUE_H_PEEK_PTR4_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4_QUEUE_H_PEEK_PTR4_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4_QUEUE_H_PEEK_PTR4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4_QUEUE_H_PEEK_PTR4_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK4_RESETVAL     (0x00000000U)

/* QUEUE_PEEK5 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5_QUEUE_H_PEEK_PTR5_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5_QUEUE_H_PEEK_PTR5_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5_QUEUE_H_PEEK_PTR5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5_QUEUE_H_PEEK_PTR5_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK5_RESETVAL     (0x00000000U)

/* QUEUE_PEEK6 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6_QUEUE_H_PEEK_PTR6_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6_QUEUE_H_PEEK_PTR6_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6_QUEUE_H_PEEK_PTR6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6_QUEUE_H_PEEK_PTR6_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK6_RESETVAL     (0x00000000U)

/* QUEUE_PEEK7 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7_QUEUE_H_PEEK_PTR7_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7_QUEUE_H_PEEK_PTR7_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7_QUEUE_H_PEEK_PTR7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7_QUEUE_H_PEEK_PTR7_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK7_RESETVAL     (0x00000000U)

/* QUEUE_PEEK8 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8_QUEUE_H_PEEK_PTR8_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8_QUEUE_H_PEEK_PTR8_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8_QUEUE_H_PEEK_PTR8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8_QUEUE_H_PEEK_PTR8_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK8_RESETVAL     (0x00000000U)

/* QUEUE_PEEK9 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9_QUEUE_H_PEEK_PTR9_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9_QUEUE_H_PEEK_PTR9_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9_QUEUE_H_PEEK_PTR9_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9_QUEUE_H_PEEK_PTR9_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK9_RESETVAL     (0x00000000U)

/* QUEUE_PEEK10 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10_QUEUE_H_PEEK_PTR10_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10_QUEUE_H_PEEK_PTR10_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10_QUEUE_H_PEEK_PTR10_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10_QUEUE_H_PEEK_PTR10_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK10_RESETVAL    (0x00000000U)

/* QUEUE_PEEK11 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11_QUEUE_H_PEEK_PTR11_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11_QUEUE_H_PEEK_PTR11_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11_QUEUE_H_PEEK_PTR11_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11_QUEUE_H_PEEK_PTR11_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK11_RESETVAL    (0x00000000U)

/* QUEUE_PEEK12 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12_QUEUE_H_PEEK_PTR12_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12_QUEUE_H_PEEK_PTR12_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12_QUEUE_H_PEEK_PTR12_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12_QUEUE_H_PEEK_PTR12_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK12_RESETVAL    (0x00000000U)

/* QUEUE_PEEK13 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13_QUEUE_H_PEEK_PTR13_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13_QUEUE_H_PEEK_PTR13_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13_QUEUE_H_PEEK_PTR13_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13_QUEUE_H_PEEK_PTR13_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK13_RESETVAL    (0x00000000U)

/* QUEUE_PEEK14 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14_QUEUE_H_PEEK_PTR14_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14_QUEUE_H_PEEK_PTR14_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14_QUEUE_H_PEEK_PTR14_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14_QUEUE_H_PEEK_PTR14_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK14_RESETVAL    (0x00000000U)

/* QUEUE_PEEK15 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15_QUEUE_H_PEEK_PTR15_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15_QUEUE_H_PEEK_PTR15_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15_QUEUE_H_PEEK_PTR15_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15_QUEUE_H_PEEK_PTR15_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_PEEK15_RESETVAL    (0x00000000U)

/* QUEUE_CNT0 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0_QUEUE_CNT_ENTRIES_0_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0_QUEUE_CNT_ENTRIES_0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0_QUEUE_CNT_ENTRIES_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0_QUEUE_CNT_ENTRIES_0_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT0_RESETVAL      (0x00000000U)

/* QUEUE_CNT1 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1_QUEUE_CNT_ENTRIES_1_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1_QUEUE_CNT_ENTRIES_1_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1_QUEUE_CNT_ENTRIES_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1_QUEUE_CNT_ENTRIES_1_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT1_RESETVAL      (0x00000000U)

/* QUEUE_CNT2 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2_QUEUE_CNT_ENTRIES_2_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2_QUEUE_CNT_ENTRIES_2_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2_QUEUE_CNT_ENTRIES_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2_QUEUE_CNT_ENTRIES_2_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT2_RESETVAL      (0x00000000U)

/* QUEUE_CNT3 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3_QUEUE_CNT_ENTRIES_3_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3_QUEUE_CNT_ENTRIES_3_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3_QUEUE_CNT_ENTRIES_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3_QUEUE_CNT_ENTRIES_3_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT3_RESETVAL      (0x00000000U)

/* QUEUE_CNT4 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4_QUEUE_CNT_ENTRIES_4_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4_QUEUE_CNT_ENTRIES_4_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4_QUEUE_CNT_ENTRIES_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4_QUEUE_CNT_ENTRIES_4_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT4_RESETVAL      (0x00000000U)

/* QUEUE_CNT5 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5_QUEUE_CNT_ENTRIES_5_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5_QUEUE_CNT_ENTRIES_5_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5_QUEUE_CNT_ENTRIES_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5_QUEUE_CNT_ENTRIES_5_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT5_RESETVAL      (0x00000000U)

/* QUEUE_CNT6 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6_QUEUE_CNT_ENTRIES_6_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6_QUEUE_CNT_ENTRIES_6_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6_QUEUE_CNT_ENTRIES_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6_QUEUE_CNT_ENTRIES_6_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT6_RESETVAL      (0x00000000U)

/* QUEUE_CNT7 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7_QUEUE_CNT_ENTRIES_7_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7_QUEUE_CNT_ENTRIES_7_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7_QUEUE_CNT_ENTRIES_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7_QUEUE_CNT_ENTRIES_7_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT7_RESETVAL      (0x00000000U)

/* QUEUE_CNT8 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8_QUEUE_CNT_ENTRIES_8_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8_QUEUE_CNT_ENTRIES_8_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8_QUEUE_CNT_ENTRIES_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8_QUEUE_CNT_ENTRIES_8_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT8_RESETVAL      (0x00000000U)

/* QUEUE_CNT9 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9_QUEUE_CNT_ENTRIES_9_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9_QUEUE_CNT_ENTRIES_9_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9_QUEUE_CNT_ENTRIES_9_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9_QUEUE_CNT_ENTRIES_9_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT9_RESETVAL      (0x00000000U)

/* QUEUE_CNT10 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10_QUEUE_CNT_ENTRIES_10_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10_QUEUE_CNT_ENTRIES_10_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10_QUEUE_CNT_ENTRIES_10_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10_QUEUE_CNT_ENTRIES_10_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT10_RESETVAL     (0x00000000U)

/* QUEUE_CNT11 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11_QUEUE_CNT_ENTRIES_11_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11_QUEUE_CNT_ENTRIES_11_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11_QUEUE_CNT_ENTRIES_11_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11_QUEUE_CNT_ENTRIES_11_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT11_RESETVAL     (0x00000000U)

/* QUEUE_CNT12 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12_QUEUE_CNT_ENTRIES_12_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12_QUEUE_CNT_ENTRIES_12_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12_QUEUE_CNT_ENTRIES_12_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12_QUEUE_CNT_ENTRIES_12_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT12_RESETVAL     (0x00000000U)

/* QUEUE_CNT13 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13_QUEUE_CNT_ENTRIES_13_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13_QUEUE_CNT_ENTRIES_13_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13_QUEUE_CNT_ENTRIES_13_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13_QUEUE_CNT_ENTRIES_13_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT13_RESETVAL     (0x00000000U)

/* QUEUE_CNT14 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14_QUEUE_CNT_ENTRIES_14_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14_QUEUE_CNT_ENTRIES_14_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14_QUEUE_CNT_ENTRIES_14_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14_QUEUE_CNT_ENTRIES_14_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT14_RESETVAL     (0x00000000U)

/* QUEUE_CNT15 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15_QUEUE_CNT_ENTRIES_15_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15_QUEUE_CNT_ENTRIES_15_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15_QUEUE_CNT_ENTRIES_15_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15_QUEUE_CNT_ENTRIES_15_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT15_RESETVAL     (0x00000000U)

/* QUEUE_CNT16 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16_QUEUE_CNT_ENTRIES_16_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16_QUEUE_CNT_ENTRIES_16_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16_QUEUE_CNT_ENTRIES_16_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16_QUEUE_CNT_ENTRIES_16_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT16_RESETVAL     (0x00000000U)

/* QUEUE_CNT17 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17_QUEUE_CNT_ENTRIES_17_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17_QUEUE_CNT_ENTRIES_17_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17_QUEUE_CNT_ENTRIES_17_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17_QUEUE_CNT_ENTRIES_17_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT17_RESETVAL     (0x00000000U)

/* QUEUE_CNT18 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18_QUEUE_CNT_ENTRIES_18_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18_QUEUE_CNT_ENTRIES_18_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18_QUEUE_CNT_ENTRIES_18_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18_QUEUE_CNT_ENTRIES_18_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT18_RESETVAL     (0x00000000U)

/* QUEUE_CNT19 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19_QUEUE_CNT_ENTRIES_19_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19_QUEUE_CNT_ENTRIES_19_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19_QUEUE_CNT_ENTRIES_19_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19_QUEUE_CNT_ENTRIES_19_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT19_RESETVAL     (0x00000000U)

/* QUEUE_CNT20 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20_QUEUE_CNT_ENTRIES_20_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20_QUEUE_CNT_ENTRIES_20_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20_QUEUE_CNT_ENTRIES_20_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20_QUEUE_CNT_ENTRIES_20_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT20_RESETVAL     (0x00000000U)

/* QUEUE_CNT21 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21_QUEUE_CNT_ENTRIES_21_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21_QUEUE_CNT_ENTRIES_21_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21_QUEUE_CNT_ENTRIES_21_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21_QUEUE_CNT_ENTRIES_21_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT21_RESETVAL     (0x00000000U)

/* QUEUE_CNT22 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22_QUEUE_CNT_ENTRIES_22_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22_QUEUE_CNT_ENTRIES_22_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22_QUEUE_CNT_ENTRIES_22_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22_QUEUE_CNT_ENTRIES_22_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT22_RESETVAL     (0x00000000U)

/* QUEUE_CNT23 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23_QUEUE_CNT_ENTRIES_23_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23_QUEUE_CNT_ENTRIES_23_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23_QUEUE_CNT_ENTRIES_23_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23_QUEUE_CNT_ENTRIES_23_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT23_RESETVAL     (0x00000000U)

/* QUEUE_CNT24 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24_QUEUE_CNT_ENTRIES_24_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24_QUEUE_CNT_ENTRIES_24_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24_QUEUE_CNT_ENTRIES_24_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24_QUEUE_CNT_ENTRIES_24_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT24_RESETVAL     (0x00000000U)

/* QUEUE_CNT25 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25_QUEUE_CNT_ENTRIES_25_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25_QUEUE_CNT_ENTRIES_25_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25_QUEUE_CNT_ENTRIES_25_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25_QUEUE_CNT_ENTRIES_25_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT25_RESETVAL     (0x00000000U)

/* QUEUE_CNT26 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26_QUEUE_CNT_ENTRIES_26_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26_QUEUE_CNT_ENTRIES_26_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26_QUEUE_CNT_ENTRIES_26_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26_QUEUE_CNT_ENTRIES_26_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT26_RESETVAL     (0x00000000U)

/* QUEUE_CNT27 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27_QUEUE_CNT_ENTRIES_27_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27_QUEUE_CNT_ENTRIES_27_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27_QUEUE_CNT_ENTRIES_27_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27_QUEUE_CNT_ENTRIES_27_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT27_RESETVAL     (0x00000000U)

/* QUEUE_CNT28 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28_QUEUE_CNT_ENTRIES_28_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28_QUEUE_CNT_ENTRIES_28_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28_QUEUE_CNT_ENTRIES_28_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28_QUEUE_CNT_ENTRIES_28_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT28_RESETVAL     (0x00000000U)

/* QUEUE_CNT29 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29_QUEUE_CNT_ENTRIES_29_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29_QUEUE_CNT_ENTRIES_29_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29_QUEUE_CNT_ENTRIES_29_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29_QUEUE_CNT_ENTRIES_29_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT29_RESETVAL     (0x00000000U)

/* QUEUE_CNT30 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30_QUEUE_CNT_ENTRIES_30_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30_QUEUE_CNT_ENTRIES_30_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30_QUEUE_CNT_ENTRIES_30_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30_QUEUE_CNT_ENTRIES_30_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT30_RESETVAL     (0x00000000U)

/* QUEUE_CNT31 */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31_QUEUE_CNT_ENTRIES_31_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31_QUEUE_CNT_ENTRIES_31_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31_QUEUE_CNT_ENTRIES_31_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31_QUEUE_CNT_ENTRIES_31_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_CNT31_RESETVAL     (0x00000000U)

/* QUEUE_RESET */

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET_RESET_QUEUE_ID_MASK (0x0000003FU)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET_RESET_QUEUE_ID_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET_RESET_QUEUE_ID_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET_RESET_QUEUE_ID_MAX (0x0000003FU)

#define CSL_ICSS_M_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_QUEUE_RESET_RESETVAL     (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID_REG;                   /* PID  Register */
    volatile uint32_t HWDIS_REG;                 /* HW DIS  Register */
    volatile uint32_t GPCFG0_REG;                /*  gpcfg0 Register */
    volatile uint32_t GPCFG1_REG;                /*  gpcfg1 Register */
    volatile uint32_t CGR_REG;                   /*  cgr Register */
    volatile uint32_t GPECFG0_REG;               /*  gpecfg0 Register */
    volatile uint32_t GPECFG1_REG;               /*  gpecfg1 Register */
    volatile uint32_t RESET_ISO_REG;             /* Reset ISO Register  */
    volatile uint8_t  Resv_44[12];
    volatile uint32_t MII_RT_REG;                /*  mii_rt Register */
    volatile uint32_t IEPCLK_REG;                /*  iepclk Register */
    volatile uint32_t SPP_REG;                   /*  spp Register */
    volatile uint32_t SPIN_CFG_REG;              /* Spin Lock CFG  Register */
    volatile uint32_t CORE_SYNC_REG;             /*  Core Sync Register */
    volatile uint32_t SA_MX_REG;                 /*  sa_mx Register */
    volatile uint32_t PRU0_SD_CLK_DIV_REG;       /*  SD Register */
    volatile uint32_t PRU0_SD_CLK_SEL_REG0;      /*   SD Register */
    volatile uint32_t PRU0_SD_SAMPLE_SIZE_REG0;   /*   SD Register */
    volatile uint32_t PRU0_SD_CLK_SEL_REG1;      /*   SD Register */
    volatile uint32_t PRU0_SD_SAMPLE_SIZE_REG1;   /*   SD Register */
    volatile uint32_t PRU0_SD_CLK_SEL_REG2;      /*   SD Register */
    volatile uint32_t PRU0_SD_SAMPLE_SIZE_REG2;   /*   SD Register */
    volatile uint32_t PRU0_SD_CLK_SEL_REG3;      /*   SD Register */
    volatile uint32_t PRU0_SD_SAMPLE_SIZE_REG3;   /*   SD Register */
    volatile uint32_t PRU0_SD_CLK_SEL_REG4;      /*   SD Register */
    volatile uint32_t PRU0_SD_SAMPLE_SIZE_REG4;   /*   SD Register */
    volatile uint32_t PRU0_SD_CLK_SEL_REG5;      /*   SD Register */
    volatile uint32_t PRU0_SD_SAMPLE_SIZE_REG5;   /*   SD Register */
    volatile uint32_t PRU0_SD_CLK_SEL_REG6;      /*   SD Register */
    volatile uint32_t PRU0_SD_SAMPLE_SIZE_REG6;   /*   SD Register */
    volatile uint32_t PRU0_SD_CLK_SEL_REG7;      /*   SD Register */
    volatile uint32_t PRU0_SD_SAMPLE_SIZE_REG7;   /*   SD Register */
    volatile uint32_t PRU0_SD_CLK_SEL_REG8;      /*   SD Register */
    volatile uint32_t PRU0_SD_SAMPLE_SIZE_REG8;   /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_DIV_REG;       /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_SEL_REG0;      /*   SD Register */
    volatile uint32_t PRU1_SD_SAMPLE_SIZE_REG0;   /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_SEL_REG1;      /*   SD Register */
    volatile uint32_t PRU1_SD_SAMPLE_SIZE_REG1;   /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_SEL_REG2;      /*   SD Register */
    volatile uint32_t PRU1_SD_SAMPLE_SIZE_REG2;   /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_SEL_REG3;      /*   SD Register */
    volatile uint32_t PRU1_SD_SAMPLE_SIZE_REG3;   /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_SEL_REG4;      /*   SD Register */
    volatile uint32_t PRU1_SD_SAMPLE_SIZE_REG4;   /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_SEL_REG5;      /*   SD Register */
    volatile uint32_t PRU1_SD_SAMPLE_SIZE_REG5;   /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_SEL_REG6;      /*   SD Register */
    volatile uint32_t PRU1_SD_SAMPLE_SIZE_REG6;   /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_SEL_REG7;      /*   SD Register */
    volatile uint32_t PRU1_SD_SAMPLE_SIZE_REG7;   /*   SD Register */
    volatile uint32_t PRU1_SD_CLK_SEL_REG8;      /*   SD Register */
    volatile uint32_t PRU1_SD_SAMPLE_SIZE_REG8;   /*   SD Register */
    volatile uint8_t  Resv_224[4];
    volatile uint32_t PRU0_ED_RX_CFG_REG;        /*  ED Register */
    volatile uint32_t PRU0_ED_TX_CFG_REG;        /*  Register */
    volatile uint32_t PRU0_ED_CH0_CFG0_REG;      /*  ED  Register */
    volatile uint32_t PRU0_ED_CH0_CFG1_REG;      /*  ED  Register */
    volatile uint32_t PRU0_ED_CH1_CFG0_REG;      /*  ED  Register */
    volatile uint32_t PRU0_ED_CH1_CFG1_REG;      /*  ED  Register */
    volatile uint32_t PRU0_ED_CH2_CFG0_REG;      /*  ED  Register */
    volatile uint32_t PRU0_ED_CH2_CFG1_REG;      /*  ED  Register */
    volatile uint32_t PRU1_ED_RX_CFG_REG;        /*  ED  Register */
    volatile uint32_t PRU1_ED_TX_CFG_REG;        /*  ED  Register */
    volatile uint32_t PRU1_ED_CH0_CFG0_REG;      /*  ED  Register */
    volatile uint32_t PRU1_ED_CH0_CFG1_REG;      /*  ED  Register */
    volatile uint32_t PRU1_ED_CH1_CFG0_REG;      /*  ED  Register */
    volatile uint32_t PRU1_ED_CH1_CFG1_REG;      /*  ED  Register */
    volatile uint32_t PRU1_ED_CH2_CFG0_REG;      /*  ED  Register */
    volatile uint32_t PRU1_ED_CH2_CFG1_REG;      /*  ED  Register */
    volatile uint8_t  Resv_292[4];
    volatile uint32_t RTU0_POKE_EN0_REG;         /* RTU PRU Poke Enable */
    volatile uint8_t  Resv_300[4];
    volatile uint32_t RTU1_POKE_EN0_REG;         /* RTU PRU Poke Enable */
    volatile uint8_t  Resv_368[64];
    volatile uint32_t SPIN_LOCK0;                /* Spin Lock */
    volatile uint32_t SPIN_LOCK1;                /* Spin Lock */
    volatile uint32_t PA_STAT_PDSP_CFG0;         /* PA STATS PDSP0 Vector */
    volatile uint32_t PA_STAT_PDSP_STAT0;        /* PA STATS PDSP0 Status */
    volatile uint32_t PA_STAT_PDSP_CFG1;         /* PA STATS PDSP1 Vector */
    volatile uint32_t PA_STAT_PDSP_STAT1;        /* PA STATS PDSP1 Status */
    volatile uint32_t PA_STAT_PDSP_CFG2;         /* PA STATS PDSP2 Vector */
    volatile uint32_t PA_STAT_PDSP_STAT2;        /* PA STATS PDSP2 Status */
    volatile uint32_t PA_STAT_PDSP_CFG3;         /* PA STATS PDSP3 Vector */
    volatile uint32_t PA_STAT_PDSP_STAT3;        /* PA STATS PDSP3 Status */
} CSL_icss_m_pr1_cfg_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_CFG_SLV_PID_REG                                         (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_HWDIS_REG                                       (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG                                      (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG                                      (0x0000000CU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG                                         (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG                                     (0x00000014U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG                                     (0x00000018U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG                                   (0x0000001CU)
#define CSL_ICSS_M_PR1_CFG_SLV_MII_RT_REG                                      (0x0000002CU)
#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG                                      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG                                         (0x00000034U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPIN_CFG_REG                                    (0x00000038U)
#define CSL_ICSS_M_PR1_CFG_SLV_CORE_SYNC_REG                                   (0x0000003CU)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG                                       (0x00000040U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG                             (0x00000044U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0                            (0x00000048U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0                        (0x0000004CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1                            (0x00000050U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1                        (0x00000054U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2                            (0x00000058U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2                        (0x0000005CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3                            (0x00000060U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3                        (0x00000064U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4                            (0x00000068U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4                        (0x0000006CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5                            (0x00000070U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5                        (0x00000074U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6                            (0x00000078U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6                        (0x0000007CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7                            (0x00000080U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7                        (0x00000084U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8                            (0x00000088U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8                        (0x0000008CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG                             (0x00000090U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0                            (0x00000094U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0                        (0x00000098U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1                            (0x0000009CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1                        (0x000000A0U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2                            (0x000000A4U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2                        (0x000000A8U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3                            (0x000000ACU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3                        (0x000000B0U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4                            (0x000000B4U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4                        (0x000000B8U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5                            (0x000000BCU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5                        (0x000000C0U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6                            (0x000000C4U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6                        (0x000000C8U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7                            (0x000000CCU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7                        (0x000000D0U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8                            (0x000000D4U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8                        (0x000000D8U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG                              (0x000000E0U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG                              (0x000000E4U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG                            (0x000000E8U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG                            (0x000000ECU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG                            (0x000000F0U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG                            (0x000000F4U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG                            (0x000000F8U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG                            (0x000000FCU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG                              (0x00000100U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG                              (0x00000104U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG                            (0x00000108U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG                            (0x0000010CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG                            (0x00000110U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG                            (0x00000114U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG                            (0x00000118U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG                            (0x0000011CU)
#define CSL_ICSS_M_PR1_CFG_SLV_RTU0_POKE_EN0_REG                               (0x00000124U)
#define CSL_ICSS_M_PR1_CFG_SLV_RTU1_POKE_EN0_REG                               (0x0000012CU)
#define CSL_ICSS_M_PR1_CFG_SLV_SPIN_LOCK0                                      (0x00000170U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPIN_LOCK1                                      (0x00000174U)
#define CSL_ICSS_M_PR1_CFG_SLV_PA_STAT_PDSP_CFG0                               (0x00000178U)
#define CSL_ICSS_M_PR1_CFG_SLV_PA_STAT_PDSP_STAT0                              (0x0000017CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PA_STAT_PDSP_CFG1                               (0x00000180U)
#define CSL_ICSS_M_PR1_CFG_SLV_PA_STAT_PDSP_STAT1                              (0x00000184U)
#define CSL_ICSS_M_PR1_CFG_SLV_PA_STAT_PDSP_CFG2                               (0x00000188U)
#define CSL_ICSS_M_PR1_CFG_SLV_PA_STAT_PDSP_STAT2                              (0x0000018CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PA_STAT_PDSP_CFG3                               (0x00000190U)
#define CSL_ICSS_M_PR1_CFG_SLV_PA_STAT_PDSP_STAT3                              (0x00000194U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PID_REG_ICSS_IDVER_MASK                         (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PID_REG_ICSS_IDVER_SHIFT                        (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PID_REG_ICSS_IDVER_RESETVAL                     (0x6B080203U)
#define CSL_ICSS_M_PR1_CFG_SLV_PID_REG_ICSS_IDVER_MAX                          (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PID_REG_RESETVAL                                (0x6B080203U)

/* HWDIS_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_HWDIS_REG_HWDIS_MASK                            (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_HWDIS_REG_HWDIS_SHIFT                           (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_HWDIS_REG_HWDIS_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_HWDIS_REG_HWDIS_MAX                             (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_HWDIS_REG_RESETVAL                              (0x00000000U)

/* GPCFG0_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_MODE_MASK                   (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_MODE_SHIFT                  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_MODE_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_MODE_MAX                    (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_CLK_MODE_MASK               (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_CLK_MODE_SHIFT              (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_CLK_MODE_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_CLK_MODE_MAX                (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_DIV0_MASK                   (0x000000F8U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_DIV0_SHIFT                  (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_DIV0_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_DIV0_MAX                    (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_DIV1_MASK                   (0x00001F00U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_DIV1_SHIFT                  (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_DIV1_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_DIV1_MAX                    (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_SB_MASK                     (0x00002000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_SB_SHIFT                    (0x0000000DU)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_SB_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPI_SB_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_MODE_MASK                   (0x00004000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_MODE_SHIFT                  (0x0000000EU)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_MODE_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_MODE_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_DIV0_MASK                   (0x000F8000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_DIV0_SHIFT                  (0x0000000FU)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_DIV0_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_DIV0_MAX                    (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_DIV1_MASK                   (0x01F00000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_DIV1_SHIFT                  (0x00000014U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_DIV1_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_DIV1_MAX                    (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_SH1_SEL_MASK                (0x02000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_SH1_SEL_SHIFT               (0x00000019U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_SH1_SEL_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PRU0_GPO_SH1_SEL_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PR1_PRU0_GP_MUX_SEL_MASK             (0x3C000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PR1_PRU0_GP_MUX_SEL_SHIFT            (0x0000001AU)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PR1_PRU0_GP_MUX_SEL_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_PR1_PRU0_GP_MUX_SEL_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG0_REG_RESETVAL                             (0x00000000U)

/* GPCFG1_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_MODE_MASK                   (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_MODE_SHIFT                  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_MODE_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_MODE_MAX                    (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_CLK_MODE_MASK               (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_CLK_MODE_SHIFT              (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_CLK_MODE_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_CLK_MODE_MAX                (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_DIV0_MASK                   (0x000000F8U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_DIV0_SHIFT                  (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_DIV0_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_DIV0_MAX                    (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_DIV1_MASK                   (0x00001F00U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_DIV1_SHIFT                  (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_DIV1_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_DIV1_MAX                    (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_SB_MASK                     (0x00002000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_SB_SHIFT                    (0x0000000DU)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_SB_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPI_SB_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_MODE_MASK                   (0x00004000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_MODE_SHIFT                  (0x0000000EU)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_MODE_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_MODE_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_DIV0_MASK                   (0x000F8000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_DIV0_SHIFT                  (0x0000000FU)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_DIV0_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_DIV0_MAX                    (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_DIV1_MASK                   (0x01F00000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_DIV1_SHIFT                  (0x00000014U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_DIV1_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_DIV1_MAX                    (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_SH1_SEL_MASK                (0x02000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_SH1_SEL_SHIFT               (0x00000019U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_SH1_SEL_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PRU1_GPO_SH1_SEL_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PR1_PRU1_GP_MUX_SEL_MASK             (0x3C000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PR1_PRU1_GP_MUX_SEL_SHIFT            (0x0000001AU)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PR1_PRU1_GP_MUX_SEL_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_PR1_PRU1_GP_MUX_SEL_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPCFG1_REG_RESETVAL                             (0x00000000U)

/* CGR_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_STOP_REQ_MASK                  (0x00000040U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_STOP_REQ_SHIFT                 (0x00000006U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_STOP_REQ_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_STOP_REQ_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_STOP_ACK_MASK                  (0x00000080U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_STOP_ACK_SHIFT                 (0x00000007U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_STOP_ACK_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_STOP_ACK_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_EN_MASK                        (0x00000100U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_EN_SHIFT                       (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_EN_RESETVAL                    (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_INTC_CLK_EN_MAX                         (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_STOP_REQ_MASK                  (0x00000200U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_STOP_REQ_SHIFT                 (0x00000009U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_STOP_REQ_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_STOP_REQ_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_STOP_ACK_MASK                  (0x00000400U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_STOP_ACK_SHIFT                 (0x0000000AU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_STOP_ACK_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_STOP_ACK_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_EN_MASK                        (0x00000800U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_EN_SHIFT                       (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_EN_RESETVAL                    (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_UART_CLK_EN_MAX                         (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_STOP_REQ_MASK                  (0x00001000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_STOP_REQ_SHIFT                 (0x0000000CU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_STOP_REQ_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_STOP_REQ_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_STOP_ACK_MASK                  (0x00002000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_STOP_ACK_SHIFT                 (0x0000000DU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_STOP_ACK_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_STOP_ACK_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_EN_MASK                        (0x00004000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_EN_SHIFT                       (0x0000000EU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_EN_RESETVAL                    (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ECAP_CLK_EN_MAX                         (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_STOP_REQ_MASK                   (0x00008000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_STOP_REQ_SHIFT                  (0x0000000FU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_STOP_REQ_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_STOP_REQ_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_STOP_ACK_MASK                   (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_STOP_ACK_SHIFT                  (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_STOP_ACK_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_STOP_ACK_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_EN_MASK                         (0x00020000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_EN_SHIFT                        (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_EN_RESETVAL                     (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_IEP_CLK_EN_MAX                          (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_AUTO_SLICE0_CLK_GATE_EN_MASK            (0x00040000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_AUTO_SLICE0_CLK_GATE_EN_SHIFT           (0x00000012U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_AUTO_SLICE0_CLK_GATE_EN_RESETVAL        (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_AUTO_SLICE0_CLK_GATE_EN_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_AUTO_SLICE1_CLK_GATE_EN_MASK            (0x00080000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_AUTO_SLICE1_CLK_GATE_EN_SHIFT           (0x00000013U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_AUTO_SLICE1_CLK_GATE_EN_RESETVAL        (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_AUTO_SLICE1_CLK_GATE_EN_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_TOP_HALF_CLK_GATE_EN_MASK               (0x00100000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_TOP_HALF_CLK_GATE_EN_SHIFT              (0x00000014U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_TOP_HALF_CLK_GATE_EN_RESETVAL           (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_TOP_HALF_CLK_GATE_EN_MAX                (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_BOTTOM_HALF_CLK_GATE_EN_MASK            (0x00200000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_BOTTOM_HALF_CLK_GATE_EN_SHIFT           (0x00000015U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_BOTTOM_HALF_CLK_GATE_EN_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_BOTTOM_HALF_CLK_GATE_EN_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_PWR_IDLE_MASK                      (0x20000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_PWR_IDLE_SHIFT                     (0x0000001DU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_PWR_IDLE_RESETVAL                  (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_PWR_IDLE_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_STOP_REQ_MASK                      (0x40000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_STOP_REQ_SHIFT                     (0x0000001EU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_STOP_REQ_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_STOP_REQ_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_STOP_ACK_MASK                      (0x80000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_STOP_ACK_SHIFT                     (0x0000001FU)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_STOP_ACK_RESETVAL                  (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_ICSS_STOP_ACK_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CGR_REG_RESETVAL                                (0xA0324900U)

/* GPECFG0_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPI_SB_P_MASK                  (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPI_SB_P_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPI_SB_P_RESETVAL              (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPI_SB_P_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPI_SHIFT_EN_MASK              (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPI_SHIFT_EN_SHIFT             (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPI_SHIFT_EN_RESETVAL          (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPI_SHIFT_EN_MAX               (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_SWAP_MASK            (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_SWAP_SHIFT           (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_SWAP_RESETVAL        (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_SWAP_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_FREE_MASK        (0x00000020U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_FREE_SHIFT       (0x00000005U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_FREE_RESETVAL    (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_FREE_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_GP_EN_MASK           (0x00000040U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_GP_EN_SHIFT          (0x00000006U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_GP_EN_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_GP_EN_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CNT_MASK             (0x0000FF00U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CNT_SHIFT            (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CNT_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CNT_MAX              (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_HIGH_MASK        (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_HIGH_SHIFT       (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_HIGH_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_HIGH_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_DONE_MASK        (0x00020000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_DONE_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_DONE_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_PRU0_GPO_SHIFT_CLK_DONE_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG0_REG_RESETVAL                            (0x00000023U)

/* GPECFG1_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPI_SB_P_MASK                  (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPI_SB_P_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPI_SB_P_RESETVAL              (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPI_SB_P_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPI_SHIFT_EN_MASK              (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPI_SHIFT_EN_SHIFT             (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPI_SHIFT_EN_RESETVAL          (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPI_SHIFT_EN_MAX               (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_SWAP_MASK            (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_SWAP_SHIFT           (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_SWAP_RESETVAL        (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_SWAP_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_FREE_MASK        (0x00000020U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_FREE_SHIFT       (0x00000005U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_FREE_RESETVAL    (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_FREE_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_GP_EN_MASK           (0x00000040U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_GP_EN_SHIFT          (0x00000006U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_GP_EN_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_GP_EN_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CNT_MASK             (0x0000FF00U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CNT_SHIFT            (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CNT_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CNT_MAX              (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_HIGH_MASK        (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_HIGH_SHIFT       (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_HIGH_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_HIGH_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_DONE_MASK        (0x00020000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_DONE_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_DONE_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_PRU1_GPO_SHIFT_CLK_DONE_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_GPECFG1_REG_RESETVAL                            (0x00000023U)

/* RESET_ISO_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_REQ_MASK                (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_REQ_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_REQ_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_REQ_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_ACK_MASK                (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_ACK_SHIFT               (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_ACK_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_ACK_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_EDGE_MASK               (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_EDGE_SHIFT              (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_EDGE_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESET_ISO_EDGE_MAX                (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_RESET_ISO_REG_RESETVAL                          (0x00000000U)

/* MII_RT_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_MII_RT_REG_MII_RT_EVENT_EN_MASK                 (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_MII_RT_REG_MII_RT_EVENT_EN_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_MII_RT_REG_MII_RT_EVENT_EN_RESETVAL             (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_MII_RT_REG_MII_RT_EVENT_EN_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_MII_RT_REG_RESETVAL                             (0x00000001U)

/* IEPCLK_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG_IEP1_SLV_EN_MASK                     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG_IEP1_SLV_EN_SHIFT                    (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG_IEP1_SLV_EN_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG_IEP1_SLV_EN_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG_IEP_OCP_CLK_EN_MASK                  (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG_IEP_OCP_CLK_EN_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG_IEP_OCP_CLK_EN_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG_IEP_OCP_CLK_EN_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_IEPCLK_REG_RESETVAL                             (0x00000000U)

/* SPP_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_PRU1_PAD_HP_EN_MASK                     (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_PRU1_PAD_HP_EN_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_PRU1_PAD_HP_EN_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_PRU1_PAD_HP_EN_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_XFR_SHIFT_EN_MASK                       (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_XFR_SHIFT_EN_SHIFT                      (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_XFR_SHIFT_EN_RESETVAL                   (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_XFR_SHIFT_EN_MAX                        (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_XFR_BYTE_SHIFT_EN_MASK                  (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_XFR_BYTE_SHIFT_EN_SHIFT                 (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_XFR_BYTE_SHIFT_EN_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_XFR_BYTE_SHIFT_EN_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_RTU_XFR_SHIFT_EN_MASK                   (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_RTU_XFR_SHIFT_EN_SHIFT                  (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_RTU_XFR_SHIFT_EN_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_RTU_XFR_SHIFT_EN_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_SPP_REG_RESETVAL                                (0x00000000U)

/* SPIN_CFG_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_SPIN_CFG_REG_SPIN_CLOCK_TX_PRU_EN_MASK          (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPIN_CFG_REG_SPIN_CLOCK_TX_PRU_EN_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPIN_CFG_REG_SPIN_CLOCK_TX_PRU_EN_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SPIN_CFG_REG_SPIN_CLOCK_TX_PRU_EN_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_SPIN_CFG_REG_RESETVAL                           (0x00000000U)

/* CORE_SYNC_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_CORE_SYNC_REG_CORE_VBUSP_SYNC_EN_MASK           (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_CORE_SYNC_REG_CORE_VBUSP_SYNC_EN_SHIFT          (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CORE_SYNC_REG_CORE_VBUSP_SYNC_EN_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_CORE_SYNC_REG_CORE_VBUSP_SYNC_EN_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_CORE_SYNC_REG_RESETVAL                          (0x00000000U)

/* SA_MX_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_SA_MUX_SEL_MASK                       (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_SA_MUX_SEL_SHIFT                      (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_SA_MUX_SEL_RESETVAL                   (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_SA_MUX_SEL_MAX                        (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM0_REMAP_EN_MASK                    (0x00000300U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM0_REMAP_EN_SHIFT                   (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM0_REMAP_EN_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM0_REMAP_EN_MAX                     (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM3_REMAP_EN_MASK                    (0x00000C00U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM3_REMAP_EN_SHIFT                   (0x0000000AU)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM3_REMAP_EN_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM3_REMAP_EN_MAX                     (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM_EFC_EN_MASK                       (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM_EFC_EN_SHIFT                      (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM_EFC_EN_RESETVAL                   (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_PWM_EFC_EN_MAX                        (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_SA_MX_REG_RESETVAL                              (0x00000000U)

/* PRU0_SD_CLK_DIV_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_SHARE_EN_MASK       (0x00000100U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_SHARE_EN_SHIFT      (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_SHARE_EN_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_SHARE_EN_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_EN_MASK         (0x00000200U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_EN_SHIFT        (0x00000009U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_EN_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_EN_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_NV_DATA_EN_MASK (0x00000400U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_NV_DATA_EN_SHIFT (0x0000000AU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_NV_DATA_EN_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_NV_DATA_EN_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_CH_SEL_MASK         (0x00007800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_CH_SEL_SHIFT        (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_CH_SEL_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_CH_SEL_MAX          (0x0000000FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_STATUS_MASK     (0x00008000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_STATUS_SHIFT    (0x0000000FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_STATUS_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_STATUS_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_CLK_CAL_DONE_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_CLK_CAL_DONE_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_CLK_CAL_DONE_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_CLK_CAL_DONE_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_REC_CLK_PERIOD_MASK (0xFF000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_REC_CLK_PERIOD_SHIFT (0x00000018U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_REC_CLK_PERIOD_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_PRU0_SD_MAN_REC_CLK_PERIOD_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_DIV_REG_RESETVAL                    (0x00000000U)

/* PRU0_SD_CLK_SEL_REG0 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MAX_0_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MAX_0_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MAX_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MAX_0_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MAX_LIMIT_0_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MAX_LIMIT_0_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MAX_LIMIT_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MAX_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MIN_0_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MIN_0_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MIN_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MIN_0_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MIN_LIMIT_0_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MIN_LIMIT_0_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MIN_LIMIT_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_FD_ZERO_MIN_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_CLK_SEL0_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_CLK_SEL0_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_CLK_SEL0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_CLK_SEL0_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_CLK_INV0_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_CLK_INV0_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_CLK_INV0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_CLK_INV0_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_ACC_SEL0_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_ACC_SEL0_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_ACC_SEL0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_PRU0_SD_ACC_SEL0_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG0_RESETVAL                   (0x00000000U)

/* PRU0_SD_SAMPLE_SIZE_REG0 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_EN_0_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_EN_0_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_EN_0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_EN_0_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MAX_0_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MAX_0_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MAX_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MAX_0_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MAX_LIMIT_0_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MAX_LIMIT_0_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MAX_LIMIT_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MAX_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MIN_0_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MIN_0_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MIN_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MIN_0_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MIN_LIMIT_0_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MIN_LIMIT_0_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MIN_LIMIT_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_ONE_MIN_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_WINDOW_SIZE_0_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_WINDOW_SIZE_0_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_WINDOW_SIZE_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_FD_WINDOW_SIZE_0_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_SD_SAMPLE_SIZE0_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_SD_SAMPLE_SIZE0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_SD_SAMPLE_SIZE0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_PRU0_SD_SAMPLE_SIZE0_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG0_RESETVAL               (0x00000000U)

/* PRU0_SD_CLK_SEL_REG1 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MAX_1_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MAX_1_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MAX_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MAX_1_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MAX_LIMIT_1_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MAX_LIMIT_1_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MAX_LIMIT_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MAX_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MIN_1_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MIN_1_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MIN_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MIN_1_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MIN_LIMIT_1_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MIN_LIMIT_1_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MIN_LIMIT_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_FD_ZERO_MIN_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_CLK_SEL1_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_CLK_SEL1_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_CLK_SEL1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_CLK_SEL1_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_CLK_INV1_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_CLK_INV1_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_CLK_INV1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_CLK_INV1_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_ACC_SEL1_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_ACC_SEL1_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_ACC_SEL1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_PRU0_SD_ACC_SEL1_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG1_RESETVAL                   (0x00000000U)

/* PRU0_SD_SAMPLE_SIZE_REG1 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_EN_1_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_EN_1_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_EN_1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_EN_1_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MAX_1_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MAX_1_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MAX_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MAX_1_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MAX_LIMIT_1_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MAX_LIMIT_1_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MAX_LIMIT_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MAX_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MIN_1_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MIN_1_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MIN_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MIN_1_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MIN_LIMIT_1_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MIN_LIMIT_1_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MIN_LIMIT_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_ONE_MIN_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_WINDOW_SIZE_1_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_WINDOW_SIZE_1_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_WINDOW_SIZE_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_FD_WINDOW_SIZE_1_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_SD_SAMPLE_SIZE1_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_SD_SAMPLE_SIZE1_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_SD_SAMPLE_SIZE1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_PRU0_SD_SAMPLE_SIZE1_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG1_RESETVAL               (0x00000000U)

/* PRU0_SD_CLK_SEL_REG2 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MAX_2_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MAX_2_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MAX_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MAX_2_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MAX_LIMIT_2_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MAX_LIMIT_2_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MAX_LIMIT_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MAX_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MIN_2_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MIN_2_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MIN_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MIN_2_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MIN_LIMIT_2_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MIN_LIMIT_2_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MIN_LIMIT_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_FD_ZERO_MIN_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_CLK_SEL2_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_CLK_SEL2_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_CLK_SEL2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_CLK_SEL2_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_CLK_INV2_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_CLK_INV2_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_CLK_INV2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_CLK_INV2_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_ACC_SEL2_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_ACC_SEL2_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_ACC_SEL2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_PRU0_SD_ACC_SEL2_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG2_RESETVAL                   (0x00000000U)

/* PRU0_SD_SAMPLE_SIZE_REG2 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_EN_2_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_EN_2_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_EN_2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_EN_2_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MAX_2_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MAX_2_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MAX_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MAX_2_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MAX_LIMIT_2_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MAX_LIMIT_2_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MAX_LIMIT_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MAX_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MIN_2_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MIN_2_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MIN_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MIN_2_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MIN_LIMIT_2_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MIN_LIMIT_2_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MIN_LIMIT_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_ONE_MIN_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_WINDOW_SIZE_2_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_WINDOW_SIZE_2_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_WINDOW_SIZE_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_FD_WINDOW_SIZE_2_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_SD_SAMPLE_SIZE2_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_SD_SAMPLE_SIZE2_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_SD_SAMPLE_SIZE2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_PRU0_SD_SAMPLE_SIZE2_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG2_RESETVAL               (0x00000000U)

/* PRU0_SD_CLK_SEL_REG3 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MAX_3_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MAX_3_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MAX_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MAX_3_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MAX_LIMIT_3_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MAX_LIMIT_3_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MAX_LIMIT_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MAX_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MIN_3_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MIN_3_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MIN_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MIN_3_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MIN_LIMIT_3_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MIN_LIMIT_3_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MIN_LIMIT_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_FD_ZERO_MIN_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_CLK_SEL3_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_CLK_SEL3_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_CLK_SEL3_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_CLK_SEL3_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_CLK_INV3_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_CLK_INV3_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_CLK_INV3_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_CLK_INV3_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_ACC_SEL3_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_ACC_SEL3_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_ACC_SEL3_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_PRU0_SD_ACC_SEL3_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG3_RESETVAL                   (0x00000000U)

/* PRU0_SD_SAMPLE_SIZE_REG3 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_EN_3_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_EN_3_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_EN_3_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_EN_3_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MAX_3_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MAX_3_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MAX_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MAX_3_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MAX_LIMIT_3_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MAX_LIMIT_3_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MAX_LIMIT_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MAX_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MIN_3_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MIN_3_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MIN_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MIN_3_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MIN_LIMIT_3_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MIN_LIMIT_3_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MIN_LIMIT_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_ONE_MIN_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_WINDOW_SIZE_3_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_WINDOW_SIZE_3_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_WINDOW_SIZE_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_FD_WINDOW_SIZE_3_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_SD_SAMPLE_SIZE3_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_SD_SAMPLE_SIZE3_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_SD_SAMPLE_SIZE3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_PRU0_SD_SAMPLE_SIZE3_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG3_RESETVAL               (0x00000000U)

/* PRU0_SD_CLK_SEL_REG4 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MAX_4_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MAX_4_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MAX_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MAX_4_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MAX_LIMIT_4_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MAX_LIMIT_4_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MAX_LIMIT_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MAX_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MIN_4_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MIN_4_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MIN_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MIN_4_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MIN_LIMIT_4_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MIN_LIMIT_4_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MIN_LIMIT_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_FD_ZERO_MIN_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_CLK_SEL4_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_CLK_SEL4_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_CLK_SEL4_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_CLK_SEL4_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_CLK_INV4_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_CLK_INV4_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_CLK_INV4_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_CLK_INV4_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_ACC_SEL4_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_ACC_SEL4_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_ACC_SEL4_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_PRU0_SD_ACC_SEL4_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG4_RESETVAL                   (0x00000000U)

/* PRU0_SD_SAMPLE_SIZE_REG4 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_EN_4_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_EN_4_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_EN_4_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_EN_4_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MAX_4_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MAX_4_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MAX_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MAX_4_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MAX_LIMIT_4_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MAX_LIMIT_4_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MAX_LIMIT_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MAX_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MIN_4_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MIN_4_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MIN_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MIN_4_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MIN_LIMIT_4_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MIN_LIMIT_4_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MIN_LIMIT_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_ONE_MIN_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_WINDOW_SIZE_4_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_WINDOW_SIZE_4_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_WINDOW_SIZE_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_FD_WINDOW_SIZE_4_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_SD_SAMPLE_SIZE4_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_SD_SAMPLE_SIZE4_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_SD_SAMPLE_SIZE4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_PRU0_SD_SAMPLE_SIZE4_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG4_RESETVAL               (0x00000000U)

/* PRU0_SD_CLK_SEL_REG5 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MAX_5_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MAX_5_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MAX_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MAX_5_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MAX_LIMIT_5_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MAX_LIMIT_5_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MAX_LIMIT_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MAX_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MIN_5_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MIN_5_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MIN_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MIN_5_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MIN_LIMIT_5_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MIN_LIMIT_5_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MIN_LIMIT_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_FD_ZERO_MIN_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_CLK_SEL5_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_CLK_SEL5_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_CLK_SEL5_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_CLK_SEL5_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_CLK_INV5_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_CLK_INV5_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_CLK_INV5_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_CLK_INV5_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_ACC_SEL5_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_ACC_SEL5_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_ACC_SEL5_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_PRU0_SD_ACC_SEL5_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG5_RESETVAL                   (0x00000000U)

/* PRU0_SD_SAMPLE_SIZE_REG5 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_EN_5_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_EN_5_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_EN_5_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_EN_5_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MAX_5_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MAX_5_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MAX_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MAX_5_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MAX_LIMIT_5_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MAX_LIMIT_5_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MAX_LIMIT_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MAX_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MIN_5_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MIN_5_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MIN_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MIN_5_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MIN_LIMIT_5_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MIN_LIMIT_5_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MIN_LIMIT_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_ONE_MIN_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_WINDOW_SIZE_5_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_WINDOW_SIZE_5_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_WINDOW_SIZE_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_FD_WINDOW_SIZE_5_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_SD_SAMPLE_SIZE5_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_SD_SAMPLE_SIZE5_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_SD_SAMPLE_SIZE5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_PRU0_SD_SAMPLE_SIZE5_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG5_RESETVAL               (0x00000000U)

/* PRU0_SD_CLK_SEL_REG6 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MAX_6_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MAX_6_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MAX_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MAX_6_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MAX_LIMIT_6_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MAX_LIMIT_6_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MAX_LIMIT_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MAX_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MIN_6_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MIN_6_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MIN_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MIN_6_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MIN_LIMIT_6_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MIN_LIMIT_6_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MIN_LIMIT_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_FD_ZERO_MIN_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_CLK_SEL6_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_CLK_SEL6_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_CLK_SEL6_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_CLK_SEL6_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_CLK_INV6_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_CLK_INV6_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_CLK_INV6_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_CLK_INV6_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_ACC_SEL6_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_ACC_SEL6_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_ACC_SEL6_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_PRU0_SD_ACC_SEL6_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG6_RESETVAL                   (0x00000000U)

/* PRU0_SD_SAMPLE_SIZE_REG6 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_EN_6_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_EN_6_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_EN_6_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_EN_6_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MAX_6_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MAX_6_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MAX_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MAX_6_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MAX_LIMIT_6_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MAX_LIMIT_6_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MAX_LIMIT_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MAX_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MIN_6_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MIN_6_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MIN_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MIN_6_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MIN_LIMIT_6_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MIN_LIMIT_6_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MIN_LIMIT_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_ONE_MIN_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_WINDOW_SIZE_6_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_WINDOW_SIZE_6_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_WINDOW_SIZE_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_FD_WINDOW_SIZE_6_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_SD_SAMPLE_SIZE6_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_SD_SAMPLE_SIZE6_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_SD_SAMPLE_SIZE6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_PRU0_SD_SAMPLE_SIZE6_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG6_RESETVAL               (0x00000000U)

/* PRU0_SD_CLK_SEL_REG7 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MAX_7_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MAX_7_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MAX_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MAX_7_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MAX_LIMIT_7_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MAX_LIMIT_7_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MAX_LIMIT_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MAX_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MIN_7_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MIN_7_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MIN_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MIN_7_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MIN_LIMIT_7_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MIN_LIMIT_7_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MIN_LIMIT_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_FD_ZERO_MIN_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_CLK_SEL7_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_CLK_SEL7_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_CLK_SEL7_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_CLK_SEL7_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_CLK_INV7_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_CLK_INV7_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_CLK_INV7_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_CLK_INV7_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_ACC_SEL7_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_ACC_SEL7_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_ACC_SEL7_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_PRU0_SD_ACC_SEL7_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG7_RESETVAL                   (0x00000000U)

/* PRU0_SD_SAMPLE_SIZE_REG7 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_EN_7_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_EN_7_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_EN_7_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_EN_7_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MAX_7_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MAX_7_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MAX_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MAX_7_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MAX_LIMIT_7_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MAX_LIMIT_7_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MAX_LIMIT_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MAX_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MIN_7_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MIN_7_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MIN_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MIN_7_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MIN_LIMIT_7_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MIN_LIMIT_7_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MIN_LIMIT_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_ONE_MIN_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_WINDOW_SIZE_7_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_WINDOW_SIZE_7_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_WINDOW_SIZE_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_FD_WINDOW_SIZE_7_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_SD_SAMPLE_SIZE7_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_SD_SAMPLE_SIZE7_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_SD_SAMPLE_SIZE7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_PRU0_SD_SAMPLE_SIZE7_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG7_RESETVAL               (0x00000000U)

/* PRU0_SD_CLK_SEL_REG8 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MAX_8_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MAX_8_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MAX_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MAX_8_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MAX_LIMIT_8_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MAX_LIMIT_8_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MAX_LIMIT_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MAX_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MIN_8_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MIN_8_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MIN_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MIN_8_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MIN_LIMIT_8_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MIN_LIMIT_8_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MIN_LIMIT_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_FD_ZERO_MIN_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_CLK_SEL8_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_CLK_SEL8_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_CLK_SEL8_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_CLK_SEL8_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_CLK_INV8_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_CLK_INV8_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_CLK_INV8_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_CLK_INV8_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_ACC_SEL8_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_ACC_SEL8_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_ACC_SEL8_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_PRU0_SD_ACC_SEL8_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_CLK_SEL_REG8_RESETVAL                   (0x00000000U)

/* PRU0_SD_SAMPLE_SIZE_REG8 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_EN_8_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_EN_8_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_EN_8_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_EN_8_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MAX_8_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MAX_8_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MAX_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MAX_8_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MAX_LIMIT_8_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MAX_LIMIT_8_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MAX_LIMIT_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MAX_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MIN_8_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MIN_8_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MIN_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MIN_8_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MIN_LIMIT_8_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MIN_LIMIT_8_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MIN_LIMIT_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_ONE_MIN_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_WINDOW_SIZE_8_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_WINDOW_SIZE_8_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_WINDOW_SIZE_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_FD_WINDOW_SIZE_8_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_SD_SAMPLE_SIZE8_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_SD_SAMPLE_SIZE8_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_SD_SAMPLE_SIZE8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_PRU0_SD_SAMPLE_SIZE8_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_SD_SAMPLE_SIZE_REG8_RESETVAL               (0x00000000U)

/* PRU1_SD_CLK_DIV_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_SHARE_EN_MASK       (0x00000100U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_SHARE_EN_SHIFT      (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_SHARE_EN_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_SHARE_EN_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_EN_MASK         (0x00000200U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_EN_SHIFT        (0x00000009U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_EN_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_EN_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_NV_DATA_EN_MASK (0x00000400U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_NV_DATA_EN_SHIFT (0x0000000AU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_NV_DATA_EN_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_NV_DATA_EN_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_CH_SEL_MASK         (0x00007800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_CH_SEL_SHIFT        (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_CH_SEL_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_CH_SEL_MAX          (0x0000000FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_STATUS_MASK     (0x00008000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_STATUS_SHIFT    (0x0000000FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_STATUS_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_STATUS_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_CLK_CAL_DONE_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_CLK_CAL_DONE_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_CLK_CAL_DONE_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_CLK_CAL_DONE_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_REC_CLK_PERIOD_MASK (0xFF000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_REC_CLK_PERIOD_SHIFT (0x00000018U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_REC_CLK_PERIOD_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_PRU1_SD_MAN_REC_CLK_PERIOD_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_DIV_REG_RESETVAL                    (0x00000000U)

/* PRU1_SD_CLK_SEL_REG0 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MAX_0_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MAX_0_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MAX_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MAX_0_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MAX_LIMIT_0_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MAX_LIMIT_0_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MAX_LIMIT_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MAX_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MIN_0_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MIN_0_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MIN_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MIN_0_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MIN_LIMIT_0_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MIN_LIMIT_0_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MIN_LIMIT_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_FD_ZERO_MIN_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_CLK_SEL0_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_CLK_SEL0_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_CLK_SEL0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_CLK_SEL0_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_CLK_INV0_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_CLK_INV0_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_CLK_INV0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_CLK_INV0_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_ACC_SEL0_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_ACC_SEL0_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_ACC_SEL0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_PRU1_SD_ACC_SEL0_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG0_RESETVAL                   (0x00000000U)

/* PRU1_SD_SAMPLE_SIZE_REG0 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_EN_0_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_EN_0_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_EN_0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_EN_0_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MAX_0_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MAX_0_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MAX_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MAX_0_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MAX_LIMIT_0_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MAX_LIMIT_0_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MAX_LIMIT_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MAX_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MIN_0_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MIN_0_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MIN_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MIN_0_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MIN_LIMIT_0_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MIN_LIMIT_0_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MIN_LIMIT_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_ONE_MIN_LIMIT_0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_WINDOW_SIZE_0_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_WINDOW_SIZE_0_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_WINDOW_SIZE_0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_FD_WINDOW_SIZE_0_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_SD_SAMPLE_SIZE0_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_SD_SAMPLE_SIZE0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_SD_SAMPLE_SIZE0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_PRU1_SD_SAMPLE_SIZE0_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG0_RESETVAL               (0x00000000U)

/* PRU1_SD_CLK_SEL_REG1 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MAX_1_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MAX_1_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MAX_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MAX_1_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MAX_LIMIT_1_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MAX_LIMIT_1_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MAX_LIMIT_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MAX_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MIN_1_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MIN_1_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MIN_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MIN_1_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MIN_LIMIT_1_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MIN_LIMIT_1_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MIN_LIMIT_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_FD_ZERO_MIN_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_CLK_SEL1_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_CLK_SEL1_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_CLK_SEL1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_CLK_SEL1_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_CLK_INV1_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_CLK_INV1_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_CLK_INV1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_CLK_INV1_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_ACC_SEL1_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_ACC_SEL1_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_ACC_SEL1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_PRU1_SD_ACC_SEL1_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG1_RESETVAL                   (0x00000000U)

/* PRU1_SD_SAMPLE_SIZE_REG1 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_EN_1_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_EN_1_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_EN_1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_EN_1_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MAX_1_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MAX_1_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MAX_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MAX_1_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MAX_LIMIT_1_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MAX_LIMIT_1_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MAX_LIMIT_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MAX_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MIN_1_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MIN_1_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MIN_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MIN_1_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MIN_LIMIT_1_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MIN_LIMIT_1_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MIN_LIMIT_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_ONE_MIN_LIMIT_1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_WINDOW_SIZE_1_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_WINDOW_SIZE_1_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_WINDOW_SIZE_1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_FD_WINDOW_SIZE_1_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_SD_SAMPLE_SIZE1_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_SD_SAMPLE_SIZE1_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_SD_SAMPLE_SIZE1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_PRU1_SD_SAMPLE_SIZE1_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG1_RESETVAL               (0x00000000U)

/* PRU1_SD_CLK_SEL_REG2 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MAX_2_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MAX_2_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MAX_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MAX_2_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MAX_LIMIT_2_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MAX_LIMIT_2_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MAX_LIMIT_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MAX_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MIN_2_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MIN_2_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MIN_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MIN_2_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MIN_LIMIT_2_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MIN_LIMIT_2_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MIN_LIMIT_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_FD_ZERO_MIN_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_CLK_SEL2_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_CLK_SEL2_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_CLK_SEL2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_CLK_SEL2_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_CLK_INV2_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_CLK_INV2_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_CLK_INV2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_CLK_INV2_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_ACC_SEL2_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_ACC_SEL2_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_ACC_SEL2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_PRU1_SD_ACC_SEL2_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG2_RESETVAL                   (0x00000000U)

/* PRU1_SD_SAMPLE_SIZE_REG2 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_EN_2_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_EN_2_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_EN_2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_EN_2_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MAX_2_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MAX_2_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MAX_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MAX_2_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MAX_LIMIT_2_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MAX_LIMIT_2_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MAX_LIMIT_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MAX_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MIN_2_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MIN_2_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MIN_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MIN_2_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MIN_LIMIT_2_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MIN_LIMIT_2_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MIN_LIMIT_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_ONE_MIN_LIMIT_2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_WINDOW_SIZE_2_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_WINDOW_SIZE_2_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_WINDOW_SIZE_2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_FD_WINDOW_SIZE_2_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_SD_SAMPLE_SIZE2_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_SD_SAMPLE_SIZE2_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_SD_SAMPLE_SIZE2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_PRU1_SD_SAMPLE_SIZE2_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG2_RESETVAL               (0x00000000U)

/* PRU1_SD_CLK_SEL_REG3 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MAX_3_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MAX_3_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MAX_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MAX_3_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MAX_LIMIT_3_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MAX_LIMIT_3_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MAX_LIMIT_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MAX_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MIN_3_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MIN_3_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MIN_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MIN_3_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MIN_LIMIT_3_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MIN_LIMIT_3_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MIN_LIMIT_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_FD_ZERO_MIN_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_CLK_SEL3_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_CLK_SEL3_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_CLK_SEL3_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_CLK_SEL3_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_CLK_INV3_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_CLK_INV3_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_CLK_INV3_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_CLK_INV3_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_ACC_SEL3_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_ACC_SEL3_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_ACC_SEL3_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_PRU1_SD_ACC_SEL3_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG3_RESETVAL                   (0x00000000U)

/* PRU1_SD_SAMPLE_SIZE_REG3 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_EN_3_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_EN_3_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_EN_3_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_EN_3_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MAX_3_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MAX_3_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MAX_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MAX_3_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MAX_LIMIT_3_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MAX_LIMIT_3_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MAX_LIMIT_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MAX_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MIN_3_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MIN_3_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MIN_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MIN_3_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MIN_LIMIT_3_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MIN_LIMIT_3_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MIN_LIMIT_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_ONE_MIN_LIMIT_3_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_WINDOW_SIZE_3_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_WINDOW_SIZE_3_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_WINDOW_SIZE_3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_FD_WINDOW_SIZE_3_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_SD_SAMPLE_SIZE3_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_SD_SAMPLE_SIZE3_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_SD_SAMPLE_SIZE3_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_PRU1_SD_SAMPLE_SIZE3_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG3_RESETVAL               (0x00000000U)

/* PRU1_SD_CLK_SEL_REG4 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MAX_4_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MAX_4_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MAX_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MAX_4_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MAX_LIMIT_4_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MAX_LIMIT_4_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MAX_LIMIT_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MAX_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MIN_4_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MIN_4_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MIN_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MIN_4_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MIN_LIMIT_4_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MIN_LIMIT_4_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MIN_LIMIT_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_FD_ZERO_MIN_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_CLK_SEL4_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_CLK_SEL4_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_CLK_SEL4_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_CLK_SEL4_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_CLK_INV4_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_CLK_INV4_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_CLK_INV4_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_CLK_INV4_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_ACC_SEL4_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_ACC_SEL4_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_ACC_SEL4_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_PRU1_SD_ACC_SEL4_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG4_RESETVAL                   (0x00000000U)

/* PRU1_SD_SAMPLE_SIZE_REG4 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_EN_4_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_EN_4_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_EN_4_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_EN_4_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MAX_4_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MAX_4_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MAX_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MAX_4_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MAX_LIMIT_4_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MAX_LIMIT_4_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MAX_LIMIT_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MAX_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MIN_4_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MIN_4_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MIN_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MIN_4_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MIN_LIMIT_4_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MIN_LIMIT_4_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MIN_LIMIT_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_ONE_MIN_LIMIT_4_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_WINDOW_SIZE_4_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_WINDOW_SIZE_4_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_WINDOW_SIZE_4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_FD_WINDOW_SIZE_4_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_SD_SAMPLE_SIZE4_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_SD_SAMPLE_SIZE4_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_SD_SAMPLE_SIZE4_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_PRU1_SD_SAMPLE_SIZE4_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG4_RESETVAL               (0x00000000U)

/* PRU1_SD_CLK_SEL_REG5 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MAX_5_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MAX_5_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MAX_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MAX_5_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MAX_LIMIT_5_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MAX_LIMIT_5_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MAX_LIMIT_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MAX_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MIN_5_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MIN_5_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MIN_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MIN_5_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MIN_LIMIT_5_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MIN_LIMIT_5_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MIN_LIMIT_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_FD_ZERO_MIN_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_CLK_SEL5_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_CLK_SEL5_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_CLK_SEL5_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_CLK_SEL5_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_CLK_INV5_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_CLK_INV5_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_CLK_INV5_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_CLK_INV5_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_ACC_SEL5_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_ACC_SEL5_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_ACC_SEL5_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_PRU1_SD_ACC_SEL5_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG5_RESETVAL                   (0x00000000U)

/* PRU1_SD_SAMPLE_SIZE_REG5 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_EN_5_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_EN_5_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_EN_5_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_EN_5_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MAX_5_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MAX_5_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MAX_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MAX_5_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MAX_LIMIT_5_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MAX_LIMIT_5_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MAX_LIMIT_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MAX_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MIN_5_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MIN_5_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MIN_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MIN_5_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MIN_LIMIT_5_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MIN_LIMIT_5_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MIN_LIMIT_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_ONE_MIN_LIMIT_5_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_WINDOW_SIZE_5_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_WINDOW_SIZE_5_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_WINDOW_SIZE_5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_FD_WINDOW_SIZE_5_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_SD_SAMPLE_SIZE5_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_SD_SAMPLE_SIZE5_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_SD_SAMPLE_SIZE5_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_PRU1_SD_SAMPLE_SIZE5_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG5_RESETVAL               (0x00000000U)

/* PRU1_SD_CLK_SEL_REG6 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MAX_6_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MAX_6_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MAX_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MAX_6_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MAX_LIMIT_6_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MAX_LIMIT_6_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MAX_LIMIT_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MAX_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MIN_6_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MIN_6_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MIN_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MIN_6_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MIN_LIMIT_6_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MIN_LIMIT_6_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MIN_LIMIT_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_FD_ZERO_MIN_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_CLK_SEL6_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_CLK_SEL6_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_CLK_SEL6_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_CLK_SEL6_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_CLK_INV6_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_CLK_INV6_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_CLK_INV6_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_CLK_INV6_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_ACC_SEL6_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_ACC_SEL6_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_ACC_SEL6_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_PRU1_SD_ACC_SEL6_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG6_RESETVAL                   (0x00000000U)

/* PRU1_SD_SAMPLE_SIZE_REG6 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_EN_6_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_EN_6_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_EN_6_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_EN_6_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MAX_6_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MAX_6_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MAX_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MAX_6_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MAX_LIMIT_6_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MAX_LIMIT_6_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MAX_LIMIT_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MAX_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MIN_6_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MIN_6_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MIN_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MIN_6_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MIN_LIMIT_6_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MIN_LIMIT_6_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MIN_LIMIT_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_ONE_MIN_LIMIT_6_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_WINDOW_SIZE_6_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_WINDOW_SIZE_6_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_WINDOW_SIZE_6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_FD_WINDOW_SIZE_6_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_SD_SAMPLE_SIZE6_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_SD_SAMPLE_SIZE6_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_SD_SAMPLE_SIZE6_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_PRU1_SD_SAMPLE_SIZE6_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG6_RESETVAL               (0x00000000U)

/* PRU1_SD_CLK_SEL_REG7 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MAX_7_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MAX_7_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MAX_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MAX_7_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MAX_LIMIT_7_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MAX_LIMIT_7_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MAX_LIMIT_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MAX_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MIN_7_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MIN_7_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MIN_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MIN_7_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MIN_LIMIT_7_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MIN_LIMIT_7_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MIN_LIMIT_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_FD_ZERO_MIN_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_CLK_SEL7_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_CLK_SEL7_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_CLK_SEL7_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_CLK_SEL7_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_CLK_INV7_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_CLK_INV7_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_CLK_INV7_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_CLK_INV7_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_ACC_SEL7_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_ACC_SEL7_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_ACC_SEL7_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_PRU1_SD_ACC_SEL7_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG7_RESETVAL                   (0x00000000U)

/* PRU1_SD_SAMPLE_SIZE_REG7 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_EN_7_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_EN_7_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_EN_7_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_EN_7_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MAX_7_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MAX_7_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MAX_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MAX_7_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MAX_LIMIT_7_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MAX_LIMIT_7_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MAX_LIMIT_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MAX_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MIN_7_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MIN_7_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MIN_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MIN_7_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MIN_LIMIT_7_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MIN_LIMIT_7_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MIN_LIMIT_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_ONE_MIN_LIMIT_7_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_WINDOW_SIZE_7_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_WINDOW_SIZE_7_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_WINDOW_SIZE_7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_FD_WINDOW_SIZE_7_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_SD_SAMPLE_SIZE7_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_SD_SAMPLE_SIZE7_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_SD_SAMPLE_SIZE7_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_PRU1_SD_SAMPLE_SIZE7_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG7_RESETVAL               (0x00000000U)

/* PRU1_SD_CLK_SEL_REG8 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MAX_8_MASK    (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MAX_8_SHIFT   (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MAX_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MAX_8_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MAX_LIMIT_8_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MAX_LIMIT_8_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MAX_LIMIT_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MAX_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MIN_8_MASK    (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MIN_8_SHIFT   (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MIN_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MIN_8_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MIN_LIMIT_8_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MIN_LIMIT_8_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MIN_LIMIT_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_FD_ZERO_MIN_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_CLK_SEL8_MASK      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_CLK_SEL8_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_CLK_SEL8_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_CLK_SEL8_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_CLK_INV8_MASK      (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_CLK_INV8_SHIFT     (0x00000002U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_CLK_INV8_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_CLK_INV8_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_ACC_SEL8_MASK      (0x00000030U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_ACC_SEL8_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_ACC_SEL8_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_PRU1_SD_ACC_SEL8_MAX       (0x00000003U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_CLK_SEL_REG8_RESETVAL                   (0x00000000U)

/* PRU1_SD_SAMPLE_SIZE_REG8 */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_EN_8_MASK      (0x00800000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_EN_8_SHIFT     (0x00000017U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_EN_8_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_EN_8_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MAX_8_MASK (0x00400000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MAX_8_SHIFT (0x00000016U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MAX_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MAX_8_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MAX_LIMIT_8_MASK (0x003E0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MAX_LIMIT_8_SHIFT (0x00000011U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MAX_LIMIT_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MAX_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MIN_8_MASK (0x00010000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MIN_8_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MIN_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MIN_8_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MIN_LIMIT_8_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MIN_LIMIT_8_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MIN_LIMIT_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_ONE_MIN_LIMIT_8_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_WINDOW_SIZE_8_MASK (0x00000700U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_WINDOW_SIZE_8_SHIFT (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_WINDOW_SIZE_8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_FD_WINDOW_SIZE_8_MAX (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_SD_SAMPLE_SIZE8_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_SD_SAMPLE_SIZE8_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_SD_SAMPLE_SIZE8_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_PRU1_SD_SAMPLE_SIZE8_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_SD_SAMPLE_SIZE_REG8_RESETVAL               (0x00000000U)

/* PRU0_ED_RX_CFG_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_SAMPLE_SIZE_MASK  (0x00000007U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_SAMPLE_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_SAMPLE_SIZE_RESETVAL (0x00000007U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_SAMPLE_SIZE_MAX   (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_SB_POL_MASK       (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_SB_POL_SHIFT      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_SB_POL_RESETVAL   (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_SB_POL_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_CLK_SEL_MASK      (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_CLK_SEL_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_CLK_SEL_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_CLK_SEL_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_DIV_FACTOR_FRAC_MASK (0x00008000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_DIV_FACTOR_FRAC_SHIFT (0x0000000FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_DIV_FACTOR_FRAC_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_DIV_FACTOR_FRAC_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_DIV_FACTOR_MASK   (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_DIV_FACTOR_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_DIV_FACTOR_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_PRU0_ED_RX_DIV_FACTOR_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_RX_CFG_REG_RESETVAL                     (0x0000000FU)

/* PRU0_ED_TX_CFG_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_CLK_SEL_MASK      (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_CLK_SEL_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_CLK_SEL_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_CLK_SEL_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_0_MASK          (0x00000020U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_0_SHIFT         (0x00000005U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_0_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_0_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_1_MASK          (0x00000040U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_1_SHIFT         (0x00000006U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_1_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_1_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_2_MASK          (0x00000080U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_2_SHIFT         (0x00000007U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_2_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_BUSY_2_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT0_CLK_SYNC_MASK    (0x00000100U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT0_CLK_SYNC_SHIFT   (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT0_CLK_SYNC_RESETVAL (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT0_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT1_CLK_SYNC_MASK    (0x00000200U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT1_CLK_SYNC_SHIFT   (0x00000009U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT1_CLK_SYNC_RESETVAL (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT1_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT2_CLK_SYNC_MASK    (0x00000400U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT2_CLK_SYNC_SHIFT   (0x0000000AU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT2_CLK_SYNC_RESETVAL (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT2_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT_SHARE_EN_MASK     (0x00000800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT_SHARE_EN_SHIFT    (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT_SHARE_EN_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ENDAT_SHARE_EN_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_DIV_FACTOR_FRAC_MASK (0x00008000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_DIV_FACTOR_FRAC_SHIFT (0x0000000FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_DIV_FACTOR_FRAC_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_DIV_FACTOR_FRAC_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_DIV_FACTOR_MASK   (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_DIV_FACTOR_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_DIV_FACTOR_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_PRU0_ED_TX_DIV_FACTOR_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_TX_CFG_REG_RESETVAL                     (0x00000700U)

/* PRU0_ED_CH0_CFG0_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_WDLY0_MASK      (0x000007FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_WDLY0_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_WDLY0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_WDLY0_MAX       (0x000007FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_FRAME_SIZE0_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_FRAME_SIZE0_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_FRAME_SIZE0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_FRAME_SIZE0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_RX_FRAME_SIZE0_MASK (0x0FFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_RX_FRAME_SIZE0_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_RX_FRAME_SIZE0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_RX_FRAME_SIZE0_MAX (0x00000FFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_RX_SNOOP0_MASK     (0x10000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_RX_SNOOP0_SHIFT    (0x0000001CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_RX_SNOOP0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_RX_SNOOP0_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN0_MASK (0x20000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN0_SHIFT (0x0000001DU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN0_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_SW_CLK_OUT0_MASK   (0x40000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_SW_CLK_OUT0_SHIFT  (0x0000001EU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_SW_CLK_OUT0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_SW_CLK_OUT0_MAX    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS0_MASK (0x80000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS0_SHIFT (0x0000001FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS0_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG0_REG_RESETVAL                   (0x00000000U)

/* PRU0_ED_CH0_CFG1_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER0_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER0_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG_PRU0_ED_RX_EN_COUNTER0_MASK (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG_PRU0_ED_RX_EN_COUNTER0_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG_PRU0_ED_RX_EN_COUNTER0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG_PRU0_ED_RX_EN_COUNTER0_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH0_CFG1_REG_RESETVAL                   (0x00000000U)

/* PRU0_ED_CH1_CFG0_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_WDLY1_MASK      (0x000007FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_WDLY1_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_WDLY1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_WDLY1_MAX       (0x000007FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_FRAME_SIZE1_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_FRAME_SIZE1_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_FRAME_SIZE1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_FRAME_SIZE1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_RX_FRAME_SIZE1_MASK (0x0FFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_RX_FRAME_SIZE1_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_RX_FRAME_SIZE1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_RX_FRAME_SIZE1_MAX (0x00000FFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_RX_SNOOP1_MASK     (0x10000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_RX_SNOOP1_SHIFT    (0x0000001CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_RX_SNOOP1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_RX_SNOOP1_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN1_MASK (0x20000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN1_SHIFT (0x0000001DU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN1_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_SW_CLK_OUT1_MASK   (0x40000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_SW_CLK_OUT1_SHIFT  (0x0000001EU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_SW_CLK_OUT1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_SW_CLK_OUT1_MAX    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS1_MASK (0x80000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS1_SHIFT (0x0000001FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS1_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG0_REG_RESETVAL                   (0x00000000U)

/* PRU0_ED_CH1_CFG1_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER1_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER1_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER1_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG_PRU0_ED_RX_EN_COUNTER1_MASK (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG_PRU0_ED_RX_EN_COUNTER1_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG_PRU0_ED_RX_EN_COUNTER1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG_PRU0_ED_RX_EN_COUNTER1_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH1_CFG1_REG_RESETVAL                   (0x00000000U)

/* PRU0_ED_CH2_CFG0_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_WDLY2_MASK      (0x000007FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_WDLY2_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_WDLY2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_WDLY2_MAX       (0x000007FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_FRAME_SIZE2_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_FRAME_SIZE2_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_FRAME_SIZE2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_FRAME_SIZE2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_RX_FRAME_SIZE2_MASK (0x0FFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_RX_FRAME_SIZE2_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_RX_FRAME_SIZE2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_RX_FRAME_SIZE2_MAX (0x00000FFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_RX_SNOOP2_MASK     (0x10000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_RX_SNOOP2_SHIFT    (0x0000001CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_RX_SNOOP2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_RX_SNOOP2_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN2_MASK (0x20000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN2_SHIFT (0x0000001DU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_CLK_OUT_OVR_EN2_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_SW_CLK_OUT2_MASK   (0x40000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_SW_CLK_OUT2_SHIFT  (0x0000001EU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_SW_CLK_OUT2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_SW_CLK_OUT2_MAX    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS2_MASK (0x80000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS2_SHIFT (0x0000001FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_PRU0_ED_TX_FIFO_SWAP_BITS2_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG0_REG_RESETVAL                   (0x00000000U)

/* PRU0_ED_CH2_CFG1_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER2_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER2_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG_PRU0_ED_TST_DELAY_COUNTER2_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG_PRU0_ED_RX_EN_COUNTER2_MASK (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG_PRU0_ED_RX_EN_COUNTER2_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG_PRU0_ED_RX_EN_COUNTER2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG_PRU0_ED_RX_EN_COUNTER2_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU0_ED_CH2_CFG1_REG_RESETVAL                   (0x00000000U)

/* PRU1_ED_RX_CFG_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_SAMPLE_SIZE_MASK  (0x00000007U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_SAMPLE_SIZE_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_SAMPLE_SIZE_RESETVAL (0x00000007U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_SAMPLE_SIZE_MAX   (0x00000007U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_SB_POL_MASK       (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_SB_POL_SHIFT      (0x00000003U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_SB_POL_RESETVAL   (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_SB_POL_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_CLK_SEL_MASK      (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_CLK_SEL_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_CLK_SEL_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_CLK_SEL_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_DIV_FACTOR_FRAC_MASK (0x00008000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_DIV_FACTOR_FRAC_SHIFT (0x0000000FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_DIV_FACTOR_FRAC_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_DIV_FACTOR_FRAC_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_DIV_FACTOR_MASK   (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_DIV_FACTOR_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_DIV_FACTOR_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_PRU1_ED_RX_DIV_FACTOR_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_RX_CFG_REG_RESETVAL                     (0x0000000FU)

/* PRU1_ED_TX_CFG_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_CLK_SEL_MASK      (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_CLK_SEL_SHIFT     (0x00000004U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_CLK_SEL_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_CLK_SEL_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_0_MASK          (0x00000020U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_0_SHIFT         (0x00000005U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_0_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_0_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_1_MASK          (0x00000040U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_1_SHIFT         (0x00000006U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_1_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_1_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_2_MASK          (0x00000080U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_2_SHIFT         (0x00000007U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_2_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_BUSY_2_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT0_CLK_SYNC_MASK    (0x00000100U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT0_CLK_SYNC_SHIFT   (0x00000008U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT0_CLK_SYNC_RESETVAL (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT0_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT1_CLK_SYNC_MASK    (0x00000200U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT1_CLK_SYNC_SHIFT   (0x00000009U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT1_CLK_SYNC_RESETVAL (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT1_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT2_CLK_SYNC_MASK    (0x00000400U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT2_CLK_SYNC_SHIFT   (0x0000000AU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT2_CLK_SYNC_RESETVAL (0x00000001U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT2_CLK_SYNC_MAX     (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT_SHARE_EN_MASK     (0x00000800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT_SHARE_EN_SHIFT    (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT_SHARE_EN_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ENDAT_SHARE_EN_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_DIV_FACTOR_FRAC_MASK (0x00008000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_DIV_FACTOR_FRAC_SHIFT (0x0000000FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_DIV_FACTOR_FRAC_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_DIV_FACTOR_FRAC_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_DIV_FACTOR_MASK   (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_DIV_FACTOR_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_DIV_FACTOR_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_PRU1_ED_TX_DIV_FACTOR_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_TX_CFG_REG_RESETVAL                     (0x00000700U)

/* PRU1_ED_CH0_CFG0_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_WDLY0_MASK      (0x000007FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_WDLY0_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_WDLY0_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_WDLY0_MAX       (0x000007FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_FRAME_SIZE0_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_FRAME_SIZE0_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_FRAME_SIZE0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_FRAME_SIZE0_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_RX_FRAME_SIZE0_MASK (0x0FFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_RX_FRAME_SIZE0_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_RX_FRAME_SIZE0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_RX_FRAME_SIZE0_MAX (0x00000FFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_RX_SNOOP0_MASK     (0x10000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_RX_SNOOP0_SHIFT    (0x0000001CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_RX_SNOOP0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_RX_SNOOP0_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN0_MASK (0x20000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN0_SHIFT (0x0000001DU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN0_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_SW_CLK_OUT0_MASK   (0x40000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_SW_CLK_OUT0_SHIFT  (0x0000001EU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_SW_CLK_OUT0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_SW_CLK_OUT0_MAX    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS0_MASK (0x80000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS0_SHIFT (0x0000001FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS0_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG0_REG_RESETVAL                   (0x00000000U)

/* PRU1_ED_CH0_CFG1_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER0_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER0_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER0_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG_PRU1_ED_RX_EN_COUNTER0_MASK (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG_PRU1_ED_RX_EN_COUNTER0_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG_PRU1_ED_RX_EN_COUNTER0_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG_PRU1_ED_RX_EN_COUNTER0_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH0_CFG1_REG_RESETVAL                   (0x00000000U)

/* PRU1_ED_CH1_CFG0_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_WDLY1_MASK      (0x000007FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_WDLY1_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_WDLY1_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_WDLY1_MAX       (0x000007FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_FRAME_SIZE1_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_FRAME_SIZE1_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_FRAME_SIZE1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_FRAME_SIZE1_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_RX_FRAME_SIZE1_MASK (0x0FFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_RX_FRAME_SIZE1_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_RX_FRAME_SIZE1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_RX_FRAME_SIZE1_MAX (0x00000FFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_RX_SNOOP1_MASK     (0x10000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_RX_SNOOP1_SHIFT    (0x0000001CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_RX_SNOOP1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_RX_SNOOP1_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN1_MASK (0x20000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN1_SHIFT (0x0000001DU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN1_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_SW_CLK_OUT1_MASK   (0x40000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_SW_CLK_OUT1_SHIFT  (0x0000001EU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_SW_CLK_OUT1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_SW_CLK_OUT1_MAX    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS1_MASK (0x80000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS1_SHIFT (0x0000001FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS1_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG0_REG_RESETVAL                   (0x00000000U)

/* PRU1_ED_CH1_CFG1_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER1_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER1_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER1_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG_PRU1_ED_RX_EN_COUNTER1_MASK (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG_PRU1_ED_RX_EN_COUNTER1_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG_PRU1_ED_RX_EN_COUNTER1_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG_PRU1_ED_RX_EN_COUNTER1_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH1_CFG1_REG_RESETVAL                   (0x00000000U)

/* PRU1_ED_CH2_CFG0_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_WDLY2_MASK      (0x000007FFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_WDLY2_SHIFT     (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_WDLY2_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_WDLY2_MAX       (0x000007FFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_FRAME_SIZE2_MASK (0x0000F800U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_FRAME_SIZE2_SHIFT (0x0000000BU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_FRAME_SIZE2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_FRAME_SIZE2_MAX (0x0000001FU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_RX_FRAME_SIZE2_MASK (0x0FFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_RX_FRAME_SIZE2_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_RX_FRAME_SIZE2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_RX_FRAME_SIZE2_MAX (0x00000FFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_RX_SNOOP2_MASK     (0x10000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_RX_SNOOP2_SHIFT    (0x0000001CU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_RX_SNOOP2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_RX_SNOOP2_MAX      (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN2_MASK (0x20000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN2_SHIFT (0x0000001DU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_CLK_OUT_OVR_EN2_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_SW_CLK_OUT2_MASK   (0x40000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_SW_CLK_OUT2_SHIFT  (0x0000001EU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_SW_CLK_OUT2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_SW_CLK_OUT2_MAX    (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS2_MASK (0x80000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS2_SHIFT (0x0000001FU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_PRU1_ED_TX_FIFO_SWAP_BITS2_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG0_REG_RESETVAL                   (0x00000000U)

/* PRU1_ED_CH2_CFG1_REG */

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER2_MASK (0x0000FFFFU)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER2_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG_PRU1_ED_TST_DELAY_COUNTER2_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG_PRU1_ED_RX_EN_COUNTER2_MASK (0xFFFF0000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG_PRU1_ED_RX_EN_COUNTER2_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG_PRU1_ED_RX_EN_COUNTER2_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG_PRU1_ED_RX_EN_COUNTER2_MAX (0x0000FFFFU)

#define CSL_ICSS_M_PR1_CFG_SLV_PRU1_ED_CH2_CFG1_REG_RESETVAL                   (0x00000000U)

/* RTU0_POKE_EN0_REG */


/* RTU1_POKE_EN0_REG */


/* SPIN_LOCK0 */


/* SPIN_LOCK1 */


/* PA_STAT_PDSP_CFG0 */


/* PA_STAT_PDSP_STAT0 */


/* PA_STAT_PDSP_CFG1 */


/* PA_STAT_PDSP_STAT1 */


/* PA_STAT_PDSP_CFG2 */


/* PA_STAT_PDSP_STAT2 */


/* PA_STAT_PDSP_CFG3 */


/* PA_STAT_PDSP_STAT3 */



/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CONTROL;                   /* CONTROL */
    volatile uint32_t STATUS;                    /* STATUS */
    volatile uint32_t WAKEUP_ENABLE;             /* WAKEUP_ENABLE */
    volatile uint32_t CYCLE_COUNT;               /* CYCLE_COUNT */
    volatile uint32_t STALL_COUNT;               /* STALL_COUNT */
    volatile uint8_t  Resv_32[12];
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_0;   /* CONSTANT_TABLE_BLOCK_INDEX_0 */
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_1;   /* CONSTANT_TABLE_BLOCK_INDEX_1 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_0;   /* CONSTANT_TABLE_PROG_PTR_0 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_1;   /* CONSTANT_TABLE_PROG_PTR_1 */
} CSL_icss_m_pr1_pdsp0_iramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL                                      (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_STATUS                                       (0x00000004U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_WAKEUP_ENABLE                                (0x00000008U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CYCLE_COUNT                                  (0x0000000CU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_STALL_COUNT                                  (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0                 (0x00000020U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1                 (0x00000024U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0                    (0x00000028U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1                    (0x0000002CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CONTROL */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_SOFT_RST_N_MASK                      (0x00000001U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_SOFT_RST_N_SHIFT                     (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_SOFT_RST_N_RESETVAL                  (0x00000001U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_SOFT_RST_N_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_ENABLE_MASK                     (0x00000002U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_ENABLE_SHIFT                    (0x00000001U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_ENABLE_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_ENABLE_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_SLEEPING_MASK                   (0x00000004U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_SLEEPING_SHIFT                  (0x00000002U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_SLEEPING_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_SLEEPING_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_COUNTER_ENABLE_MASK                  (0x00000008U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_COUNTER_ENABLE_SHIFT                 (0x00000003U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_COUNTER_ENABLE_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_COUNTER_ENABLE_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_RESTART_MASK                         (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_RESTART_SHIFT                        (0x00000004U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_RESTART_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_RESTART_MAX                          (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_SINGLE_STEP_MASK                     (0x00000100U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_SINGLE_STEP_SHIFT                    (0x00000008U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_SINGLE_STEP_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_SINGLE_STEP_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_BIG_ENDIAN_MASK                      (0x00004000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_BIG_ENDIAN_SHIFT                     (0x0000000EU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_BIG_ENDIAN_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_BIG_ENDIAN_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_STATE_MASK                      (0x00008000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_STATE_SHIFT                     (0x0000000FU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_STATE_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PDSP_STATE_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PCOUNTER_RST_VAL_MASK                (0xFFFF0000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PCOUNTER_RST_VAL_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PCOUNTER_RST_VAL_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_PCOUNTER_RST_VAL_MAX                 (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONTROL_RESETVAL                             (0x00000001U)

/* STATUS */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_STATUS_PCOUNTER_MASK                         (0x0000FFFFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_STATUS_PCOUNTER_SHIFT                        (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_STATUS_PCOUNTER_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_STATUS_PCOUNTER_MAX                          (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_STATUS_RESETVAL                              (0x00000000U)

/* WAKEUP_ENABLE */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MASK           (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_SHIFT          (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MAX            (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_WAKEUP_ENABLE_RESETVAL                       (0x00000000U)

/* CYCLE_COUNT */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CYCLE_COUNT_CYCLECOUNT_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CYCLE_COUNT_CYCLECOUNT_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CYCLE_COUNT_CYCLECOUNT_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CYCLE_COUNT_CYCLECOUNT_MAX                   (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CYCLE_COUNT_RESETVAL                         (0x00000000U)

/* STALL_COUNT */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_STALL_COUNT_STALLCOUNT_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_STALL_COUNT_STALLCOUNT_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_STALL_COUNT_STALLCOUNT_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_STALL_COUNT_STALLCOUNT_MAX                   (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_STALL_COUNT_RESETVAL                         (0x00000000U)

/* CONSTANT_TABLE_BLOCK_INDEX_0 */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_RESETVAL        (0x00000000U)

/* CONSTANT_TABLE_BLOCK_INDEX_1 */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_RESETVAL        (0x00000000U)

/* CONSTANT_TABLE_PROG_PTR_0 */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MASK   (0x0000FFFFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_SHIFT  (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MASK   (0xFFFF0000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_0_RESETVAL           (0x00000000U)

/* CONSTANT_TABLE_PROG_PTR_1 */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MASK   (0x0000FFFFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_SHIFT  (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MASK   (0xFFFF0000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_CONSTANT_TABLE_PROG_PTR_1_RESETVAL           (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IGP[32];                   /* IGP */
    volatile uint32_t ICTE[32];                  /* ICTE */
} CSL_icss_m_pr1_pdsp0_iram_debugRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_IGP(IGP)                               (0x00000000U+((IGP)*0x4U))
#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_ICTE(ICTE)                             (0x00000080U+((ICTE)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IGP */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_IGP_REGN_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_IGP_REGN_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_IGP_REGN_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_IGP_REGN_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_IGP_RESETVAL                           (0x00000000U)

/* ICTE */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_ICTE_CT_ENTRYN_MASK                    (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_ICTE_CT_ENTRYN_SHIFT                   (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_ICTE_CT_ENTRYN_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_ICTE_CT_ENTRYN_MAX                     (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_DEBUG_ICTE_RESETVAL                          (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IRAM;                      /* iram */
} CSL_icss_m_pr1_pdsp0_iram_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_PDSP0_IRAM_RAM_IRAM                                     (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IRAM */

#define CSL_ICSS_M_PR1_PDSP0_IRAM_RAM_IRAM_VALUE_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_RAM_IRAM_VALUE_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_RAM_IRAM_VALUE_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP0_IRAM_RAM_IRAM_VALUE_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP0_IRAM_RAM_IRAM_RESETVAL                            (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CONTROL;                   /* CONTROL */
    volatile uint32_t STATUS;                    /* STATUS */
    volatile uint32_t WAKEUP_ENABLE;             /* WAKEUP_ENABLE */
    volatile uint32_t CYCLE_COUNT;               /* CYCLE_COUNT */
    volatile uint32_t STALL_COUNT;               /* STALL_COUNT */
    volatile uint8_t  Resv_32[12];
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_0;   /* CONSTANT_TABLE_BLOCK_INDEX_0 */
    volatile uint32_t CONSTANT_TABLE_BLOCK_INDEX_1;   /* CONSTANT_TABLE_BLOCK_INDEX_1 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_0;   /* CONSTANT_TABLE_PROG_PTR_0 */
    volatile uint32_t CONSTANT_TABLE_PROG_PTR_1;   /* CONSTANT_TABLE_PROG_PTR_1 */
} CSL_icss_m_pr1_pdsp1_iramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL                                      (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_STATUS                                       (0x00000004U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_WAKEUP_ENABLE                                (0x00000008U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CYCLE_COUNT                                  (0x0000000CU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_STALL_COUNT                                  (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0                 (0x00000020U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1                 (0x00000024U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0                    (0x00000028U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1                    (0x0000002CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CONTROL */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_SOFT_RST_N_MASK                      (0x00000001U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_SOFT_RST_N_SHIFT                     (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_SOFT_RST_N_RESETVAL                  (0x00000001U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_SOFT_RST_N_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_ENABLE_MASK                     (0x00000002U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_ENABLE_SHIFT                    (0x00000001U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_ENABLE_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_ENABLE_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_SLEEPING_MASK                   (0x00000004U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_SLEEPING_SHIFT                  (0x00000002U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_SLEEPING_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_SLEEPING_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_COUNTER_ENABLE_MASK                  (0x00000008U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_COUNTER_ENABLE_SHIFT                 (0x00000003U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_COUNTER_ENABLE_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_COUNTER_ENABLE_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_RESTART_MASK                         (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_RESTART_SHIFT                        (0x00000004U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_RESTART_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_RESTART_MAX                          (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_SINGLE_STEP_MASK                     (0x00000100U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_SINGLE_STEP_SHIFT                    (0x00000008U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_SINGLE_STEP_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_SINGLE_STEP_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_BIG_ENDIAN_MASK                      (0x00004000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_BIG_ENDIAN_SHIFT                     (0x0000000EU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_BIG_ENDIAN_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_BIG_ENDIAN_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_STATE_MASK                      (0x00008000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_STATE_SHIFT                     (0x0000000FU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_STATE_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PDSP_STATE_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PCOUNTER_RST_VAL_MASK                (0xFFFF0000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PCOUNTER_RST_VAL_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PCOUNTER_RST_VAL_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_PCOUNTER_RST_VAL_MAX                 (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONTROL_RESETVAL                             (0x00000001U)

/* STATUS */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_STATUS_PCOUNTER_MASK                         (0x0000FFFFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_STATUS_PCOUNTER_SHIFT                        (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_STATUS_PCOUNTER_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_STATUS_PCOUNTER_MAX                          (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_STATUS_RESETVAL                              (0x00000000U)

/* WAKEUP_ENABLE */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MASK           (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_SHIFT          (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_WAKEUP_ENABLE_BITWISE_ENABLES_MAX            (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_WAKEUP_ENABLE_RESETVAL                       (0x00000000U)

/* CYCLE_COUNT */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CYCLE_COUNT_CYCLECOUNT_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CYCLE_COUNT_CYCLECOUNT_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CYCLE_COUNT_CYCLECOUNT_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CYCLE_COUNT_CYCLECOUNT_MAX                   (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CYCLE_COUNT_RESETVAL                         (0x00000000U)

/* STALL_COUNT */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_STALL_COUNT_STALLCOUNT_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_STALL_COUNT_STALLCOUNT_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_STALL_COUNT_STALLCOUNT_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_STALL_COUNT_STALLCOUNT_MAX                   (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_STALL_COUNT_RESETVAL                         (0x00000000U)

/* CONSTANT_TABLE_BLOCK_INDEX_0 */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C24_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_C25_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_0_RESETVAL        (0x00000000U)

/* CONSTANT_TABLE_BLOCK_INDEX_1 */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MASK (0x000000FFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C26_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MASK (0x00FF0000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_SHIFT (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_C27_BLK_INDEX_MAX (0x000000FFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_BLOCK_INDEX_1_RESETVAL        (0x00000000U)

/* CONSTANT_TABLE_PROG_PTR_0 */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MASK   (0x0000FFFFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_SHIFT  (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C28_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MASK   (0xFFFF0000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_C29_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_0_RESETVAL           (0x00000000U)

/* CONSTANT_TABLE_PROG_PTR_1 */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MASK   (0x0000FFFFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_SHIFT  (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C30_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MASK   (0xFFFF0000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_SHIFT  (0x00000010U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_C31_POINTER_MAX    (0x0000FFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_CONSTANT_TABLE_PROG_PTR_1_RESETVAL           (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IGP[32];                   /* IGP */
    volatile uint32_t ICTE[32];                  /* ICTE */
} CSL_icss_m_pr1_pdsp1_iram_debugRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_IGP(IGP)                               (0x00000000U+((IGP)*0x4U))
#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_ICTE(ICTE)                             (0x00000080U+((ICTE)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IGP */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_IGP_REGN_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_IGP_REGN_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_IGP_REGN_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_IGP_REGN_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_IGP_RESETVAL                           (0x00000000U)

/* ICTE */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_ICTE_CT_ENTRYN_MASK                    (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_ICTE_CT_ENTRYN_SHIFT                   (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_ICTE_CT_ENTRYN_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_ICTE_CT_ENTRYN_MAX                     (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_DEBUG_ICTE_RESETVAL                          (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t IRAM;                      /* iram */
} CSL_icss_m_pr1_pdsp1_iram_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_PDSP1_IRAM_RAM_IRAM                                     (0x00000000U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* IRAM */

#define CSL_ICSS_M_PR1_PDSP1_IRAM_RAM_IRAM_VALUE_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_RAM_IRAM_VALUE_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_RAM_IRAM_VALUE_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_PDSP1_IRAM_RAM_IRAM_VALUE_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_PDSP1_IRAM_RAM_IRAM_RESETVAL                            (0x00000000U)


/**************************************************************************
* Hardware Region  : Random access memory
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RAM_REG[8192];             /* RAM memory word */
} CSL_icss_m_ram_slv_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG(RAM_REG)                                (0x00000000U+((RAM_REG)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RAM_REG */

#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE3_MASK                              (0xFF000000U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE3_SHIFT                             (0x00000018U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE3_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE3_MAX                               (0x000000FFU)

#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE2_MASK                              (0x00FF0000U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE2_SHIFT                             (0x00000010U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE2_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE2_MAX                               (0x000000FFU)

#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE1_MASK                              (0x0000FF00U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE1_SHIFT                             (0x00000008U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE1_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE1_MAX                               (0x000000FFU)

#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE0_MASK                              (0x000000FFU)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE0_SHIFT                             (0x00000000U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE0_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_BYTE0_MAX                               (0x000000FFU)

#define CSL_ICSS_M_RAM_SLV_RAM_RAM_REG_RESETVAL                                (0x00000000U)

/**************************************************************************
* Hardware Region  : Random access memory
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RAM_REG[2048];             /* RAM memory word */
} CSL_icss_m_dram0_slv_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG(RAM_REG)                              (0x00000000U+((RAM_REG)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RAM_REG */

#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE3_MASK                            (0xFF000000U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE3_SHIFT                           (0x00000018U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE3_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE3_MAX                             (0x000000FFU)

#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE2_MASK                            (0x00FF0000U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE2_SHIFT                           (0x00000010U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE2_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE2_MAX                             (0x000000FFU)

#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE1_MASK                            (0x0000FF00U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE1_SHIFT                           (0x00000008U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE1_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE1_MAX                             (0x000000FFU)

#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE0_MASK                            (0x000000FFU)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE0_SHIFT                           (0x00000000U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE0_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_BYTE0_MAX                             (0x000000FFU)

#define CSL_ICSS_M_DRAM0_SLV_RAM_RAM_REG_RESETVAL                              (0x00000000U)

/**************************************************************************
* Hardware Region  : Random access memory
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RAM_REG[2048];             /* RAM memory word */
} CSL_icss_m_dram1_slv_ramRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG(RAM_REG)                              (0x00000000U+((RAM_REG)*0x4U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RAM_REG */

#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE3_MASK                            (0xFF000000U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE3_SHIFT                           (0x00000018U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE3_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE3_MAX                             (0x000000FFU)

#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE2_MASK                            (0x00FF0000U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE2_SHIFT                           (0x00000010U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE2_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE2_MAX                             (0x000000FFU)

#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE1_MASK                            (0x0000FF00U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE1_SHIFT                           (0x00000008U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE1_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE1_MAX                             (0x000000FFU)

#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE0_MASK                            (0x000000FFU)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE0_SHIFT                           (0x00000000U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE0_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_BYTE0_MAX                             (0x000000FFU)

#define CSL_ICSS_M_DRAM1_SLV_RAM_RAM_REG_RESETVAL                              (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t TSCNT;
    volatile uint32_t CNTPHS;
    volatile uint32_t CAP1;
    volatile uint32_t CAP2;
    volatile uint32_t CAP3;
    volatile uint32_t CAP4;
    volatile uint8_t  Resv_40[16];
    volatile uint32_t ECCTL2_ECCTL1;
    volatile uint32_t ECFLG_ECEINT;
    volatile uint32_t ECCLR;
    volatile uint32_t ECFRC;
    volatile uint8_t  Resv_92[36];
    volatile uint32_t PID;
} CSL_icss_m_pr1_icss_ecap0_ecap_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT                               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS                              (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP1                                (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP2                                (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP3                                (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP4                                (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1                       (0x00000028U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT                        (0x0000002CU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR                               (0x00000030U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC                               (0x00000034U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_PID                                 (0x0000005CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* TSCNT */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT_TSCNT_MASK                    (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT_TSCNT_SHIFT                   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT_TSCNT_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT_TSCNT_MAX                     (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_TSCNT_RESETVAL                      (0x00000000U)

/* CNTPHS */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS_CNTPHS_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS_CNTPHS_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS_CNTPHS_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS_CNTPHS_MAX                   (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CNTPHS_RESETVAL                     (0x00000000U)

/* CAP1 */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP1_CAP1_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP1_CAP1_SHIFT                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP1_CAP1_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP1_CAP1_MAX                       (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP1_RESETVAL                       (0x00000000U)

/* CAP2 */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP2_CAP2_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP2_CAP2_SHIFT                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP2_CAP2_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP2_CAP2_MAX                       (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP2_RESETVAL                       (0x00000000U)

/* CAP3 */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP3_CAP3_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP3_CAP3_SHIFT                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP3_CAP3_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP3_CAP3_MAX                       (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP3_RESETVAL                       (0x00000000U)

/* CAP4 */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP4_CAP4_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP4_CAP4_SHIFT                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP4_CAP4_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP4_CAP4_MAX                       (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_CAP4_RESETVAL                       (0x00000000U)

/* ECCTL2_ECCTL1 */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP1POL_MASK          (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP1POL_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP1POL_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP1POL_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST1_MASK          (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST1_SHIFT         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST1_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST1_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP2POL_MASK          (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP2POL_SHIFT         (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP2POL_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP2POL_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST2_MASK          (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST2_SHIFT         (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST2_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST2_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP3POL_MASK          (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP3POL_SHIFT         (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP3POL_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP3POL_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST3_MASK          (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST3_SHIFT         (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST3_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST3_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP4POL_MASK          (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP4POL_SHIFT         (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP4POL_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP4POL_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST4_MASK          (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST4_SHIFT         (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST4_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CTRRST4_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAPLDEN_MASK          (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAPLDEN_SHIFT         (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAPLDEN_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAPLDEN_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_EVTFLTPS_MASK         (0x00003E00U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_EVTFLTPS_SHIFT        (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_EVTFLTPS_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_EVTFLTPS_MAX          (0x0000001FU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SOFT_MASK             (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SOFT_SHIFT            (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SOFT_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SOFT_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FREE_MASK             (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FREE_SHIFT            (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FREE_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FREE_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CONT_ONESHT_MASK      (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CONT_ONESHT_SHIFT     (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CONT_ONESHT_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CONT_ONESHT_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_STOPVALUE_MASK        (0x00060000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_STOPVALUE_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_STOPVALUE_RESETVAL    (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_STOPVALUE_MAX         (0x00000003U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_REARM_RESET_MASK      (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_REARM_RESET_SHIFT     (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_REARM_RESET_RESETVAL  (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_REARM_RESET_MAX       (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_TSCNTSTP_MASK         (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_TSCNTSTP_SHIFT        (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_TSCNTSTP_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_TSCNTSTP_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCI_EN_MASK         (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCI_EN_SHIFT        (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCI_EN_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCI_EN_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCO_SEL_MASK        (0x00C00000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCO_SEL_SHIFT       (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCO_SEL_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SYNCO_SEL_MAX         (0x00000003U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SWSYNC_MASK           (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SWSYNC_SHIFT          (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SWSYNC_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_SWSYNC_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP_APWM_MASK         (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP_APWM_SHIFT        (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP_APWM_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_CAP_APWM_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_APWMPOL_MASK          (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_APWMPOL_SHIFT         (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_APWMPOL_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_APWMPOL_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FILTER_MASK           (0xF8000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FILTER_SHIFT          (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FILTER_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_FILTER_MAX            (0x0000001FU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCTL2_ECCTL1_RESETVAL              (0x00060000U)

/* ECFLG_ECEINT */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_RESV0_MASK          (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_RESV0_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_RESV0_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_RESV0_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT1_MASK          (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT1_SHIFT         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT1_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT1_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT2_MASK          (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT2_SHIFT         (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT2_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT2_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT3_MASK          (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT3_SHIFT         (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT3_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT3_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT4_MASK          (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT4_SHIFT         (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT4_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CEVT4_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CNTOVF_MASK         (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CNTOVF_SHIFT        (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CNTOVF_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CNTOVF_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_PRDEQ_MASK          (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_PRDEQ_SHIFT         (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_PRDEQ_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_PRDEQ_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CMPEQ_MASK          (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CMPEQ_SHIFT         (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CMPEQ_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN_CMPEQ_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN__RESV1_MASK         (0x0000FF00U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN__RESV1_SHIFT        (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN__RESV1_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_EN__RESV1_MAX          (0x000000FFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_INT_MASK          (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_INT_SHIFT         (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_INT_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_INT_MAX           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT1_MASK        (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT1_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT1_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT1_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT2_MASK        (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT2_SHIFT       (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT2_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT2_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT3_MASK        (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT3_SHIFT       (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT3_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT3_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT4_MASK        (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT4_SHIFT       (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT4_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CEVT4_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CNTOVF_MASK       (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CNTOVF_SHIFT      (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CNTOVF_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CNTOVF_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_PRDEQ_MASK        (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_PRDEQ_SHIFT       (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_PRDEQ_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_PRDEQ_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CMPEQ_MASK        (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CMPEQ_SHIFT       (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CMPEQ_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_CMPEQ_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_RESV0_MASK        (0xFF000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_RESV0_SHIFT       (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_RESV0_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_FLAG_RESV0_MAX         (0x000000FFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFLG_ECEINT_RESETVAL               (0x00000000U)

/* ECCLR */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_INT_MASK                      (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_INT_SHIFT                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_INT_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_INT_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT1_MASK                    (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT1_SHIFT                   (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT1_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT1_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT2_MASK                    (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT2_SHIFT                   (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT2_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT2_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT3_MASK                    (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT3_SHIFT                   (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT3_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT3_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT4_MASK                    (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT4_SHIFT                   (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT4_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CEVT4_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CNTOVF_MASK                   (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CNTOVF_SHIFT                  (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CNTOVF_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CNTOVF_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_PRDEQ_MASK                    (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_PRDEQ_SHIFT                   (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_PRDEQ_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_PRDEQ_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CMPEQ_MASK                    (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CMPEQ_SHIFT                   (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CMPEQ_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_CMPEQ_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR__RESV0_MASK                   (0x0000FF00U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR__RESV0_SHIFT                  (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR__RESV0_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR__RESV0_MAX                    (0x000000FFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECCLR_RESETVAL                      (0x00000000U)

/* ECFRC */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV0_MASK                   (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV0_SHIFT                  (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV0_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV0_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT1_MASK                    (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT1_SHIFT                   (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT1_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT1_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT2_MASK                    (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT2_SHIFT                   (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT2_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT2_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT3_MASK                    (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT3_SHIFT                   (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT3_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT3_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT4_MASK                    (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT4_SHIFT                   (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT4_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CEVT4_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CNTOVF_MASK                   (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CNTOVF_SHIFT                  (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CNTOVF_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CNTOVF_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_PRDEQ_MASK                    (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_PRDEQ_SHIFT                   (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_PRDEQ_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_PRDEQ_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CMPEQ_MASK                    (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CMPEQ_SHIFT                   (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CMPEQ_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_CMPEQ_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV1_MASK                   (0x0000FF00U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV1_SHIFT                  (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV1_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC__RESV1_MAX                    (0x000000FFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_ECFRC_RESETVAL                      (0x00000000U)

/* PID */

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_PID_REVID_MASK                      (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_PID_REVID_SHIFT                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_PID_REVID_RESETVAL                  (0x44D22100U)
#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_PID_REVID_MAX                       (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_ICSS_ECAP0_ECAP_SLV_PID_RESETVAL                        (0x44D22100U)

/**************************************************************************
* Hardware Region  : icss_intc registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t REVISION_REG;              /* Revision Register */
    volatile uint32_t CONTROL_REG;               /* Control Register */
    volatile uint8_t  Resv_16[8];
    volatile uint32_t GLOBAL_ENABLE_HINT_REG;    /* Global Host Int Enable Register */
    volatile uint8_t  Resv_28[8];
    volatile uint32_t GLB_NEST_LEVEL_REG;        /* Global Nesting Level Register */
    volatile uint32_t STATUS_SET_INDEX_REG;      /* Status Set Index Register */
    volatile uint32_t STATUS_CLR_INDEX_REG;      /* Status Clear Index Register */
    volatile uint32_t ENABLE_SET_INDEX_REG;      /* Enable Set Index Register */
    volatile uint32_t ENABLE_CLR_INDEX_REG;      /* Enable Clear Index Register */
    volatile uint8_t  Resv_52[4];
    volatile uint32_t HINT_ENABLE_SET_INDEX_REG;   /* Host Int Enable Set Index Register */
    volatile uint32_t HINT_ENABLE_CLR_INDEX_REG;   /* Host Int Enable Clear Index Register */
    volatile uint8_t  Resv_128[68];
    volatile uint32_t GLB_PRI_INTR_REG;          /* Global Prioritized Interrupt Register */
    volatile uint8_t  Resv_512[380];
    volatile uint32_t RAW_STATUS_REG0;           /* Raw Status Register 0 */
    volatile uint32_t RAW_STATUS_REG1;           /* Raw Status Register 1 */
    volatile uint8_t  Resv_640[120];
    volatile uint32_t ENA_STATUS_REG0;           /* Enabled Status Register 0 */
    volatile uint32_t ENA_STATUS_REG1;           /* Enabled Status Register 1 */
    volatile uint8_t  Resv_768[120];
    volatile uint32_t ENABLE_REG0;               /* Enable Register 0 */
    volatile uint32_t ENABLE_REG1;               /* Enable Register 1 */
    volatile uint8_t  Resv_896[120];
    volatile uint32_t ENABLE_CLR_REG0;           /* Enable Clear Register 0 */
    volatile uint32_t ENABLE_CLR_REG1;           /* Enable Clear Register 1 */
    volatile uint8_t  Resv_1024[120];
    volatile uint32_t CH_MAP_REG0;               /* Interrupt Channel Map Register for 0 to 0+3 */
    volatile uint32_t CH_MAP_REG1;               /* Interrupt Channel Map Register for 4 to 4+3 */
    volatile uint32_t CH_MAP_REG2;               /* Interrupt Channel Map Register for 8 to 8+3 */
    volatile uint32_t CH_MAP_REG3;               /* Interrupt Channel Map Register for 12 to 12+3 */
    volatile uint32_t CH_MAP_REG4;               /* Interrupt Channel Map Register for 16 to 16+3 */
    volatile uint32_t CH_MAP_REG5;               /* Interrupt Channel Map Register for 20 to 20+3 */
    volatile uint32_t CH_MAP_REG6;               /* Interrupt Channel Map Register for 24 to 24+3 */
    volatile uint32_t CH_MAP_REG7;               /* Interrupt Channel Map Register for 28 to 28+3 */
    volatile uint32_t CH_MAP_REG8;               /* Interrupt Channel Map Register for 32 to 32+3 */
    volatile uint32_t CH_MAP_REG9;               /* Interrupt Channel Map Register for 36 to 36+3 */
    volatile uint32_t CH_MAP_REG10;              /* Interrupt Channel Map Register for 40 to 40+3 */
    volatile uint32_t CH_MAP_REG11;              /* Interrupt Channel Map Register for 44 to 44+3 */
    volatile uint32_t CH_MAP_REG12;              /* Interrupt Channel Map Register for 48 to 48+3 */
    volatile uint32_t CH_MAP_REG13;              /* Interrupt Channel Map Register for 52 to 52+3 */
    volatile uint32_t CH_MAP_REG14;              /* Interrupt Channel Map Register for 56 to 56+3 */
    volatile uint32_t CH_MAP_REG15;              /* Interrupt Channel Map Register for 60 to 60+3 */
    volatile uint8_t  Resv_2048[960];
    volatile uint32_t HINT_MAP_REG0;             /* Host Interrupt Map Register for 0 to 0+3 */
    volatile uint32_t HINT_MAP_REG1;             /* Host Interrupt Map Register for 4 to 4+3 */
    volatile uint32_t HINT_MAP_REG2;             /* Host Interrupt Map Register for 8 to 8+3 */
    volatile uint8_t  Resv_2304[244];
    volatile uint32_t PRI_HINT_REG0;             /* Host Int 0 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG1;             /* Host Int 1 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG2;             /* Host Int 2 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG3;             /* Host Int 3 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG4;             /* Host Int 4 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG5;             /* Host Int 5 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG6;             /* Host Int 6 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG7;             /* Host Int 7 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG8;             /* Host Int 8 Prioritized Interrupt Register */
    volatile uint32_t PRI_HINT_REG9;             /* Host Int 9 Prioritized Interrupt Register */
    volatile uint8_t  Resv_3328[984];
    volatile uint32_t POLARITY_REG0;             /* Polarity Register 0 */
    volatile uint32_t POLARITY_REG1;             /* Polarity Register 1 */
    volatile uint8_t  Resv_3456[120];
    volatile uint32_t TYPE_REG0;                 /* Type Register 0 */
    volatile uint32_t TYPE_REG1;                 /* Type Register 1 */
    volatile uint8_t  Resv_4352[888];
    volatile uint32_t NEST_LEVEL_REG0;           /* Host Int 0 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG1;           /* Host Int 1 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG2;           /* Host Int 2 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG3;           /* Host Int 3 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG4;           /* Host Int 4 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG5;           /* Host Int 5 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG6;           /* Host Int 6 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG7;           /* Host Int 7 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG8;           /* Host Int 8 Nesting Level Register */
    volatile uint32_t NEST_LEVEL_REG9;           /* Host Int 9 Nesting Level Register */
    volatile uint8_t  Resv_5376[984];
    volatile uint32_t ENABLE_HINT_REG0;          /* Host Int Enable Register 0 */
} CSL_icss_m_pr1_icss_intc_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG                              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG                               (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLOBAL_ENABLE_HINT_REG                    (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG                        (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_SET_INDEX_REG                      (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_CLR_INDEX_REG                      (0x00000024U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_SET_INDEX_REG                      (0x00000028U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_INDEX_REG                      (0x0000002CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_SET_INDEX_REG                 (0x00000034U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG                 (0x00000038U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG                          (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0                           (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1                           (0x00000204U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0                           (0x00000280U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1                           (0x00000284U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0                               (0x00000300U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1                               (0x00000304U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0                           (0x00000380U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1                           (0x00000384U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0                               (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1                               (0x00000404U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2                               (0x00000408U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3                               (0x0000040CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4                               (0x00000410U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5                               (0x00000414U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6                               (0x00000418U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7                               (0x0000041CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8                               (0x00000420U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9                               (0x00000424U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10                              (0x00000428U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11                              (0x0000042CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12                              (0x00000430U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13                              (0x00000434U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14                              (0x00000438U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15                              (0x0000043CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0                             (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1                             (0x00000804U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2                             (0x00000808U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0                             (0x00000900U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1                             (0x00000904U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2                             (0x00000908U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3                             (0x0000090CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4                             (0x00000910U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5                             (0x00000914U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6                             (0x00000918U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7                             (0x0000091CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8                             (0x00000920U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9                             (0x00000924U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0                             (0x00000D00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1                             (0x00000D04U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0                                 (0x00000D80U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1                                 (0x00000D84U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0                           (0x00001100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1                           (0x00001104U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2                           (0x00001108U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3                           (0x0000110CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4                           (0x00001110U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5                           (0x00001114U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6                           (0x00001118U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7                           (0x0000111CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8                           (0x00001120U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9                           (0x00001124U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0                          (0x00001500U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* REVISION_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_SCHEME_MASK              (0xC0000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_SCHEME_SHIFT             (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_SCHEME_RESETVAL          (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_SCHEME_MAX               (0x00000003U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MODULE_MASK              (0x0FFF0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MODULE_SHIFT             (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MODULE_RESETVAL          (0x00000E82U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MODULE_MAX               (0x00000FFFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_RTL_MASK                 (0x0000F800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_RTL_SHIFT                (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_RTL_RESETVAL             (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_RTL_MAX                  (0x0000001FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MAJOR_MASK               (0x00000700U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MAJOR_SHIFT              (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MAJOR_RESETVAL           (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MAJOR_MAX                (0x00000007U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_CUSTOM_MASK              (0x000000C0U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_CUSTOM_SHIFT             (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_CUSTOM_RESETVAL          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_CUSTOM_MAX               (0x00000003U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MINOR_MASK               (0x0000003FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MINOR_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MINOR_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_REV_MINOR_MAX                (0x0000003FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_REVISION_REG_RESETVAL                     (0x4E82A900U)

/* CONTROL_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_WAKEUP_MODE_MASK              (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_WAKEUP_MODE_SHIFT             (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_WAKEUP_MODE_RESETVAL          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_WAKEUP_MODE_MAX               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_NEST_MODE_MASK                (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_NEST_MODE_SHIFT               (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_NEST_MODE_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_NEST_MODE_MAX                 (0x00000003U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_PRIORITY_HOLD_MODE_MASK       (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_PRIORITY_HOLD_MODE_SHIFT      (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_PRIORITY_HOLD_MODE_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_PRIORITY_HOLD_MODE_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CONTROL_REG_RESETVAL                      (0x00000000U)

/* GLOBAL_ENABLE_HINT_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLOBAL_ENABLE_HINT_REG_ENABLE_HINT_ANY_MASK (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLOBAL_ENABLE_HINT_REG_ENABLE_HINT_ANY_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLOBAL_ENABLE_HINT_REG_ENABLE_HINT_ANY_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLOBAL_ENABLE_HINT_REG_ENABLE_HINT_ANY_MAX (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLOBAL_ENABLE_HINT_REG_RESETVAL           (0x00000000U)

/* GLB_NEST_LEVEL_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_LEVEL_MASK    (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_LEVEL_SHIFT   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_LEVEL_RESETVAL (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_LEVEL_MAX     (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_AUTO_OVR_MASK (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_AUTO_OVR_SHIFT (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_AUTO_OVR_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG_GLB_NEST_AUTO_OVR_MAX  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_NEST_LEVEL_REG_RESETVAL               (0x00000100U)

/* STATUS_SET_INDEX_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_SET_INDEX_REG_STATUS_SET_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_SET_INDEX_REG_STATUS_SET_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_SET_INDEX_REG_STATUS_SET_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_SET_INDEX_REG_STATUS_SET_INDEX_MAX (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_SET_INDEX_REG_RESETVAL             (0x00000000U)

/* STATUS_CLR_INDEX_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_CLR_INDEX_REG_STATUS_CLR_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_CLR_INDEX_REG_STATUS_CLR_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_CLR_INDEX_REG_STATUS_CLR_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_CLR_INDEX_REG_STATUS_CLR_INDEX_MAX (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_STATUS_CLR_INDEX_REG_RESETVAL             (0x00000000U)

/* ENABLE_SET_INDEX_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_SET_INDEX_REG_ENABLE_SET_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_SET_INDEX_REG_ENABLE_SET_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_SET_INDEX_REG_ENABLE_SET_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_SET_INDEX_REG_ENABLE_SET_INDEX_MAX (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_SET_INDEX_REG_RESETVAL             (0x00000000U)

/* ENABLE_CLR_INDEX_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_INDEX_REG_ENABLE_CLR_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_INDEX_REG_ENABLE_CLR_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_INDEX_REG_ENABLE_CLR_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_INDEX_REG_ENABLE_CLR_INDEX_MAX (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_INDEX_REG_RESETVAL             (0x00000000U)

/* HINT_ENABLE_SET_INDEX_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_SET_INDEX_REG_HINT_ENABLE_SET_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_SET_INDEX_REG_HINT_ENABLE_SET_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_SET_INDEX_REG_HINT_ENABLE_SET_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_SET_INDEX_REG_HINT_ENABLE_SET_INDEX_MAX (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_SET_INDEX_REG_RESETVAL        (0x00000000U)

/* HINT_ENABLE_CLR_INDEX_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG_HINT_ENABLE_CLR_INDEX_MASK (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG_HINT_ENABLE_CLR_INDEX_SHIFT (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG_HINT_ENABLE_CLR_INDEX_RESETVAL (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG_HINT_ENABLE_CLR_INDEX_MAX (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_ENABLE_CLR_INDEX_REG_RESETVAL        (0x00000000U)

/* GLB_PRI_INTR_REG */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG_GLB_PRI_INTR_MASK        (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG_GLB_PRI_INTR_SHIFT       (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG_GLB_PRI_INTR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG_GLB_PRI_INTR_MAX         (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG_GLB_NONE_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG_GLB_NONE_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG_GLB_NONE_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG_GLB_NONE_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_GLB_PRI_INTR_REG_RESETVAL                 (0x80000000U)

/* RAW_STATUS_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_0_MASK         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_0_SHIFT        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_0_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_0_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_1_MASK         (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_1_SHIFT        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_1_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_1_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_2_MASK         (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_2_SHIFT        (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_2_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_2_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_3_MASK         (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_3_SHIFT        (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_3_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_3_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_4_MASK         (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_4_SHIFT        (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_4_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_4_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_5_MASK         (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_5_SHIFT        (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_5_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_5_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_6_MASK         (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_6_SHIFT        (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_6_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_6_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_7_MASK         (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_7_SHIFT        (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_7_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_7_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_8_MASK         (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_8_SHIFT        (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_8_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_8_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_9_MASK         (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_9_SHIFT        (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_9_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_9_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_10_MASK        (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_10_SHIFT       (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_10_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_10_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_11_MASK        (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_11_SHIFT       (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_11_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_11_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_12_MASK        (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_12_SHIFT       (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_12_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_12_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_13_MASK        (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_13_SHIFT       (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_13_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_13_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_14_MASK        (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_14_SHIFT       (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_14_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_14_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_15_MASK        (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_15_SHIFT       (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_15_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_15_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_16_MASK        (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_16_SHIFT       (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_16_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_16_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_17_MASK        (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_17_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_17_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_17_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_18_MASK        (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_18_SHIFT       (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_18_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_18_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_19_MASK        (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_19_SHIFT       (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_19_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_19_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_20_MASK        (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_20_SHIFT       (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_20_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_20_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_21_MASK        (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_21_SHIFT       (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_21_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_21_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_22_MASK        (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_22_SHIFT       (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_22_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_22_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_23_MASK        (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_23_SHIFT       (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_23_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_23_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_24_MASK        (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_24_SHIFT       (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_24_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_24_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_25_MASK        (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_25_SHIFT       (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_25_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_25_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_26_MASK        (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_26_SHIFT       (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_26_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_26_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_27_MASK        (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_27_SHIFT       (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_27_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_27_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_28_MASK        (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_28_SHIFT       (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_28_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_28_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_29_MASK        (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_29_SHIFT       (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_29_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_29_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_30_MASK        (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_30_SHIFT       (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_30_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_30_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_31_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_31_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_31_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RAW_STATUS_31_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG0_RESETVAL                  (0x00000000U)

/* RAW_STATUS_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_32_MASK        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_32_SHIFT       (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_32_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_32_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_33_MASK        (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_33_SHIFT       (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_33_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_33_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_34_MASK        (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_34_SHIFT       (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_34_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_34_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_35_MASK        (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_35_SHIFT       (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_35_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_35_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_36_MASK        (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_36_SHIFT       (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_36_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_36_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_37_MASK        (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_37_SHIFT       (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_37_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_37_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_38_MASK        (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_38_SHIFT       (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_38_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_38_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_39_MASK        (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_39_SHIFT       (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_39_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_39_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_40_MASK        (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_40_SHIFT       (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_40_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_40_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_41_MASK        (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_41_SHIFT       (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_41_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_41_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_42_MASK        (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_42_SHIFT       (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_42_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_42_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_43_MASK        (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_43_SHIFT       (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_43_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_43_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_44_MASK        (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_44_SHIFT       (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_44_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_44_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_45_MASK        (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_45_SHIFT       (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_45_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_45_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_46_MASK        (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_46_SHIFT       (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_46_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_46_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_47_MASK        (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_47_SHIFT       (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_47_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_47_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_48_MASK        (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_48_SHIFT       (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_48_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_48_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_49_MASK        (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_49_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_49_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_49_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_50_MASK        (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_50_SHIFT       (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_50_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_50_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_51_MASK        (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_51_SHIFT       (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_51_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_51_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_52_MASK        (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_52_SHIFT       (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_52_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_52_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_53_MASK        (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_53_SHIFT       (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_53_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_53_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_54_MASK        (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_54_SHIFT       (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_54_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_54_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_55_MASK        (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_55_SHIFT       (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_55_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_55_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_56_MASK        (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_56_SHIFT       (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_56_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_56_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_57_MASK        (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_57_SHIFT       (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_57_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_57_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_58_MASK        (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_58_SHIFT       (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_58_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_58_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_59_MASK        (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_59_SHIFT       (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_59_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_59_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_60_MASK        (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_60_SHIFT       (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_60_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_60_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_61_MASK        (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_61_SHIFT       (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_61_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_61_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_62_MASK        (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_62_SHIFT       (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_62_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_62_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_63_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_63_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_63_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RAW_STATUS_63_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_RAW_STATUS_REG1_RESETVAL                  (0x00000000U)

/* ENA_STATUS_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_0_MASK         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_0_SHIFT        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_0_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_0_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_1_MASK         (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_1_SHIFT        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_1_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_1_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_2_MASK         (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_2_SHIFT        (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_2_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_2_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_3_MASK         (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_3_SHIFT        (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_3_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_3_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_4_MASK         (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_4_SHIFT        (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_4_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_4_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_5_MASK         (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_5_SHIFT        (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_5_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_5_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_6_MASK         (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_6_SHIFT        (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_6_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_6_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_7_MASK         (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_7_SHIFT        (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_7_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_7_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_8_MASK         (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_8_SHIFT        (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_8_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_8_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_9_MASK         (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_9_SHIFT        (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_9_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_9_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_10_MASK        (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_10_SHIFT       (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_10_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_10_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_11_MASK        (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_11_SHIFT       (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_11_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_11_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_12_MASK        (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_12_SHIFT       (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_12_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_12_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_13_MASK        (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_13_SHIFT       (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_13_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_13_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_14_MASK        (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_14_SHIFT       (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_14_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_14_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_15_MASK        (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_15_SHIFT       (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_15_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_15_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_16_MASK        (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_16_SHIFT       (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_16_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_16_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_17_MASK        (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_17_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_17_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_17_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_18_MASK        (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_18_SHIFT       (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_18_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_18_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_19_MASK        (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_19_SHIFT       (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_19_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_19_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_20_MASK        (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_20_SHIFT       (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_20_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_20_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_21_MASK        (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_21_SHIFT       (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_21_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_21_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_22_MASK        (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_22_SHIFT       (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_22_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_22_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_23_MASK        (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_23_SHIFT       (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_23_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_23_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_24_MASK        (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_24_SHIFT       (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_24_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_24_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_25_MASK        (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_25_SHIFT       (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_25_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_25_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_26_MASK        (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_26_SHIFT       (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_26_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_26_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_27_MASK        (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_27_SHIFT       (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_27_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_27_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_28_MASK        (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_28_SHIFT       (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_28_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_28_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_29_MASK        (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_29_SHIFT       (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_29_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_29_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_30_MASK        (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_30_SHIFT       (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_30_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_30_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_31_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_31_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_31_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_ENA_STATUS_31_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG0_RESETVAL                  (0x00000000U)

/* ENA_STATUS_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_32_MASK        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_32_SHIFT       (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_32_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_32_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_33_MASK        (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_33_SHIFT       (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_33_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_33_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_34_MASK        (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_34_SHIFT       (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_34_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_34_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_35_MASK        (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_35_SHIFT       (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_35_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_35_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_36_MASK        (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_36_SHIFT       (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_36_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_36_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_37_MASK        (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_37_SHIFT       (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_37_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_37_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_38_MASK        (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_38_SHIFT       (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_38_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_38_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_39_MASK        (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_39_SHIFT       (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_39_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_39_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_40_MASK        (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_40_SHIFT       (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_40_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_40_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_41_MASK        (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_41_SHIFT       (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_41_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_41_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_42_MASK        (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_42_SHIFT       (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_42_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_42_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_43_MASK        (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_43_SHIFT       (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_43_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_43_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_44_MASK        (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_44_SHIFT       (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_44_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_44_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_45_MASK        (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_45_SHIFT       (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_45_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_45_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_46_MASK        (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_46_SHIFT       (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_46_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_46_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_47_MASK        (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_47_SHIFT       (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_47_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_47_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_48_MASK        (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_48_SHIFT       (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_48_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_48_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_49_MASK        (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_49_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_49_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_49_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_50_MASK        (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_50_SHIFT       (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_50_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_50_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_51_MASK        (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_51_SHIFT       (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_51_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_51_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_52_MASK        (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_52_SHIFT       (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_52_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_52_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_53_MASK        (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_53_SHIFT       (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_53_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_53_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_54_MASK        (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_54_SHIFT       (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_54_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_54_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_55_MASK        (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_55_SHIFT       (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_55_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_55_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_56_MASK        (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_56_SHIFT       (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_56_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_56_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_57_MASK        (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_57_SHIFT       (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_57_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_57_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_58_MASK        (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_58_SHIFT       (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_58_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_58_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_59_MASK        (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_59_SHIFT       (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_59_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_59_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_60_MASK        (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_60_SHIFT       (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_60_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_60_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_61_MASK        (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_61_SHIFT       (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_61_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_61_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_62_MASK        (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_62_SHIFT       (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_62_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_62_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_63_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_63_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_63_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_ENA_STATUS_63_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENA_STATUS_REG1_RESETVAL                  (0x00000000U)

/* ENABLE_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_0_MASK                 (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_0_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_0_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_0_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_1_MASK                 (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_1_SHIFT                (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_1_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_1_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_2_MASK                 (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_2_SHIFT                (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_2_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_2_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_3_MASK                 (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_3_SHIFT                (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_3_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_3_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_4_MASK                 (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_4_SHIFT                (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_4_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_4_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_5_MASK                 (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_5_SHIFT                (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_5_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_5_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_6_MASK                 (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_6_SHIFT                (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_6_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_6_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_7_MASK                 (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_7_SHIFT                (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_7_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_7_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_8_MASK                 (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_8_SHIFT                (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_8_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_8_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_9_MASK                 (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_9_SHIFT                (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_9_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_9_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_10_MASK                (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_10_SHIFT               (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_10_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_10_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_11_MASK                (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_11_SHIFT               (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_11_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_11_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_12_MASK                (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_12_SHIFT               (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_12_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_12_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_13_MASK                (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_13_SHIFT               (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_13_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_13_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_14_MASK                (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_14_SHIFT               (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_14_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_14_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_15_MASK                (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_15_SHIFT               (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_15_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_15_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_16_MASK                (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_16_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_16_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_16_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_17_MASK                (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_17_SHIFT               (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_17_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_17_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_18_MASK                (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_18_SHIFT               (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_18_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_18_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_19_MASK                (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_19_SHIFT               (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_19_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_19_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_20_MASK                (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_20_SHIFT               (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_20_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_20_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_21_MASK                (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_21_SHIFT               (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_21_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_21_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_22_MASK                (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_22_SHIFT               (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_22_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_22_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_23_MASK                (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_23_SHIFT               (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_23_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_23_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_24_MASK                (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_24_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_24_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_24_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_25_MASK                (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_25_SHIFT               (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_25_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_25_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_26_MASK                (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_26_SHIFT               (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_26_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_26_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_27_MASK                (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_27_SHIFT               (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_27_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_27_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_28_MASK                (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_28_SHIFT               (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_28_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_28_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_29_MASK                (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_29_SHIFT               (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_29_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_29_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_30_MASK                (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_30_SHIFT               (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_30_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_30_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_31_MASK                (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_31_SHIFT               (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_31_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_ENABLE_31_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG0_RESETVAL                      (0x00000000U)

/* ENABLE_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_32_MASK                (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_32_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_32_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_32_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_33_MASK                (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_33_SHIFT               (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_33_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_33_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_34_MASK                (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_34_SHIFT               (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_34_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_34_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_35_MASK                (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_35_SHIFT               (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_35_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_35_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_36_MASK                (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_36_SHIFT               (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_36_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_36_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_37_MASK                (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_37_SHIFT               (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_37_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_37_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_38_MASK                (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_38_SHIFT               (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_38_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_38_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_39_MASK                (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_39_SHIFT               (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_39_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_39_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_40_MASK                (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_40_SHIFT               (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_40_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_40_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_41_MASK                (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_41_SHIFT               (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_41_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_41_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_42_MASK                (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_42_SHIFT               (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_42_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_42_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_43_MASK                (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_43_SHIFT               (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_43_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_43_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_44_MASK                (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_44_SHIFT               (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_44_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_44_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_45_MASK                (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_45_SHIFT               (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_45_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_45_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_46_MASK                (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_46_SHIFT               (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_46_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_46_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_47_MASK                (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_47_SHIFT               (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_47_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_47_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_48_MASK                (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_48_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_48_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_48_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_49_MASK                (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_49_SHIFT               (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_49_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_49_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_50_MASK                (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_50_SHIFT               (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_50_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_50_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_51_MASK                (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_51_SHIFT               (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_51_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_51_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_52_MASK                (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_52_SHIFT               (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_52_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_52_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_53_MASK                (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_53_SHIFT               (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_53_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_53_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_54_MASK                (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_54_SHIFT               (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_54_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_54_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_55_MASK                (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_55_SHIFT               (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_55_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_55_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_56_MASK                (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_56_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_56_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_56_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_57_MASK                (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_57_SHIFT               (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_57_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_57_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_58_MASK                (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_58_SHIFT               (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_58_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_58_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_59_MASK                (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_59_SHIFT               (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_59_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_59_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_60_MASK                (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_60_SHIFT               (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_60_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_60_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_61_MASK                (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_61_SHIFT               (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_61_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_61_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_62_MASK                (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_62_SHIFT               (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_62_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_62_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_63_MASK                (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_63_SHIFT               (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_63_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_ENABLE_63_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_REG1_RESETVAL                      (0x00000000U)

/* ENABLE_CLR_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_0_CLR_MASK         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_0_CLR_SHIFT        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_0_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_0_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_1_CLR_MASK         (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_1_CLR_SHIFT        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_1_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_1_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_2_CLR_MASK         (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_2_CLR_SHIFT        (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_2_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_2_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_3_CLR_MASK         (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_3_CLR_SHIFT        (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_3_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_3_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_4_CLR_MASK         (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_4_CLR_SHIFT        (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_4_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_4_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_5_CLR_MASK         (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_5_CLR_SHIFT        (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_5_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_5_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_6_CLR_MASK         (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_6_CLR_SHIFT        (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_6_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_6_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_7_CLR_MASK         (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_7_CLR_SHIFT        (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_7_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_7_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_8_CLR_MASK         (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_8_CLR_SHIFT        (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_8_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_8_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_9_CLR_MASK         (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_9_CLR_SHIFT        (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_9_CLR_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_9_CLR_MAX          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_10_CLR_MASK        (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_10_CLR_SHIFT       (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_10_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_10_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_11_CLR_MASK        (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_11_CLR_SHIFT       (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_11_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_11_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_12_CLR_MASK        (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_12_CLR_SHIFT       (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_12_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_12_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_13_CLR_MASK        (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_13_CLR_SHIFT       (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_13_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_13_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_14_CLR_MASK        (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_14_CLR_SHIFT       (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_14_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_14_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_15_CLR_MASK        (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_15_CLR_SHIFT       (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_15_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_15_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_16_CLR_MASK        (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_16_CLR_SHIFT       (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_16_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_16_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_17_CLR_MASK        (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_17_CLR_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_17_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_17_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_18_CLR_MASK        (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_18_CLR_SHIFT       (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_18_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_18_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_19_CLR_MASK        (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_19_CLR_SHIFT       (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_19_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_19_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_20_CLR_MASK        (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_20_CLR_SHIFT       (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_20_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_20_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_21_CLR_MASK        (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_21_CLR_SHIFT       (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_21_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_21_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_22_CLR_MASK        (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_22_CLR_SHIFT       (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_22_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_22_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_23_CLR_MASK        (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_23_CLR_SHIFT       (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_23_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_23_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_24_CLR_MASK        (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_24_CLR_SHIFT       (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_24_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_24_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_25_CLR_MASK        (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_25_CLR_SHIFT       (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_25_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_25_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_26_CLR_MASK        (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_26_CLR_SHIFT       (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_26_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_26_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_27_CLR_MASK        (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_27_CLR_SHIFT       (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_27_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_27_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_28_CLR_MASK        (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_28_CLR_SHIFT       (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_28_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_28_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_29_CLR_MASK        (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_29_CLR_SHIFT       (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_29_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_29_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_30_CLR_MASK        (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_30_CLR_SHIFT       (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_30_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_30_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_31_CLR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_31_CLR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_31_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_ENABLE_31_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG0_RESETVAL                  (0x00000000U)

/* ENABLE_CLR_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_32_CLR_MASK        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_32_CLR_SHIFT       (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_32_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_32_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_33_CLR_MASK        (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_33_CLR_SHIFT       (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_33_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_33_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_34_CLR_MASK        (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_34_CLR_SHIFT       (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_34_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_34_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_35_CLR_MASK        (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_35_CLR_SHIFT       (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_35_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_35_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_36_CLR_MASK        (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_36_CLR_SHIFT       (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_36_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_36_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_37_CLR_MASK        (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_37_CLR_SHIFT       (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_37_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_37_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_38_CLR_MASK        (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_38_CLR_SHIFT       (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_38_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_38_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_39_CLR_MASK        (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_39_CLR_SHIFT       (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_39_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_39_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_40_CLR_MASK        (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_40_CLR_SHIFT       (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_40_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_40_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_41_CLR_MASK        (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_41_CLR_SHIFT       (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_41_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_41_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_42_CLR_MASK        (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_42_CLR_SHIFT       (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_42_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_42_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_43_CLR_MASK        (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_43_CLR_SHIFT       (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_43_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_43_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_44_CLR_MASK        (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_44_CLR_SHIFT       (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_44_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_44_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_45_CLR_MASK        (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_45_CLR_SHIFT       (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_45_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_45_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_46_CLR_MASK        (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_46_CLR_SHIFT       (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_46_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_46_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_47_CLR_MASK        (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_47_CLR_SHIFT       (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_47_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_47_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_48_CLR_MASK        (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_48_CLR_SHIFT       (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_48_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_48_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_49_CLR_MASK        (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_49_CLR_SHIFT       (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_49_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_49_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_50_CLR_MASK        (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_50_CLR_SHIFT       (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_50_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_50_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_51_CLR_MASK        (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_51_CLR_SHIFT       (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_51_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_51_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_52_CLR_MASK        (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_52_CLR_SHIFT       (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_52_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_52_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_53_CLR_MASK        (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_53_CLR_SHIFT       (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_53_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_53_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_54_CLR_MASK        (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_54_CLR_SHIFT       (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_54_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_54_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_55_CLR_MASK        (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_55_CLR_SHIFT       (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_55_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_55_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_56_CLR_MASK        (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_56_CLR_SHIFT       (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_56_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_56_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_57_CLR_MASK        (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_57_CLR_SHIFT       (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_57_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_57_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_58_CLR_MASK        (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_58_CLR_SHIFT       (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_58_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_58_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_59_CLR_MASK        (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_59_CLR_SHIFT       (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_59_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_59_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_60_CLR_MASK        (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_60_CLR_SHIFT       (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_60_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_60_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_61_CLR_MASK        (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_61_CLR_SHIFT       (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_61_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_61_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_62_CLR_MASK        (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_62_CLR_SHIFT       (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_62_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_62_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_63_CLR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_63_CLR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_63_CLR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_ENABLE_63_CLR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_CLR_REG1_RESETVAL                  (0x00000000U)

/* CH_MAP_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_0_MASK                 (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_0_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_0_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_0_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_1_MASK                 (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_1_SHIFT                (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_1_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_1_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_2_MASK                 (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_2_SHIFT                (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_2_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_2_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_3_MASK                 (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_3_SHIFT                (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_3_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_CH_MAP_3_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG0_RESETVAL                      (0x00000000U)

/* CH_MAP_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_4_MASK                 (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_4_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_4_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_4_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_5_MASK                 (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_5_SHIFT                (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_5_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_5_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_6_MASK                 (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_6_SHIFT                (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_6_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_6_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_7_MASK                 (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_7_SHIFT                (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_7_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_CH_MAP_7_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG1_RESETVAL                      (0x00000000U)

/* CH_MAP_REG2 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_8_MASK                 (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_8_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_8_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_8_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_9_MASK                 (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_9_SHIFT                (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_9_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_9_MAX                  (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_10_MASK                (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_10_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_10_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_10_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_11_MASK                (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_11_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_11_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_CH_MAP_11_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG2_RESETVAL                      (0x00000000U)

/* CH_MAP_REG3 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_12_MASK                (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_12_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_12_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_12_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_13_MASK                (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_13_SHIFT               (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_13_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_13_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_14_MASK                (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_14_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_14_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_14_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_15_MASK                (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_15_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_15_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_CH_MAP_15_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG3_RESETVAL                      (0x00000000U)

/* CH_MAP_REG4 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_16_MASK                (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_16_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_16_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_16_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_17_MASK                (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_17_SHIFT               (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_17_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_17_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_18_MASK                (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_18_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_18_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_18_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_19_MASK                (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_19_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_19_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_CH_MAP_19_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG4_RESETVAL                      (0x00000000U)

/* CH_MAP_REG5 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_20_MASK                (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_20_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_20_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_20_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_21_MASK                (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_21_SHIFT               (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_21_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_21_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_22_MASK                (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_22_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_22_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_22_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_23_MASK                (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_23_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_23_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_CH_MAP_23_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG5_RESETVAL                      (0x00000000U)

/* CH_MAP_REG6 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_24_MASK                (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_24_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_24_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_24_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_25_MASK                (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_25_SHIFT               (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_25_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_25_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_26_MASK                (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_26_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_26_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_26_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_27_MASK                (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_27_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_27_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_CH_MAP_27_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG6_RESETVAL                      (0x00000000U)

/* CH_MAP_REG7 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_28_MASK                (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_28_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_28_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_28_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_29_MASK                (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_29_SHIFT               (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_29_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_29_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_30_MASK                (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_30_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_30_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_30_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_31_MASK                (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_31_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_31_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_CH_MAP_31_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG7_RESETVAL                      (0x00000000U)

/* CH_MAP_REG8 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_32_MASK                (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_32_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_32_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_32_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_33_MASK                (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_33_SHIFT               (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_33_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_33_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_34_MASK                (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_34_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_34_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_34_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_35_MASK                (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_35_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_35_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_CH_MAP_35_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG8_RESETVAL                      (0x00000000U)

/* CH_MAP_REG9 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_36_MASK                (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_36_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_36_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_36_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_37_MASK                (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_37_SHIFT               (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_37_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_37_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_38_MASK                (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_38_SHIFT               (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_38_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_38_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_39_MASK                (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_39_SHIFT               (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_39_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_CH_MAP_39_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG9_RESETVAL                      (0x00000000U)

/* CH_MAP_REG10 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_40_MASK               (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_40_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_40_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_40_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_41_MASK               (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_41_SHIFT              (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_41_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_41_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_42_MASK               (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_42_SHIFT              (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_42_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_42_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_43_MASK               (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_43_SHIFT              (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_43_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_CH_MAP_43_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG10_RESETVAL                     (0x00000000U)

/* CH_MAP_REG11 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_44_MASK               (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_44_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_44_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_44_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_45_MASK               (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_45_SHIFT              (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_45_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_45_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_46_MASK               (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_46_SHIFT              (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_46_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_46_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_47_MASK               (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_47_SHIFT              (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_47_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_CH_MAP_47_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG11_RESETVAL                     (0x00000000U)

/* CH_MAP_REG12 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_48_MASK               (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_48_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_48_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_48_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_49_MASK               (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_49_SHIFT              (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_49_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_49_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_50_MASK               (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_50_SHIFT              (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_50_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_50_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_51_MASK               (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_51_SHIFT              (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_51_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_CH_MAP_51_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG12_RESETVAL                     (0x00000000U)

/* CH_MAP_REG13 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_52_MASK               (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_52_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_52_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_52_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_53_MASK               (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_53_SHIFT              (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_53_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_53_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_54_MASK               (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_54_SHIFT              (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_54_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_54_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_55_MASK               (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_55_SHIFT              (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_55_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_CH_MAP_55_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG13_RESETVAL                     (0x00000000U)

/* CH_MAP_REG14 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_56_MASK               (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_56_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_56_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_56_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_57_MASK               (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_57_SHIFT              (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_57_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_57_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_58_MASK               (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_58_SHIFT              (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_58_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_58_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_59_MASK               (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_59_SHIFT              (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_59_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_CH_MAP_59_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG14_RESETVAL                     (0x00000000U)

/* CH_MAP_REG15 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_60_MASK               (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_60_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_60_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_60_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_61_MASK               (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_61_SHIFT              (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_61_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_61_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_62_MASK               (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_62_SHIFT              (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_62_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_62_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_63_MASK               (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_63_SHIFT              (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_63_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_CH_MAP_63_MAX                (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_CH_MAP_REG15_RESETVAL                     (0x00000000U)

/* HINT_MAP_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_0_MASK             (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_0_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_0_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_0_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_1_MASK             (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_1_SHIFT            (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_1_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_1_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_2_MASK             (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_2_SHIFT            (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_2_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_2_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_3_MASK             (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_3_SHIFT            (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_3_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_HINT_MAP_3_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG0_RESETVAL                    (0x00000000U)

/* HINT_MAP_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_4_MASK             (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_4_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_4_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_4_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_5_MASK             (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_5_SHIFT            (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_5_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_5_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_6_MASK             (0x000F0000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_6_SHIFT            (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_6_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_6_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_7_MASK             (0x0F000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_7_SHIFT            (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_7_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_HINT_MAP_7_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG1_RESETVAL                    (0x00000000U)

/* HINT_MAP_REG2 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2_HINT_MAP_8_MASK             (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2_HINT_MAP_8_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2_HINT_MAP_8_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2_HINT_MAP_8_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2_HINT_MAP_9_MASK             (0x00000F00U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2_HINT_MAP_9_SHIFT            (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2_HINT_MAP_9_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2_HINT_MAP_9_MAX              (0x0000000FU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_HINT_MAP_REG2_RESETVAL                    (0x00000000U)

/* PRI_HINT_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0_PRI_HINT_0_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0_PRI_HINT_0_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0_PRI_HINT_0_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0_PRI_HINT_0_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0_NONE_HINT_0_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0_NONE_HINT_0_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0_NONE_HINT_0_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0_NONE_HINT_0_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG0_RESETVAL                    (0x80000000U)

/* PRI_HINT_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1_PRI_HINT_1_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1_PRI_HINT_1_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1_PRI_HINT_1_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1_PRI_HINT_1_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1_NONE_HINT_1_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1_NONE_HINT_1_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1_NONE_HINT_1_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1_NONE_HINT_1_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG1_RESETVAL                    (0x80000000U)

/* PRI_HINT_REG2 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2_PRI_HINT_2_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2_PRI_HINT_2_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2_PRI_HINT_2_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2_PRI_HINT_2_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2_NONE_HINT_2_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2_NONE_HINT_2_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2_NONE_HINT_2_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2_NONE_HINT_2_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG2_RESETVAL                    (0x80000000U)

/* PRI_HINT_REG3 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3_PRI_HINT_3_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3_PRI_HINT_3_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3_PRI_HINT_3_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3_PRI_HINT_3_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3_NONE_HINT_3_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3_NONE_HINT_3_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3_NONE_HINT_3_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3_NONE_HINT_3_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG3_RESETVAL                    (0x80000000U)

/* PRI_HINT_REG4 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4_PRI_HINT_4_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4_PRI_HINT_4_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4_PRI_HINT_4_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4_PRI_HINT_4_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4_NONE_HINT_4_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4_NONE_HINT_4_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4_NONE_HINT_4_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4_NONE_HINT_4_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG4_RESETVAL                    (0x80000000U)

/* PRI_HINT_REG5 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5_PRI_HINT_5_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5_PRI_HINT_5_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5_PRI_HINT_5_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5_PRI_HINT_5_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5_NONE_HINT_5_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5_NONE_HINT_5_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5_NONE_HINT_5_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5_NONE_HINT_5_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG5_RESETVAL                    (0x80000000U)

/* PRI_HINT_REG6 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6_PRI_HINT_6_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6_PRI_HINT_6_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6_PRI_HINT_6_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6_PRI_HINT_6_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6_NONE_HINT_6_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6_NONE_HINT_6_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6_NONE_HINT_6_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6_NONE_HINT_6_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG6_RESETVAL                    (0x80000000U)

/* PRI_HINT_REG7 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7_PRI_HINT_7_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7_PRI_HINT_7_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7_PRI_HINT_7_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7_PRI_HINT_7_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7_NONE_HINT_7_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7_NONE_HINT_7_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7_NONE_HINT_7_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7_NONE_HINT_7_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG7_RESETVAL                    (0x80000000U)

/* PRI_HINT_REG8 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8_PRI_HINT_8_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8_PRI_HINT_8_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8_PRI_HINT_8_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8_PRI_HINT_8_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8_NONE_HINT_8_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8_NONE_HINT_8_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8_NONE_HINT_8_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8_NONE_HINT_8_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG8_RESETVAL                    (0x80000000U)

/* PRI_HINT_REG9 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9_PRI_HINT_9_MASK             (0x000003FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9_PRI_HINT_9_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9_PRI_HINT_9_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9_PRI_HINT_9_MAX              (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9_NONE_HINT_9_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9_NONE_HINT_9_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9_NONE_HINT_9_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9_NONE_HINT_9_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_PRI_HINT_REG9_RESETVAL                    (0x80000000U)

/* POLARITY_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_0_MASK             (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_0_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_0_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_0_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_1_MASK             (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_1_SHIFT            (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_1_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_1_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_2_MASK             (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_2_SHIFT            (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_2_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_2_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_3_MASK             (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_3_SHIFT            (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_3_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_3_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_4_MASK             (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_4_SHIFT            (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_4_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_4_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_5_MASK             (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_5_SHIFT            (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_5_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_5_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_6_MASK             (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_6_SHIFT            (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_6_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_6_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_7_MASK             (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_7_SHIFT            (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_7_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_7_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_8_MASK             (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_8_SHIFT            (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_8_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_8_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_9_MASK             (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_9_SHIFT            (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_9_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_9_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_10_MASK            (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_10_SHIFT           (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_10_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_10_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_11_MASK            (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_11_SHIFT           (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_11_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_11_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_12_MASK            (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_12_SHIFT           (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_12_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_12_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_13_MASK            (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_13_SHIFT           (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_13_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_13_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_14_MASK            (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_14_SHIFT           (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_14_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_14_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_15_MASK            (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_15_SHIFT           (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_15_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_15_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_16_MASK            (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_16_SHIFT           (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_16_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_16_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_17_MASK            (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_17_SHIFT           (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_17_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_17_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_18_MASK            (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_18_SHIFT           (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_18_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_18_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_19_MASK            (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_19_SHIFT           (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_19_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_19_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_20_MASK            (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_20_SHIFT           (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_20_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_20_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_21_MASK            (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_21_SHIFT           (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_21_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_21_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_22_MASK            (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_22_SHIFT           (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_22_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_22_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_23_MASK            (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_23_SHIFT           (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_23_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_23_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_24_MASK            (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_24_SHIFT           (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_24_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_24_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_25_MASK            (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_25_SHIFT           (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_25_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_25_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_26_MASK            (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_26_SHIFT           (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_26_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_26_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_27_MASK            (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_27_SHIFT           (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_27_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_27_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_28_MASK            (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_28_SHIFT           (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_28_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_28_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_29_MASK            (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_29_SHIFT           (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_29_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_29_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_30_MASK            (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_30_SHIFT           (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_30_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_30_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_31_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_31_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_31_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_POLARITY_31_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG0_RESETVAL                    (0xFFFFFFFFU)

/* POLARITY_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_32_MASK            (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_32_SHIFT           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_32_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_32_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_33_MASK            (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_33_SHIFT           (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_33_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_33_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_34_MASK            (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_34_SHIFT           (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_34_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_34_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_35_MASK            (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_35_SHIFT           (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_35_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_35_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_36_MASK            (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_36_SHIFT           (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_36_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_36_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_37_MASK            (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_37_SHIFT           (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_37_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_37_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_38_MASK            (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_38_SHIFT           (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_38_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_38_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_39_MASK            (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_39_SHIFT           (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_39_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_39_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_40_MASK            (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_40_SHIFT           (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_40_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_40_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_41_MASK            (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_41_SHIFT           (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_41_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_41_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_42_MASK            (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_42_SHIFT           (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_42_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_42_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_43_MASK            (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_43_SHIFT           (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_43_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_43_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_44_MASK            (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_44_SHIFT           (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_44_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_44_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_45_MASK            (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_45_SHIFT           (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_45_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_45_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_46_MASK            (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_46_SHIFT           (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_46_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_46_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_47_MASK            (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_47_SHIFT           (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_47_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_47_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_48_MASK            (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_48_SHIFT           (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_48_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_48_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_49_MASK            (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_49_SHIFT           (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_49_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_49_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_50_MASK            (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_50_SHIFT           (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_50_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_50_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_51_MASK            (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_51_SHIFT           (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_51_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_51_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_52_MASK            (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_52_SHIFT           (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_52_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_52_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_53_MASK            (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_53_SHIFT           (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_53_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_53_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_54_MASK            (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_54_SHIFT           (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_54_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_54_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_55_MASK            (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_55_SHIFT           (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_55_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_55_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_56_MASK            (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_56_SHIFT           (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_56_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_56_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_57_MASK            (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_57_SHIFT           (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_57_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_57_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_58_MASK            (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_58_SHIFT           (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_58_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_58_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_59_MASK            (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_59_SHIFT           (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_59_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_59_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_60_MASK            (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_60_SHIFT           (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_60_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_60_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_61_MASK            (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_61_SHIFT           (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_61_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_61_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_62_MASK            (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_62_SHIFT           (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_62_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_62_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_63_MASK            (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_63_SHIFT           (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_63_RESETVAL        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_POLARITY_63_MAX             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_POLARITY_REG1_RESETVAL                    (0xFFFFFFFFU)

/* TYPE_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_0_MASK                     (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_0_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_1_MASK                     (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_1_SHIFT                    (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_1_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_2_MASK                     (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_2_SHIFT                    (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_2_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_2_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_3_MASK                     (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_3_SHIFT                    (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_3_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_3_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_4_MASK                     (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_4_SHIFT                    (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_4_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_4_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_5_MASK                     (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_5_SHIFT                    (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_5_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_5_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_6_MASK                     (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_6_SHIFT                    (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_6_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_6_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_7_MASK                     (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_7_SHIFT                    (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_7_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_7_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_8_MASK                     (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_8_SHIFT                    (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_8_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_8_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_9_MASK                     (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_9_SHIFT                    (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_9_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_9_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_10_MASK                    (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_10_SHIFT                   (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_10_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_10_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_11_MASK                    (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_11_SHIFT                   (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_11_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_11_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_12_MASK                    (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_12_SHIFT                   (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_12_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_12_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_13_MASK                    (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_13_SHIFT                   (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_13_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_13_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_14_MASK                    (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_14_SHIFT                   (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_14_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_14_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_15_MASK                    (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_15_SHIFT                   (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_15_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_15_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_16_MASK                    (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_16_SHIFT                   (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_16_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_16_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_17_MASK                    (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_17_SHIFT                   (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_17_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_17_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_18_MASK                    (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_18_SHIFT                   (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_18_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_18_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_19_MASK                    (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_19_SHIFT                   (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_19_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_19_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_20_MASK                    (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_20_SHIFT                   (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_20_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_20_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_21_MASK                    (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_21_SHIFT                   (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_21_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_21_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_22_MASK                    (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_22_SHIFT                   (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_22_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_22_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_23_MASK                    (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_23_SHIFT                   (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_23_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_23_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_24_MASK                    (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_24_SHIFT                   (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_24_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_24_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_25_MASK                    (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_25_SHIFT                   (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_25_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_25_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_26_MASK                    (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_26_SHIFT                   (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_26_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_26_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_27_MASK                    (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_27_SHIFT                   (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_27_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_27_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_28_MASK                    (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_28_SHIFT                   (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_28_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_28_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_29_MASK                    (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_29_SHIFT                   (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_29_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_29_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_30_MASK                    (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_30_SHIFT                   (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_30_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_30_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_31_MASK                    (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_31_SHIFT                   (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_31_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_TYPE_31_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG0_RESETVAL                        (0x00000000U)

/* TYPE_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_32_MASK                    (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_32_SHIFT                   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_32_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_32_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_33_MASK                    (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_33_SHIFT                   (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_33_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_33_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_34_MASK                    (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_34_SHIFT                   (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_34_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_34_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_35_MASK                    (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_35_SHIFT                   (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_35_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_35_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_36_MASK                    (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_36_SHIFT                   (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_36_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_36_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_37_MASK                    (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_37_SHIFT                   (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_37_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_37_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_38_MASK                    (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_38_SHIFT                   (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_38_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_38_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_39_MASK                    (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_39_SHIFT                   (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_39_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_39_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_40_MASK                    (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_40_SHIFT                   (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_40_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_40_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_41_MASK                    (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_41_SHIFT                   (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_41_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_41_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_42_MASK                    (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_42_SHIFT                   (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_42_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_42_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_43_MASK                    (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_43_SHIFT                   (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_43_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_43_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_44_MASK                    (0x00001000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_44_SHIFT                   (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_44_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_44_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_45_MASK                    (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_45_SHIFT                   (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_45_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_45_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_46_MASK                    (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_46_SHIFT                   (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_46_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_46_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_47_MASK                    (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_47_SHIFT                   (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_47_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_47_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_48_MASK                    (0x00010000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_48_SHIFT                   (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_48_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_48_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_49_MASK                    (0x00020000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_49_SHIFT                   (0x00000011U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_49_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_49_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_50_MASK                    (0x00040000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_50_SHIFT                   (0x00000012U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_50_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_50_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_51_MASK                    (0x00080000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_51_SHIFT                   (0x00000013U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_51_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_51_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_52_MASK                    (0x00100000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_52_SHIFT                   (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_52_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_52_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_53_MASK                    (0x00200000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_53_SHIFT                   (0x00000015U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_53_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_53_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_54_MASK                    (0x00400000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_54_SHIFT                   (0x00000016U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_54_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_54_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_55_MASK                    (0x00800000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_55_SHIFT                   (0x00000017U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_55_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_55_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_56_MASK                    (0x01000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_56_SHIFT                   (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_56_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_56_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_57_MASK                    (0x02000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_57_SHIFT                   (0x00000019U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_57_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_57_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_58_MASK                    (0x04000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_58_SHIFT                   (0x0000001AU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_58_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_58_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_59_MASK                    (0x08000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_59_SHIFT                   (0x0000001BU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_59_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_59_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_60_MASK                    (0x10000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_60_SHIFT                   (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_60_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_60_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_61_MASK                    (0x20000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_61_SHIFT                   (0x0000001DU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_61_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_61_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_62_MASK                    (0x40000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_62_SHIFT                   (0x0000001EU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_62_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_62_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_63_MASK                    (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_63_SHIFT                   (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_63_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_TYPE_63_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_TYPE_REG1_RESETVAL                        (0x00000000U)

/* NEST_LEVEL_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0_NEST_HINT_0_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0_NEST_HINT_0_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0_NEST_HINT_0_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0_NEST_HINT_0_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG0_RESETVAL                  (0x00000100U)

/* NEST_LEVEL_REG1 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1_NEST_HINT_1_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1_NEST_HINT_1_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1_NEST_HINT_1_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1_NEST_HINT_1_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG1_RESETVAL                  (0x00000100U)

/* NEST_LEVEL_REG2 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2_NEST_HINT_2_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2_NEST_HINT_2_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2_NEST_HINT_2_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2_NEST_HINT_2_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG2_RESETVAL                  (0x00000100U)

/* NEST_LEVEL_REG3 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3_NEST_HINT_3_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3_NEST_HINT_3_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3_NEST_HINT_3_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3_NEST_HINT_3_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG3_RESETVAL                  (0x00000100U)

/* NEST_LEVEL_REG4 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4_NEST_HINT_4_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4_NEST_HINT_4_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4_NEST_HINT_4_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4_NEST_HINT_4_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG4_RESETVAL                  (0x00000100U)

/* NEST_LEVEL_REG5 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5_NEST_HINT_5_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5_NEST_HINT_5_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5_NEST_HINT_5_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5_NEST_HINT_5_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG5_RESETVAL                  (0x00000100U)

/* NEST_LEVEL_REG6 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6_NEST_HINT_6_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6_NEST_HINT_6_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6_NEST_HINT_6_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6_NEST_HINT_6_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG6_RESETVAL                  (0x00000100U)

/* NEST_LEVEL_REG7 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7_NEST_HINT_7_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7_NEST_HINT_7_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7_NEST_HINT_7_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7_NEST_HINT_7_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG7_RESETVAL                  (0x00000100U)

/* NEST_LEVEL_REG8 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8_NEST_HINT_8_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8_NEST_HINT_8_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8_NEST_HINT_8_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8_NEST_HINT_8_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG8_RESETVAL                  (0x00000100U)

/* NEST_LEVEL_REG9 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9_NEST_HINT_9_MASK          (0x000001FFU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9_NEST_HINT_9_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9_NEST_HINT_9_RESETVAL      (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9_NEST_HINT_9_MAX           (0x000001FFU)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9_NEST_AUTO_OVR_MASK        (0x80000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9_NEST_AUTO_OVR_SHIFT       (0x0000001FU)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9_NEST_AUTO_OVR_RESETVAL    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9_NEST_AUTO_OVR_MAX         (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_NEST_LEVEL_REG9_RESETVAL                  (0x00000100U)

/* ENABLE_HINT_REG0 */

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_0_MASK       (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_0_SHIFT      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_0_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_0_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_1_MASK       (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_1_SHIFT      (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_1_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_1_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_2_MASK       (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_2_SHIFT      (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_2_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_2_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_3_MASK       (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_3_SHIFT      (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_3_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_3_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_4_MASK       (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_4_SHIFT      (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_4_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_4_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_5_MASK       (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_5_SHIFT      (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_5_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_5_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_6_MASK       (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_6_SHIFT      (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_6_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_6_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_7_MASK       (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_7_SHIFT      (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_7_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_7_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_8_MASK       (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_8_SHIFT      (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_8_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_8_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_9_MASK       (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_9_SHIFT      (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_9_RESETVAL   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_ENABLE_HINT_9_MAX        (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_INTC_SLV_ENABLE_HINT_REG0_RESETVAL                 (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t RBR_TBR;
    volatile uint32_t INT_EN;
    volatile uint32_t INT_FIFO;
    volatile uint32_t LCTR;
    volatile uint32_t MCTR;
    volatile uint32_t LSR1;
    volatile uint32_t MSR;
    volatile uint32_t SCRATCH;
    volatile uint32_t DIVLSB;
    volatile uint32_t DIVMSB;
    volatile uint32_t PID;
    volatile uint8_t  Resv_48[4];
    volatile uint32_t PWR;
    volatile uint32_t MODE;
} CSL_icss_m_pr1_icss_uart_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR                                   (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN                                    (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO                                  (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR                                      (0x0000000CU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR                                      (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1                                      (0x00000014U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR                                       (0x00000018U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_SCRATCH                                   (0x0000001CU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVLSB                                    (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVMSB                                    (0x00000024U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PID                                       (0x00000028U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR                                       (0x00000030U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MODE                                      (0x00000034U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* RBR_TBR */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR_RBR_DATA_MASK                     (0x000000FFU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR_RBR_DATA_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR_RBR_DATA_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR_RBR_DATA_MAX                      (0x000000FFU)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR_TBR_DATA_MASK                     (0x0003FF00U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR_TBR_DATA_SHIFT                    (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR_TBR_DATA_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR_TBR_DATA_MAX                      (0x000003FFU)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_RBR_TBR_RESETVAL                          (0x00000000U)

/* INT_EN */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ERBI_MASK                          (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ERBI_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ERBI_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ERBI_MAX                           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ETBEI_MASK                         (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ETBEI_SHIFT                        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ETBEI_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ETBEI_MAX                          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ELSI_MASK                          (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ELSI_SHIFT                         (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ELSI_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_ELSI_MAX                           (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_EDSSI_MASK                         (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_EDSSI_SHIFT                        (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_EDSSI_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_EDSSI_MAX                          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_EN_RESETVAL                           (0x00000000U)

/* INT_FIFO */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_IPEND_MASK                   (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_IPEND_SHIFT                  (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_IPEND_RESETVAL               (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_IPEND_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_INTID_MASK                   (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_INTID_SHIFT                  (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_INTID_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_INTID_MAX                    (0x00000007U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_FIFOEN_MASK                  (0x000000C0U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_FIFOEN_SHIFT                 (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_FIFOEN_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_IIR_FIFOEN_MAX                   (0x00000003U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_FIFOEN_MASK                  (0x00000100U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_FIFOEN_SHIFT                 (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_FIFOEN_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_FIFOEN_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_RXCLR_MASK                   (0x00000200U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_RXCLR_SHIFT                  (0x00000009U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_RXCLR_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_RXCLR_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_TXCLR_MASK                   (0x00000400U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_TXCLR_SHIFT                  (0x0000000AU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_TXCLR_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_TXCLR_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_DMAMODE1_MASK                (0x00000800U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_DMAMODE1_SHIFT               (0x0000000BU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_DMAMODE1_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_DMAMODE1_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_RXFIFTL_MASK                 (0x0000C000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_RXFIFTL_SHIFT                (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_RXFIFTL_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_FCR_RXFIFTL_MAX                  (0x00000003U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_INT_FIFO_RESETVAL                         (0x00000001U)

/* LCTR */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_WLS0_MASK                            (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_WLS0_SHIFT                           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_WLS0_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_WLS0_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_WLS1_MASK                            (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_WLS1_SHIFT                           (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_WLS1_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_WLS1_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_STB_MASK                             (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_STB_SHIFT                            (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_STB_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_STB_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_PEN_MASK                             (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_PEN_SHIFT                            (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_PEN_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_PEN_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_EPS_MASK                             (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_EPS_SHIFT                            (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_EPS_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_EPS_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_SP_MASK                              (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_SP_SHIFT                             (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_SP_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_SP_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_BC_MASK                              (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_BC_SHIFT                             (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_BC_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_BC_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_DLAB_MASK                            (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_DLAB_SHIFT                           (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_DLAB_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_DLAB_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LCTR_RESETVAL                             (0x00000000U)

/* MCTR */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_DTR_MASK                             (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_DTR_SHIFT                            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_DTR_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_DTR_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_RTS_MASK                             (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_RTS_SHIFT                            (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_RTS_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_RTS_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_OUT1_MASK                            (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_OUT1_SHIFT                           (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_OUT1_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_OUT1_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_OUT2_MASK                            (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_OUT2_SHIFT                           (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_OUT2_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_OUT2_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_LOOP_MASK                            (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_LOOP_SHIFT                           (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_LOOP_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_LOOP_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_AFE_MASK                             (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_AFE_SHIFT                            (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_AFE_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_AFE_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MCTR_RESETVAL                             (0x00000000U)

/* LSR1 */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_DR_MASK                              (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_DR_SHIFT                             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_DR_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_DR_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_OE_MASK                              (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_OE_SHIFT                             (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_OE_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_OE_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_PE_MASK                              (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_PE_SHIFT                             (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_PE_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_PE_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_FE_MASK                              (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_FE_SHIFT                             (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_FE_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_FE_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_BI_MASK                              (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_BI_SHIFT                             (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_BI_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_BI_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_THRE_MASK                            (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_THRE_SHIFT                           (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_THRE_RESETVAL                        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_THRE_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_TEMT_MASK                            (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_TEMT_SHIFT                           (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_TEMT_RESETVAL                        (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_TEMT_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_RXFIFOE_MASK                         (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_RXFIFOE_SHIFT                        (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_RXFIFOE_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_RXFIFOE_MAX                          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_LSR1_RESETVAL                             (0x00000060U)

/* MSR */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DCTS_MASK                             (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DCTS_SHIFT                            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DCTS_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DCTS_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DDSR_MASK                             (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DDSR_SHIFT                            (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DDSR_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DDSR_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_TERI_MASK                             (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_TERI_SHIFT                            (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_TERI_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_TERI_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DCD_MASK                              (0x00000008U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DCD_SHIFT                             (0x00000003U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DCD_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DCD_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_CTS_MASK                              (0x00000010U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_CTS_SHIFT                             (0x00000004U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_CTS_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_CTS_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DSR_MASK                              (0x00000020U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DSR_SHIFT                             (0x00000005U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DSR_RESETVAL                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_DSR_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_RI_MASK                               (0x00000040U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_RI_SHIFT                              (0x00000006U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_RI_RESETVAL                           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_RI_MAX                                (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_CD_MASK                               (0x00000080U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_CD_SHIFT                              (0x00000007U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_CD_RESETVAL                           (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_CD_MAX                                (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MSR_RESETVAL                              (0x00000000U)

/* SCRATCH */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_SCRATCH_DATA_MASK                         (0x000000FFU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_SCRATCH_DATA_SHIFT                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_SCRATCH_DATA_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_SCRATCH_DATA_MAX                          (0x000000FFU)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_SCRATCH_RESETVAL                          (0x00000000U)

/* DIVLSB */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVLSB_DLL_MASK                           (0x000000FFU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVLSB_DLL_SHIFT                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVLSB_DLL_RESETVAL                       (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVLSB_DLL_MAX                            (0x000000FFU)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVLSB_RESETVAL                           (0x00000000U)

/* DIVMSB */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVMSB_DLH_MASK                           (0x000000FFU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVMSB_DLH_SHIFT                          (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVMSB_DLH_RESETVAL                       (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVMSB_DLH_MAX                            (0x000000FFU)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_DIVMSB_RESETVAL                           (0x00000000U)

/* PID */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PID_PID_MASK                              (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PID_PID_SHIFT                             (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PID_PID_RESETVAL                          (0x44141102U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PID_PID_MAX                               (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PID_RESETVAL                              (0x44141102U)

/* PWR */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_FREE_MASK                             (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_FREE_SHIFT                            (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_FREE_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_FREE_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_RES_MASK                              (0x00000002U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_RES_SHIFT                             (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_RES_RESETVAL                          (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_RES_MAX                               (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_URRST_MASK                            (0x00002000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_URRST_SHIFT                           (0x0000000DU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_URRST_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_URRST_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_UTRST_MASK                            (0x00004000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_UTRST_SHIFT                           (0x0000000EU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_UTRST_RESETVAL                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_UTRST_MAX                             (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_URST_MASK                             (0x00008000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_URST_SHIFT                            (0x0000000FU)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_URST_RESETVAL                         (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_URST_MAX                              (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_PWR_RESETVAL                              (0x00000002U)

/* MODE */

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MODE_OSM_SEL_MASK                         (0x00000001U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MODE_OSM_SEL_SHIFT                        (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MODE_OSM_SEL_RESETVAL                     (0x00000000U)
#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MODE_OSM_SEL_MAX                          (0x00000001U)

#define CSL_ICSS_M_PR1_ICSS_UART_SLV_MODE_RESETVAL                             (0x00000000U)

/**************************************************************************
* Hardware Region  :
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t GLOBAL_CFG_REG;            /*  Global Cfg */
    volatile uint32_t GLOBAL_STATUS_REG;         /*  Status */
    volatile uint32_t COMPEN_REG;                /*  Compensation */
    volatile uint32_t SLOW_COMPEN_REG;           /*  Slow Compensation */
    volatile uint32_t COUNT_REG0;                /*  Low Counter */
    volatile uint32_t COUNT_REG1;                /*  High Counter */
    volatile uint32_t CAP_CFG_REG;               /*  Capture Cfg */
    volatile uint32_t CAP_STATUS_REG;            /*  Capture Status Cfg */
    volatile uint32_t CAPR0_REG0;                /*  Capture Rise00 */
    volatile uint32_t CAPR0_REG1;                /*  Capture Rise10 */
    volatile uint32_t CAPR1_REG0;                /*  Capture Rise01 */
    volatile uint32_t CAPR1_REG1;                /*  Capture Rise11 */
    volatile uint32_t CAPR2_REG0;                /*  Capture Rise02 */
    volatile uint32_t CAPR2_REG1;                /*  Capture Rise12 */
    volatile uint32_t CAPR3_REG0;                /*  Capture Rise03 */
    volatile uint32_t CAPR3_REG1;                /*  Capture Rise13 */
    volatile uint32_t CAPR4_REG0;                /*  Capture Rise04 */
    volatile uint32_t CAPR4_REG1;                /*  Capture Rise14 */
    volatile uint32_t CAPR5_REG0;                /*  Capture Rise05 */
    volatile uint32_t CAPR5_REG1;                /*  Capture Rise15 */
    volatile uint32_t CAPR6_REG0;                /*  Capture Rise06 */
    volatile uint32_t CAPR6_REG1;                /*  Capture Rise16 */
    volatile uint32_t CAPF6_REG0;                /*  Capture Fall06 */
    volatile uint32_t CAPF6_REG1;                /*  Capture Fall16 */
    volatile uint32_t CAPR7_REG0;                /*  Capture Rise07 */
    volatile uint32_t CAPR7_REG1;                /*  Capture Rise17 */
    volatile uint32_t CAPF7_REG0;                /*  Capture Fall07 */
    volatile uint32_t CAPF7_REG1;                /*  Capture Fall17 */
    volatile uint32_t CMP_CFG_REG;               /*  Capture Cfg */
    volatile uint32_t CMP_STATUS_REG;            /*  Capture Status */
    volatile uint32_t CMP0_REG0;                 /*  Compare00 */
    volatile uint32_t CMP0_REG1;                 /*  Compare10 */
    volatile uint32_t CMP1_REG0;                 /*  Compare01 */
    volatile uint32_t CMP1_REG1;                 /*  Compare11 */
    volatile uint32_t CMP2_REG0;                 /*  Compare02 */
    volatile uint32_t CMP2_REG1;                 /*  Compare12 */
    volatile uint32_t CMP3_REG0;                 /*  Compare03 */
    volatile uint32_t CMP3_REG1;                 /*  Compare13 */
    volatile uint32_t CMP4_REG0;                 /*  Compare04 */
    volatile uint32_t CMP4_REG1;                 /*  Compare14 */
    volatile uint32_t CMP5_REG0;                 /*  Compare05 */
    volatile uint32_t CMP5_REG1;                 /*  Compare15 */
    volatile uint32_t CMP6_REG0;                 /*  Compare06 */
    volatile uint32_t CMP6_REG1;                 /*  Compare16 */
    volatile uint32_t CMP7_REG0;                 /*  Compare07 */
    volatile uint32_t CMP7_REG1;                 /*  Compare17 */
    volatile uint32_t RXIPG0_REG;                /*  RXIPG0 */
    volatile uint32_t RXIPG1_REG;                /*  RXIPG1 */
    volatile uint32_t CMP8_REG0;                 /*  Compare08 */
    volatile uint32_t CMP8_REG1;                 /*  Compare18 */
    volatile uint32_t CMP9_REG0;                 /*  Compare09 */
    volatile uint32_t CMP9_REG1;                 /*  Compare19 */
    volatile uint32_t CMP10_REG0;                /*  Compare010 */
    volatile uint32_t CMP10_REG1;                /*  Compare110 */
    volatile uint32_t CMP11_REG0;                /*  Compare011 */
    volatile uint32_t CMP11_REG1;                /*  Compare111 */
    volatile uint32_t CMP12_REG0;                /*  Compare012 */
    volatile uint32_t CMP12_REG1;                /*  Compare112 */
    volatile uint32_t CMP13_REG0;                /*  Compare013 */
    volatile uint32_t CMP13_REG1;                /*  Compare113 */
    volatile uint32_t CMP14_REG0;                /*  Compare014 */
    volatile uint32_t CMP14_REG1;                /*  Compare114 */
    volatile uint32_t CMP15_REG0;                /*  Compare015 */
    volatile uint32_t CMP15_REG1;                /*  Compare115 */
    volatile uint32_t COUNT_RESET_VAL_REG0;      /*  Low Counter Reset Value */
    volatile uint32_t COUNT_RESET_VAL_REG1;      /*  Low Counter Reset Value */
    volatile uint32_t PWM_REG;                   /*  PWM */
    volatile uint32_t CAPR0_BI_REG0;             /*  Capture Big Indian Rise00 */
    volatile uint32_t CAPR0_BI_REG1;             /*  Capture Big Indian Rise10 */
    volatile uint32_t CAPR1_BI_REG0;             /*  Capture Big Indian Rise01 */
    volatile uint32_t CAPR1_BI_REG1;             /*  Capture Big Indian Rise11 */
    volatile uint32_t CAPR2_BI_REG0;             /*  Capture Big Indian Rise02 */
    volatile uint32_t CAPR2_BI_REG1;             /*  Capture Big Indian Rise12 */
    volatile uint32_t CAPR3_BI_REG0;             /*  Capture Big Indian Rise03 */
    volatile uint32_t CAPR3_BI_REG1;             /*  Capture Big Indian Rise13 */
    volatile uint32_t CAPR4_BI_REG0;             /*  Capture Big Indian Rise04 */
    volatile uint32_t CAPR4_BI_REG1;             /*  Capture Big Indian Rise14 */
    volatile uint32_t CAPR5_BI_REG0;             /*  Capture Big Indian Rise05 */
    volatile uint32_t CAPR5_BI_REG1;             /*  Capture Big Indian Rise15 */
    volatile uint32_t CAPR6_BI_REG0;             /*  Capture Big Indian Rise06 */
    volatile uint32_t CAPR6_BI_REG1;             /*  Capture Big Indian Rise16 */
    volatile uint32_t CAPF6_BI_REG0;             /*  Capture Big Indian Fall06 */
    volatile uint32_t CAPF6_BI_REG1;             /*  Capture Big Indian Fall16 */
    volatile uint32_t CAPR7_BI_REG0;             /*  Capture Big Indian Rise07 */
    volatile uint32_t CAPR7_BI_REG1;             /*  Capture Big Indian Rise17 */
    volatile uint32_t CAPF7_BI_REG0;             /*  Capture Big Indian Fall07 */
    volatile uint32_t CAPF7_BI_REG1;             /*  Capture Big Indian Fall17 */
    volatile uint8_t  Resv_384[36];
    volatile uint32_t SYNC_CTRL_REG;             /*  Sync Ctrl */
    volatile uint32_t SYNC_FIRST_STAT_REG;       /*  Sync Ctrl */
    volatile uint32_t SYNC0_STAT_REG;            /*  Sync Ctrl */
    volatile uint32_t SYNC1_STAT_REG;            /*  Sync Ctrl */
    volatile uint32_t SYNC_PWIDTH_REG;           /*  Sync Ctrl */
    volatile uint32_t SYNC0_PERIOD_REG;          /*  Sync Ctrl */
    volatile uint32_t SYNC1_DELAY_REG;           /*  Sync Ctrl */
    volatile uint32_t SYNC_START_REG;            /*  Sync Ctrl */
    volatile uint8_t  Resv_512[96];
    volatile uint32_t WD_PREDIV_REG;             /*  WD  */
    volatile uint32_t PDI_WD_TIM_REG;            /*  WD  */
    volatile uint32_t PD_WD_TIM_REG;             /*  WD  */
    volatile uint32_t WD_STATUS_REG;             /*  WD  */
    volatile uint32_t WD_EXP_CNT_REG;            /*  WD  */
    volatile uint32_t WD_CTRL_REG;               /*  WD  */
    volatile uint8_t  Resv_768[232];
    volatile uint32_t DIGIO_CTRL_REG;            /*  DIGIO  */
    volatile uint32_t DIGIO_STATUS_REG;          /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_IN_REG;         /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_IN_RAW_REG;     /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_OUT_REG;        /*  DIGIO  */
    volatile uint32_t DIGIO_DATA_OUT_EN_REG;     /*  DIGIO  */
    volatile uint32_t DIGIO_EXP_REG;             /*  DIGIO  */
} CSL_icss_m_pr1_iep0_slvRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG                                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_STATUS_REG                              (0x00000004U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COMPEN_REG                                     (0x00000008U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SLOW_COMPEN_REG                                (0x0000000CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG0                                     (0x00000010U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG1                                     (0x00000014U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG                                    (0x00000018U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG                                 (0x0000001CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG0                                     (0x00000020U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG1                                     (0x00000024U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG0                                     (0x00000028U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG1                                     (0x0000002CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG0                                     (0x00000030U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG1                                     (0x00000034U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG0                                     (0x00000038U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG1                                     (0x0000003CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG0                                     (0x00000040U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG1                                     (0x00000044U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG0                                     (0x00000048U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG1                                     (0x0000004CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG0                                     (0x00000050U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG1                                     (0x00000054U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG0                                     (0x00000058U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG1                                     (0x0000005CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG0                                     (0x00000060U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG1                                     (0x00000064U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG0                                     (0x00000068U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG1                                     (0x0000006CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG                                    (0x00000070U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_STATUS_REG                                 (0x00000074U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG0                                      (0x00000078U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG1                                      (0x0000007CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG0                                      (0x00000080U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG1                                      (0x00000084U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG0                                      (0x00000088U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG1                                      (0x0000008CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG0                                      (0x00000090U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG1                                      (0x00000094U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG0                                      (0x00000098U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG1                                      (0x0000009CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG0                                      (0x000000A0U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG1                                      (0x000000A4U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG0                                      (0x000000A8U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG1                                      (0x000000ACU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG0                                      (0x000000B0U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG1                                      (0x000000B4U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG                                     (0x000000B8U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG                                     (0x000000BCU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG0                                      (0x000000C0U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG1                                      (0x000000C4U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG0                                      (0x000000C8U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG1                                      (0x000000CCU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG0                                     (0x000000D0U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG1                                     (0x000000D4U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG0                                     (0x000000D8U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG1                                     (0x000000DCU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG0                                     (0x000000E0U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG1                                     (0x000000E4U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG0                                     (0x000000E8U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG1                                     (0x000000ECU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG0                                     (0x000000F0U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG1                                     (0x000000F4U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG0                                     (0x000000F8U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG1                                     (0x000000FCU)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0                           (0x00000100U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1                           (0x00000104U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG                                        (0x00000108U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG0                                  (0x0000010CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG1                                  (0x00000110U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG0                                  (0x00000114U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG1                                  (0x00000118U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG0                                  (0x0000011CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG1                                  (0x00000120U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG0                                  (0x00000124U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG1                                  (0x00000128U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG0                                  (0x0000012CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG1                                  (0x00000130U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG0                                  (0x00000134U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG1                                  (0x00000138U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG0                                  (0x0000013CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG1                                  (0x00000140U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG0                                  (0x00000144U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG1                                  (0x00000148U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG0                                  (0x0000014CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG1                                  (0x00000150U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG0                                  (0x00000154U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG1                                  (0x00000158U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG                                  (0x00000180U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG                            (0x00000184U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_STAT_REG                                 (0x00000188U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_STAT_REG                                 (0x0000018CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_PWIDTH_REG                                (0x00000190U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_PERIOD_REG                               (0x00000194U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_DELAY_REG                                (0x00000198U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_START_REG                                 (0x0000019CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_PREDIV_REG                                  (0x00000200U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PDI_WD_TIM_REG                                 (0x00000204U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PD_WD_TIM_REG                                  (0x00000208U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG                                  (0x0000020CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG                                 (0x00000210U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG                                    (0x00000214U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG                                 (0x00000300U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_STATUS_REG                               (0x00000304U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_REG                              (0x00000308U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG                          (0x0000030CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG                             (0x00000310U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG                          (0x00000314U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG                                  (0x00000318U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* GLOBAL_CFG_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_CNT_ENABLE_MASK                 (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_CNT_ENABLE_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_CNT_ENABLE_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_CNT_ENABLE_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_DEFAULT_INC_MASK                (0x000000F0U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_DEFAULT_INC_SHIFT               (0x00000004U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_DEFAULT_INC_RESETVAL            (0x00000005U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_DEFAULT_INC_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_CMP_INC_MASK                    (0x000FFF00U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_CMP_INC_SHIFT                   (0x00000008U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_CMP_INC_RESETVAL                (0x00000005U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_CMP_INC_MAX                     (0x00000FFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_CFG_REG_RESETVAL                        (0x00000550U)

/* GLOBAL_STATUS_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_STATUS_REG_CNT_OVF_MASK                 (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_STATUS_REG_CNT_OVF_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_STATUS_REG_CNT_OVF_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_STATUS_REG_CNT_OVF_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_GLOBAL_STATUS_REG_RESETVAL                     (0x00000000U)

/* COMPEN_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_COMPEN_REG_COMPEN_CNT_MASK                     (0x007FFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_COMPEN_REG_COMPEN_CNT_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COMPEN_REG_COMPEN_CNT_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COMPEN_REG_COMPEN_CNT_MAX                      (0x007FFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_COMPEN_REG_RESETVAL                            (0x00000000U)

/* SLOW_COMPEN_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_MASK           (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_SHIFT          (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SLOW_COMPEN_REG_SLOW_COMPEN_CNT_MAX            (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_SLOW_COMPEN_REG_RESETVAL                       (0x00000000U)

/* COUNT_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG0_COUNT_LO_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG0_COUNT_LO_SHIFT                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG0_COUNT_LO_RESETVAL                   (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG0_COUNT_LO_MAX                        (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG0_RESETVAL                            (0x00000000U)

/* COUNT_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG1_COUNT_HI_MASK                       (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG1_COUNT_HI_SHIFT                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG1_COUNT_HI_RESETVAL                   (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG1_COUNT_HI_MAX                        (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_REG1_RESETVAL                            (0x00000000U)

/* CAP_CFG_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_CAP_EN_MASK                        (0x000003FFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_CAP_EN_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_CAP_EN_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_CAP_EN_MAX                         (0x000003FFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_CAP_ASYNC_EN_MASK                  (0x0003FC00U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_CAP_ASYNC_EN_SHIFT                 (0x0000000AU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_CAP_ASYNC_EN_RESETVAL              (0x0000007FU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_CAP_ASYNC_EN_MAX                   (0x000000FFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_EXT_CAP_EN_MASK                    (0x00FC0000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_EXT_CAP_EN_SHIFT                   (0x00000012U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_EXT_CAP_EN_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_EXT_CAP_EN_MAX                     (0x0000003FU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_CFG_REG_RESETVAL                           (0x0001FC00U)

/* CAP_STATUS_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_VALID_MASK                  (0x000007FFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_VALID_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_VALID_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_VALID_MAX                   (0x000007FFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_RAW_MASK                    (0x00FF0000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_RAW_SHIFT                   (0x00000010U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_RAW_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG_CAP_RAW_MAX                     (0x000000FFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAP_STATUS_REG_RESETVAL                        (0x00000000U)

/* CAPR0_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG0_CAPR0_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG0_CAPR0_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG0_CAPR0_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG0_CAPR0_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG0_RESETVAL                            (0x00000000U)

/* CAPR0_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG1_CAPR0_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG1_CAPR0_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG1_CAPR0_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG1_CAPR0_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_REG1_RESETVAL                            (0x00000000U)

/* CAPR1_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG0_CAPR1_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG0_CAPR1_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG0_CAPR1_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG0_CAPR1_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG0_RESETVAL                            (0x00000000U)

/* CAPR1_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG1_CAPR1_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG1_CAPR1_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG1_CAPR1_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG1_CAPR1_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_REG1_RESETVAL                            (0x00000000U)

/* CAPR2_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG0_CAPR2_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG0_CAPR2_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG0_CAPR2_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG0_CAPR2_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG0_RESETVAL                            (0x00000000U)

/* CAPR2_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG1_CAPR2_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG1_CAPR2_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG1_CAPR2_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG1_CAPR2_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_REG1_RESETVAL                            (0x00000000U)

/* CAPR3_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG0_CAPR3_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG0_CAPR3_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG0_CAPR3_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG0_CAPR3_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG0_RESETVAL                            (0x00000000U)

/* CAPR3_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG1_CAPR3_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG1_CAPR3_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG1_CAPR3_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG1_CAPR3_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_REG1_RESETVAL                            (0x00000000U)

/* CAPR4_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG0_CAPR4_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG0_CAPR4_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG0_CAPR4_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG0_CAPR4_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG0_RESETVAL                            (0x00000000U)

/* CAPR4_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG1_CAPR4_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG1_CAPR4_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG1_CAPR4_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG1_CAPR4_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_REG1_RESETVAL                            (0x00000000U)

/* CAPR5_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG0_CAPR5_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG0_CAPR5_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG0_CAPR5_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG0_CAPR5_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG0_RESETVAL                            (0x00000000U)

/* CAPR5_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG1_CAPR5_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG1_CAPR5_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG1_CAPR5_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG1_CAPR5_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_REG1_RESETVAL                            (0x00000000U)

/* CAPR6_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG0_CAPR6_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG0_CAPR6_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG0_CAPR6_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG0_CAPR6_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG0_RESETVAL                            (0x00000000U)

/* CAPR6_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG1_CAPR6_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG1_CAPR6_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG1_CAPR6_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG1_CAPR6_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_REG1_RESETVAL                            (0x00000000U)

/* CAPF6_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG0_CAPF6_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG0_CAPF6_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG0_CAPF6_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG0_CAPF6_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG0_RESETVAL                            (0x00000000U)

/* CAPF6_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG1_CAPF6_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG1_CAPF6_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG1_CAPF6_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG1_CAPF6_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_REG1_RESETVAL                            (0x00000000U)

/* CAPR7_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG0_CAPR7_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG0_CAPR7_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG0_CAPR7_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG0_CAPR7_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG0_RESETVAL                            (0x00000000U)

/* CAPR7_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG1_CAPR7_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG1_CAPR7_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG1_CAPR7_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG1_CAPR7_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_REG1_RESETVAL                            (0x00000000U)

/* CAPF7_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG0_CAPF7_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG0_CAPF7_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG0_CAPF7_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG0_CAPF7_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG0_RESETVAL                            (0x00000000U)

/* CAPF7_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG1_CAPF7_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG1_CAPF7_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG1_CAPF7_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG1_CAPF7_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_REG1_RESETVAL                            (0x00000000U)

/* CMP_CFG_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_MASK               (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_CMP0_RST_CNT_EN_MAX                (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_CMP_EN_MASK                        (0x0001FFFEU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_CMP_EN_SHIFT                       (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_CMP_EN_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_CMP_EN_MAX                         (0x0000FFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_SHADOW_EN_MASK                     (0x00020000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_SHADOW_EN_SHIFT                    (0x00000011U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_SHADOW_EN_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_SHADOW_EN_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_CFG_REG_RESETVAL                           (0x00000000U)

/* CMP_STATUS_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_STATUS_REG_CMP_STATUS_MASK                 (0x0000FFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_STATUS_REG_CMP_STATUS_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_STATUS_REG_CMP_STATUS_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_STATUS_REG_CMP_STATUS_MAX                  (0x0000FFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP_STATUS_REG_RESETVAL                        (0x00000000U)

/* CMP0_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG0_CMP0_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG0_CMP0_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG0_CMP0_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG0_CMP0_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG0_RESETVAL                             (0x00000000U)

/* CMP0_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG1_CMP0_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG1_CMP0_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG1_CMP0_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG1_CMP0_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP0_REG1_RESETVAL                             (0x00000000U)

/* CMP1_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG0_CMP1_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG0_CMP1_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG0_CMP1_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG0_CMP1_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG0_RESETVAL                             (0x00000000U)

/* CMP1_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG1_CMP1_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG1_CMP1_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG1_CMP1_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG1_CMP1_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP1_REG1_RESETVAL                             (0x00000000U)

/* CMP2_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG0_CMP2_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG0_CMP2_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG0_CMP2_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG0_CMP2_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG0_RESETVAL                             (0x00000000U)

/* CMP2_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG1_CMP2_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG1_CMP2_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG1_CMP2_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG1_CMP2_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP2_REG1_RESETVAL                             (0x00000000U)

/* CMP3_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG0_CMP3_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG0_CMP3_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG0_CMP3_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG0_CMP3_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG0_RESETVAL                             (0x00000000U)

/* CMP3_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG1_CMP3_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG1_CMP3_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG1_CMP3_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG1_CMP3_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP3_REG1_RESETVAL                             (0x00000000U)

/* CMP4_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG0_CMP4_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG0_CMP4_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG0_CMP4_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG0_CMP4_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG0_RESETVAL                             (0x00000000U)

/* CMP4_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG1_CMP4_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG1_CMP4_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG1_CMP4_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG1_CMP4_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP4_REG1_RESETVAL                             (0x00000000U)

/* CMP5_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG0_CMP5_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG0_CMP5_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG0_CMP5_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG0_CMP5_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG0_RESETVAL                             (0x00000000U)

/* CMP5_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG1_CMP5_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG1_CMP5_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG1_CMP5_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG1_CMP5_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP5_REG1_RESETVAL                             (0x00000000U)

/* CMP6_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG0_CMP6_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG0_CMP6_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG0_CMP6_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG0_CMP6_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG0_RESETVAL                             (0x00000000U)

/* CMP6_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG1_CMP6_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG1_CMP6_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG1_CMP6_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG1_CMP6_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP6_REG1_RESETVAL                             (0x00000000U)

/* CMP7_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG0_CMP7_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG0_CMP7_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG0_CMP7_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG0_CMP7_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG0_RESETVAL                             (0x00000000U)

/* CMP7_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG1_CMP7_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG1_CMP7_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG1_CMP7_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG1_CMP7_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP7_REG1_RESETVAL                             (0x00000000U)

/* RXIPG0_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG_RX_IPG0_MASK                        (0x0000FFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG_RX_IPG0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG_RX_IPG0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG_RX_IPG0_MAX                         (0x0000FFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG_RX_MIN_IPG0_MASK                    (0xFFFF0000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG_RX_MIN_IPG0_SHIFT                   (0x00000010U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG_RX_MIN_IPG0_RESETVAL                (0x0000FFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG_RX_MIN_IPG0_MAX                     (0x0000FFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG0_REG_RESETVAL                            (0xFFFF0000U)

/* RXIPG1_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG_RX_IPG1_MASK                        (0x0000FFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG_RX_IPG1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG_RX_IPG1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG_RX_IPG1_MAX                         (0x0000FFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG_RX_MIN_IPG1_MASK                    (0xFFFF0000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG_RX_MIN_IPG1_SHIFT                   (0x00000010U)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG_RX_MIN_IPG1_RESETVAL                (0x0000FFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG_RX_MIN_IPG1_MAX                     (0x0000FFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_RXIPG1_REG_RESETVAL                            (0xFFFF0000U)

/* CMP8_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG0_CMP8_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG0_CMP8_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG0_CMP8_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG0_CMP8_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG0_RESETVAL                             (0x00000000U)

/* CMP8_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG1_CMP8_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG1_CMP8_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG1_CMP8_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG1_CMP8_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP8_REG1_RESETVAL                             (0x00000000U)

/* CMP9_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG0_CMP9_0_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG0_CMP9_0_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG0_CMP9_0_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG0_CMP9_0_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG0_RESETVAL                             (0x00000000U)

/* CMP9_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG1_CMP9_1_MASK                          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG1_CMP9_1_SHIFT                         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG1_CMP9_1_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG1_CMP9_1_MAX                           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP9_REG1_RESETVAL                             (0x00000000U)

/* CMP10_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG0_CMP10_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG0_CMP10_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG0_CMP10_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG0_CMP10_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG0_RESETVAL                            (0x00000000U)

/* CMP10_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG1_CMP10_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG1_CMP10_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG1_CMP10_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG1_CMP10_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP10_REG1_RESETVAL                            (0x00000000U)

/* CMP11_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG0_CMP11_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG0_CMP11_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG0_CMP11_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG0_CMP11_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG0_RESETVAL                            (0x00000000U)

/* CMP11_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG1_CMP11_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG1_CMP11_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG1_CMP11_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG1_CMP11_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP11_REG1_RESETVAL                            (0x00000000U)

/* CMP12_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG0_CMP12_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG0_CMP12_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG0_CMP12_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG0_CMP12_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG0_RESETVAL                            (0x00000000U)

/* CMP12_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG1_CMP12_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG1_CMP12_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG1_CMP12_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG1_CMP12_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP12_REG1_RESETVAL                            (0x00000000U)

/* CMP13_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG0_CMP13_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG0_CMP13_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG0_CMP13_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG0_CMP13_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG0_RESETVAL                            (0x00000000U)

/* CMP13_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG1_CMP13_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG1_CMP13_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG1_CMP13_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG1_CMP13_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP13_REG1_RESETVAL                            (0x00000000U)

/* CMP14_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG0_CMP14_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG0_CMP14_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG0_CMP14_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG0_CMP14_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG0_RESETVAL                            (0x00000000U)

/* CMP14_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG1_CMP14_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG1_CMP14_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG1_CMP14_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG1_CMP14_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP14_REG1_RESETVAL                            (0x00000000U)

/* CMP15_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG0_CMP15_0_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG0_CMP15_0_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG0_CMP15_0_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG0_CMP15_0_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG0_RESETVAL                            (0x00000000U)

/* CMP15_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG1_CMP15_1_MASK                        (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG1_CMP15_1_SHIFT                       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG1_CMP15_1_RESETVAL                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG1_CMP15_1_MAX                         (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CMP15_REG1_RESETVAL                            (0x00000000U)

/* COUNT_RESET_VAL_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0_RESET_VAL_0_MAX           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG0_RESETVAL                  (0x00000000U)

/* COUNT_RESET_VAL_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_MASK          (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_SHIFT         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_RESETVAL      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1_RESET_VAL_1_MAX           (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_COUNT_RESET_VAL_REG1_RESETVAL                  (0x00000000U)

/* PWM_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM0_RST_CNT_EN_MASK                   (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM0_RST_CNT_EN_SHIFT                  (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM0_RST_CNT_EN_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM0_RST_CNT_EN_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM0_HIT_MASK                          (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM0_HIT_SHIFT                         (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM0_HIT_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM0_HIT_MAX                           (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM3_RST_CNT_EN_MASK                   (0x00000004U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM3_RST_CNT_EN_SHIFT                  (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM3_RST_CNT_EN_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM3_RST_CNT_EN_MAX                    (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM3_HIT_MASK                          (0x00000008U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM3_HIT_SHIFT                         (0x00000003U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM3_HIT_RESETVAL                      (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_PWM3_HIT_MAX                           (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_PWM_REG_RESETVAL                               (0x00000000U)

/* CAPR0_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG0_CAPR0_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG0_CAPR0_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG0_CAPR0_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG0_CAPR0_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPR0_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG1_CAPR0_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG1_CAPR0_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG1_CAPR0_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG1_CAPR0_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR0_BI_REG1_RESETVAL                         (0x00000000U)

/* CAPR1_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG0_CAPR1_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG0_CAPR1_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG0_CAPR1_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG0_CAPR1_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPR1_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG1_CAPR1_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG1_CAPR1_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG1_CAPR1_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG1_CAPR1_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR1_BI_REG1_RESETVAL                         (0x00000000U)

/* CAPR2_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG0_CAPR2_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG0_CAPR2_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG0_CAPR2_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG0_CAPR2_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPR2_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG1_CAPR2_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG1_CAPR2_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG1_CAPR2_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG1_CAPR2_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR2_BI_REG1_RESETVAL                         (0x00000000U)

/* CAPR3_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG0_CAPR3_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG0_CAPR3_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG0_CAPR3_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG0_CAPR3_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPR3_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG1_CAPR3_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG1_CAPR3_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG1_CAPR3_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG1_CAPR3_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR3_BI_REG1_RESETVAL                         (0x00000000U)

/* CAPR4_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG0_CAPR4_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG0_CAPR4_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG0_CAPR4_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG0_CAPR4_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPR4_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG1_CAPR4_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG1_CAPR4_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG1_CAPR4_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG1_CAPR4_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR4_BI_REG1_RESETVAL                         (0x00000000U)

/* CAPR5_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG0_CAPR5_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG0_CAPR5_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG0_CAPR5_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG0_CAPR5_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPR5_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG1_CAPR5_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG1_CAPR5_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG1_CAPR5_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG1_CAPR5_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR5_BI_REG1_RESETVAL                         (0x00000000U)

/* CAPR6_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG0_CAPR6_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG0_CAPR6_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG0_CAPR6_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG0_CAPR6_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPR6_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG1_CAPR6_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG1_CAPR6_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG1_CAPR6_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG1_CAPR6_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR6_BI_REG1_RESETVAL                         (0x00000000U)

/* CAPF6_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG0_CAPF6_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG0_CAPF6_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG0_CAPF6_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG0_CAPF6_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPF6_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG1_CAPF6_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG1_CAPF6_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG1_CAPF6_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG1_CAPF6_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF6_BI_REG1_RESETVAL                         (0x00000000U)

/* CAPR7_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG0_CAPR7_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG0_CAPR7_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG0_CAPR7_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG0_CAPR7_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPR7_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG1_CAPR7_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG1_CAPR7_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG1_CAPR7_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG1_CAPR7_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPR7_BI_REG1_RESETVAL                         (0x00000000U)

/* CAPF7_BI_REG0 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG0_CAPF7_0_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG0_CAPF7_0_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG0_CAPF7_0_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG0_CAPF7_0_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG0_RESETVAL                         (0x00000000U)

/* CAPF7_BI_REG1 */

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG1_CAPF7_1_MASK                     (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG1_CAPF7_1_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG1_CAPF7_1_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG1_CAPF7_1_MAX                      (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_CAPF7_BI_REG1_RESETVAL                         (0x00000000U)

/* SYNC_CTRL_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC_EN_MASK                     (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC_EN_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC_EN_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC_EN_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_EN_MASK                    (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_EN_SHIFT                   (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_EN_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_EN_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_EN_MASK                    (0x00000004U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_EN_SHIFT                   (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_EN_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_EN_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_MASK                (0x00000010U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_SHIFT               (0x00000004U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_ACK_EN_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_MASK             (0x00000020U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_SHIFT            (0x00000005U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_CYCLIC_EN_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_MASK                (0x00000040U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_SHIFT               (0x00000006U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_ACK_EN_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_MASK             (0x00000080U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_SHIFT            (0x00000007U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_CYCLIC_EN_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_MASK                (0x00000100U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_SHIFT               (0x00000008U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_IND_EN_MAX                 (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_MASK             (0x00000200U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_SHIFT            (0x00000009U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC0_OUT_NV_EN_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_MASK             (0x00000400U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_SHIFT            (0x0000000AU)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_SYNC1_OUT_NV_EN_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_CTRL_REG_RESETVAL                         (0x00000000U)

/* SYNC_FIRST_STAT_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_MASK           (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_SHIFT          (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC0_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_MASK           (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_SHIFT          (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_RESETVAL       (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_FIRST_SYNC1_MAX            (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_FIRST_STAT_REG_RESETVAL                   (0x00000000U)

/* SYNC0_STAT_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_STAT_REG_SYNC0_PEND_MASK                 (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_STAT_REG_SYNC0_PEND_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_STAT_REG_SYNC0_PEND_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_STAT_REG_SYNC0_PEND_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_STAT_REG_RESETVAL                        (0x00000000U)

/* SYNC1_STAT_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_STAT_REG_SYNC1_PEND_MASK                 (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_STAT_REG_SYNC1_PEND_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_STAT_REG_SYNC1_PEND_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_STAT_REG_SYNC1_PEND_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_STAT_REG_RESETVAL                        (0x00000000U)

/* SYNC_PWIDTH_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_PWIDTH_REG_SYNC_HPW_MASK                  (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_PWIDTH_REG_SYNC_HPW_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_PWIDTH_REG_SYNC_HPW_RESETVAL              (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_PWIDTH_REG_SYNC_HPW_MAX                   (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_PWIDTH_REG_RESETVAL                       (0x00000000U)

/* SYNC0_PERIOD_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_MASK             (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_SHIFT            (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_RESETVAL         (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_PERIOD_REG_SYNC0_PERIOD_MAX              (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC0_PERIOD_REG_RESETVAL                      (0x00000001U)

/* SYNC1_DELAY_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_DELAY_REG_SYNC1_DELAY_MAX                (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC1_DELAY_REG_RESETVAL                       (0x00000000U)

/* SYNC_START_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_START_REG_SYNC_START_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_START_REG_SYNC_START_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_START_REG_SYNC_START_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_START_REG_SYNC_START_MAX                  (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_SYNC_START_REG_RESETVAL                        (0x00000000U)

/* WD_PREDIV_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_PREDIV_REG_PRE_DIV_MASK                     (0x0000FFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_PREDIV_REG_PRE_DIV_SHIFT                    (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_PREDIV_REG_PRE_DIV_RESETVAL                 (0x00004E20U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_PREDIV_REG_PRE_DIV_MAX                      (0x0000FFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_PREDIV_REG_RESETVAL                         (0x00004E20U)

/* PDI_WD_TIM_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_MASK                (0x0000FFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_RESETVAL            (0x000003E8U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PDI_WD_TIM_REG_PDI_WD_TIME_MAX                 (0x0000FFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_PDI_WD_TIM_REG_RESETVAL                        (0x000003E8U)

/* PD_WD_TIM_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_PD_WD_TIM_REG_PD_WD_TIME_MASK                  (0x0000FFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_PD_WD_TIM_REG_PD_WD_TIME_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PD_WD_TIM_REG_PD_WD_TIME_RESETVAL              (0x000003E8U)
#define CSL_ICSS_M_PR1_IEP0_SLV_PD_WD_TIM_REG_PD_WD_TIME_MAX                   (0x0000FFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_PD_WD_TIM_REG_RESETVAL                         (0x000003E8U)

/* WD_STATUS_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG_PD_WD_STAT_MASK                  (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG_PD_WD_STAT_SHIFT                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG_PD_WD_STAT_RESETVAL              (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG_PD_WD_STAT_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG_PDI_WD_STAT_MASK                 (0x00010000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG_PDI_WD_STAT_SHIFT                (0x00000010U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG_PDI_WD_STAT_RESETVAL             (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG_PDI_WD_STAT_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_STATUS_REG_RESETVAL                         (0x00010001U)

/* WD_EXP_CNT_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_MASK                (0x000000FFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_SHIFT               (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_RESETVAL            (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG_PDI_EXP_CNT_MAX                 (0x000000FFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_MASK                 (0x0000FF00U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_SHIFT                (0x00000008U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG_PD_EXP_CNT_MAX                  (0x000000FFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_EXP_CNT_REG_RESETVAL                        (0x00000000U)

/* WD_CTRL_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG_PD_WD_EN_MASK                      (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG_PD_WD_EN_SHIFT                     (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG_PD_WD_EN_RESETVAL                  (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG_PD_WD_EN_MAX                       (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG_PDI_WD_EN_MASK                     (0x00010000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG_PDI_WD_EN_SHIFT                    (0x00000010U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG_PDI_WD_EN_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG_PDI_WD_EN_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_WD_CTRL_REG_RESETVAL                           (0x00000000U)

/* DIGIO_CTRL_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_POL_MASK               (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_POL_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_POL_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_POL_MAX                (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_MASK              (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_SHIFT             (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_RESETVAL          (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUTVALID_MODE_MAX               (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_BIDI_MODE_MASK                  (0x00000004U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_BIDI_MODE_SHIFT                 (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_BIDI_MODE_RESETVAL              (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_BIDI_MODE_MAX                   (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_WD_MODE_MASK                    (0x00000008U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_WD_MODE_SHIFT                   (0x00000003U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_WD_MODE_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_WD_MODE_MAX                     (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_IN_MODE_MASK                    (0x00000030U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_IN_MODE_SHIFT                   (0x00000004U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_IN_MODE_RESETVAL                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_IN_MODE_MAX                     (0x00000003U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUT_MODE_MASK                   (0x000000C0U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUT_MODE_SHIFT                  (0x00000006U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUT_MODE_RESETVAL               (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_OUT_MODE_MAX                    (0x00000003U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_CTRL_REG_RESETVAL                        (0x00000004U)

/* DIGIO_STATUS_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_STATUS_REG_DIGIO_STAT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_STATUS_REG_DIGIO_STAT_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_STATUS_REG_DIGIO_STAT_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_STATUS_REG_DIGIO_STAT_MAX                (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_STATUS_REG_RESETVAL                      (0x00000000U)

/* DIGIO_DATA_IN_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_REG_DATA_IN_MASK                 (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_REG_DATA_IN_SHIFT                (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_REG_DATA_IN_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_REG_DATA_IN_MAX                  (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_REG_RESETVAL                     (0x00000000U)

/* DIGIO_DATA_IN_RAW_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_MASK         (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_SHIFT        (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG_DATA_IN_RAW_MAX          (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_IN_RAW_REG_RESETVAL                 (0x00000000U)

/* DIGIO_DATA_OUT_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_MASK               (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_SHIFT              (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_RESETVAL           (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG_DATA_OUT_MAX                (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_REG_RESETVAL                    (0x00000000U)

/* DIGIO_DATA_OUT_EN_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_MASK         (0xFFFFFFFFU)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_SHIFT        (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_RESETVAL     (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG_DATA_OUT_EN_MAX          (0xFFFFFFFFU)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_DATA_OUT_EN_REG_RESETVAL                 (0x00000000U)

/* DIGIO_EXP_REG */

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_MASK              (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_SHIFT             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_RESETVAL          (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_DATA_OUT_UP_MAX               (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_MASK             (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_SHIFT            (0x00000001U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_RESETVAL         (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_OVR_EN_MAX              (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_OUTVALID_MASK                 (0x00000004U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_OUTVALID_SHIFT                (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_OUTVALID_RESETVAL             (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SW_OUTVALID_MAX                  (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_DLY_MASK                (0x000000F0U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_DLY_SHIFT               (0x00000004U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_DLY_RESETVAL            (0x00000002U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_OUTVALID_DLY_MAX                 (0x0000000FU)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_DLY_MASK                     (0x00000F00U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_DLY_SHIFT                    (0x00000008U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_DLY_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_DLY_MAX                      (0x0000000FU)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_SEL_MASK                     (0x00001000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_SEL_SHIFT                    (0x0000000CU)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_SEL_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_SOF_SEL_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_EOF_SEL_MASK                     (0x00002000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_EOF_SEL_SHIFT                    (0x0000000DU)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_EOF_SEL_RESETVAL                 (0x00000000U)
#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_EOF_SEL_MAX                      (0x00000001U)

#define CSL_ICSS_M_PR1_IEP0_SLV_DIGIO_EXP_REG_RESETVAL                         (0x00000020U)

#ifdef __cplusplus
}
#endif
#endif
