INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidde/Desktop/Verilog/riscv_alu/riscv_alu.srcs/sources_1/new/riscv32_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv32_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sidde/Desktop/Verilog/riscv_alu/riscv_alu.srcs/sim_1/new/riscv32_alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv32_alu_tb
