# Summary

* [Introduction](README.md)
* [01.HDL](01.hdl.md)
* [02.Verilog](02.verilog.md)
* [03.Logic Circuits in Verilog](03.logic-circuits-in-verilog.md)
* [04.Verilog Syntax](04.verilog-syntax.md)
* [05.Behavioral Specification](05.behavioral-specification.md)
* [06.Arithmetic Circuit Design in Verilog](06.arithmetic-circuit-design-in-verilog.md)
* [07.Using Vectored Signals](07.using-vectored-signals.md)
* [08.Using a Generic Specification](08.using-a-generic-specification.md)
* [09.Nets and Variables in Verilog](09.nets-and-variables-in-verilog.md)

