Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 24 20:46:34 2025
| Host         : BEN-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 89
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 8          |
| SYNTH-16  | Warning          | Address collision              | 16         |
| TIMING-18 | Warning          | Missing input or output delay  | 16         |
| TIMING-20 | Warning          | Non-clocked latch              | 48         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin processor/stage_EX/ALU/shift_inst/carry_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin processor/stage_EX/ALU/shift_inst/result_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin processor/stage_EX/ALU/shift_inst/result_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin processor/stage_EX/ALU/shift_inst/result_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin processor/stage_EX/ALU/shift_inst/result_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin processor/stage_EX/ALU/shift_inst/result_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin processor/stage_EX/ALU/shift_inst/result_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin processor/stage_EX/ALU/shift_inst/result_reg[7]/C is not reached by a timing clock
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_0_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_0_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_0_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_0_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_0_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_0_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_0_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_0_7 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_1_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_1_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#11 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_1_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#12 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_1_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#13 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_1_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#14 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_1_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#15 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_1_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#16 Warning
Address collision  
Block RAM processor/data_mem/memory_file_reg_1_7 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on UART_RX_in relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on UART_TX_out relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on pio[0] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on pio[1] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on pio[2] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on pio[3] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on pio[4] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on pio[5] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on pio[6] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on pio[7] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on pio[8] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on pio[9] relative to the rising and/or falling clock edge(s) of clk_pin.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op1_reg[0] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op1_reg[1] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op1_reg[2] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op1_reg[3] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op1_reg[4] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op1_reg[5] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op1_reg[6] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op1_reg[7] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op2_reg[0] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op2_reg[1] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op2_reg[2] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op2_reg[3] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op2_reg[4] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op2_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op2_reg[5] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op2_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op2_reg[6] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op2_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU/comp_inst/op2_reg[7] cannot be properly analyzed as its control pin processor/stage_EX/ALU/comp_inst/op2_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[0] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[1] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[2] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[3] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[4] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[6] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[7] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[0] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[1] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[2] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[3] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[6] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[7] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/comp_inst/op2_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[4] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[5] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op1_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[1] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[3] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[4] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7] cannot be properly analyzed as its control pin processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/comp_inst/op2_reg[7]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 48 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


