Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Sat Dec 15 02:45:51 2018
| Host             : ziyan-ThinkPad-X1-Carbon-6th running 64-bit Ubuntu 18.04.1 LTS
| Command          : report_power -file accelerator_bd_wrapper_power_routed.rpt -pb accelerator_bd_wrapper_power_summary_routed.pb -rpx accelerator_bd_wrapper_power_routed.rpx
| Design           : accelerator_bd_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.106  |
| Dynamic (W)              | 1.932  |
| Device Static (W)        | 0.173  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 60.7   |
| Junction Temperature (C) | 49.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.071 |        3 |       --- |             --- |
| Slice Logic              |     0.062 |    59921 |       --- |             --- |
|   LUT as Logic           |     0.052 |    23174 |     53200 |           43.56 |
|   CARRY4                 |     0.005 |     3419 |     13300 |           25.71 |
|   Register               |     0.003 |    25688 |    106400 |           24.14 |
|   LUT as Distributed RAM |     0.002 |      832 |     17400 |            4.78 |
|   LUT as Shift Register  |    <0.001 |      395 |     17400 |            2.27 |
|   F7/F8 Muxes            |    <0.001 |        6 |     53200 |            0.01 |
|   Others                 |     0.000 |     1079 |       --- |             --- |
| Signals                  |     0.075 |    42264 |       --- |             --- |
| Block RAM                |     0.179 |    105.5 |       140 |           75.36 |
| PS7                      |     1.546 |        1 |       --- |             --- |
| Static Power             |     0.173 |          |           |                 |
| Total                    |     2.106 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.396 |       0.373 |      0.022 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.022 |       0.013 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.770 |       0.735 |      0.035 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                            | Constraint (ns) |
+------------+-------------------------------------------------------------------+-----------------+
| clk_fpga_0 | accelerator_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| accelerator_bd_wrapper                                                      |     1.932 |
|   accelerator_bd_i                                                          |     1.932 |
|     ShuffleNetV2_0                                                          |     0.331 |
|       inst                                                                  |     0.331 |
|         ShuffleConvs_0_Downs_U                                              |     0.002 |
|           ShuffleNetV2_convfYi_ram_U                                        |     0.002 |
|         ShuffleConvs_1_Downs_U                                              |     0.001 |
|           ShuffleNetV2_downmb6_ram_U                                        |     0.001 |
|         ShuffleConvs_2_Downs_U                                              |     0.001 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.001 |
|         ShuffleNetV2_CTL_s_axi_U                                            |     0.002 |
|         ShuffleNetV2_DATA_BIAS_m_axi_U                                      |     0.007 |
|           bus_read                                                          |     0.007 |
|             buff_rdata                                                      |     0.003 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_rctl                                                       |    <0.001 |
|             fifo_rreq                                                       |    <0.001 |
|             rs_rdata                                                        |    <0.001 |
|             rs_rreq                                                         |     0.001 |
|         ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_U                              |     0.007 |
|           bus_read                                                          |     0.004 |
|             buff_rdata                                                      |     0.002 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_rctl                                                       |    <0.001 |
|             fifo_rreq                                                       |    <0.001 |
|             rs_rdata                                                        |    <0.001 |
|             rs_rreq                                                         |    <0.001 |
|           bus_write                                                         |     0.003 |
|             buff_wdata                                                      |     0.001 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_resp                                                       |    <0.001 |
|             fifo_resp_to_user                                               |    <0.001 |
|             fifo_wreq                                                       |    <0.001 |
|             rs_wreq                                                         |    <0.001 |
|           wreq_throttl                                                      |    <0.001 |
|         ShuffleNetV2_DATA_OTHER_WEIGHTS_m_axi_U                             |     0.005 |
|           bus_read                                                          |     0.005 |
|             buff_rdata                                                      |     0.003 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_rctl                                                       |    <0.001 |
|             fifo_rreq                                                       |    <0.001 |
|             rs_rdata                                                        |    <0.001 |
|             rs_rreq                                                         |    <0.001 |
|         ShuffleNetV2_p3X3_1X1_WEIGHTS_m_axi_U                               |     0.008 |
|           bus_read                                                          |     0.008 |
|             buff_rdata                                                      |     0.003 |
|             bus_wide_gen.fifo_burst                                         |    <0.001 |
|             fifo_rctl                                                       |    <0.001 |
|             fifo_rreq                                                       |    <0.001 |
|             rs_rdata                                                        |    <0.001 |
|             rs_rreq                                                         |     0.002 |
|         avgpool_output_V_U                                                  |    <0.001 |
|           ShuffleNetV2_convcud_ram_U                                        |    <0.001 |
|         bias_24_V_U                                                         |    <0.001 |
|           ShuffleNetV2_convbkb_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         bias_48_V_U                                                         |     0.001 |
|           ShuffleNetV2_biasrcU_ram_U                                        |     0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|         bias_96_V_U                                                         |    <0.001 |
|           ShuffleNetV2_biasGfk_ram_U                                        |    <0.001 |
|             ram_reg_0_31_0_0                                                |    <0.001 |
|             ram_reg_0_31_0_0__0                                             |    <0.001 |
|             ram_reg_0_31_0_0__1                                             |    <0.001 |
|             ram_reg_0_31_0_0__2                                             |    <0.001 |
|             ram_reg_0_31_0_0__3                                             |    <0.001 |
|             ram_reg_0_31_0_0__4                                             |    <0.001 |
|             ram_reg_0_31_0_0__5                                             |    <0.001 |
|             ram_reg_0_31_0_0__6                                             |    <0.001 |
|             ram_reg_0_63_0_0                                                |    <0.001 |
|             ram_reg_0_63_0_0__0                                             |    <0.001 |
|             ram_reg_0_63_0_0__1                                             |    <0.001 |
|             ram_reg_0_63_0_0__2                                             |    <0.001 |
|             ram_reg_0_63_0_0__3                                             |    <0.001 |
|             ram_reg_0_63_0_0__4                                             |    <0.001 |
|             ram_reg_0_63_0_0__5                                             |    <0.001 |
|             ram_reg_0_63_0_0__6                                             |    <0.001 |
|         buffer0_1_24_16x16_p_U                                              |     0.006 |
|           ShuffleNetV2_buffkbM_ram_U                                        |     0.006 |
|         buffer0_1_48_8x8_p_V_U                                              |     0.007 |
|           ShuffleNetV2_buffudo_ram_U                                        |     0.007 |
|         buffer0_1_96_4x4_p_V_U                                              |     0.003 |
|           ShuffleNetV2_buffJfO_ram_U                                        |     0.003 |
|         buffer1_1_24_16x16_p_U                                              |     0.004 |
|           ShuffleNetV2_buffkbM_ram_U                                        |     0.004 |
|         buffer1_1_48_8x8_p_V_U                                              |     0.003 |
|           ShuffleNetV2_buffudo_ram_U                                        |     0.003 |
|         buffer1_1_96_4x4_p_V_U                                              |     0.001 |
|           ShuffleNetV2_buffJfO_ram_U                                        |     0.001 |
|         conv1_bias_V_U                                                      |    <0.001 |
|           ShuffleNetV2_convbkb_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_0_0__0                                             |    <0.001 |
|             ram_reg_0_15_0_0__1                                             |    <0.001 |
|             ram_reg_0_15_0_0__10                                            |    <0.001 |
|             ram_reg_0_15_0_0__11                                            |    <0.001 |
|             ram_reg_0_15_0_0__12                                            |    <0.001 |
|             ram_reg_0_15_0_0__13                                            |    <0.001 |
|             ram_reg_0_15_0_0__14                                            |    <0.001 |
|             ram_reg_0_15_0_0__2                                             |    <0.001 |
|             ram_reg_0_15_0_0__3                                             |    <0.001 |
|             ram_reg_0_15_0_0__4                                             |    <0.001 |
|             ram_reg_0_15_0_0__5                                             |    <0.001 |
|             ram_reg_0_15_0_0__6                                             |    <0.001 |
|             ram_reg_0_15_0_0__7                                             |    <0.001 |
|             ram_reg_0_15_0_0__8                                             |    <0.001 |
|             ram_reg_0_15_0_0__9                                             |    <0.001 |
|         conv1_output_p_V_U                                                  |     0.008 |
|           ShuffleNetV2_convfYi_ram_U                                        |     0.008 |
|         conv_last_bias_V_U                                                  |    <0.001 |
|           ShuffleNetV2_convcud_ram_U                                        |    <0.001 |
|         conv_last_output_V_U                                                |    <0.001 |
|           ShuffleNetV2_convQgW_ram_U                                        |    <0.001 |
|         downsampleunit0_outp_U                                              |     0.008 |
|           ShuffleNetV2_downmb6_ram_U                                        |     0.008 |
|         downsampleunit1_outp_U                                              |     0.008 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.008 |
|         downsampleunit2_outp_U                                              |     0.004 |
|           ShuffleNetV2_downLf8_ram_U                                        |     0.004 |
|         fc_bias_V_U                                                         |    <0.001 |
|           ShuffleNetV2_fc_bdEe_ram_U                                        |    <0.001 |
|             ram_reg_0_15_0_0                                                |    <0.001 |
|             ram_reg_0_15_1_1                                                |    <0.001 |
|             ram_reg_0_15_2_2                                                |    <0.001 |
|             ram_reg_0_15_3_3                                                |    <0.001 |
|             ram_reg_0_15_4_4                                                |    <0.001 |
|             ram_reg_0_15_5_5                                                |    <0.001 |
|             ram_reg_0_15_6_6                                                |    <0.001 |
|             ram_reg_0_15_7_7                                                |    <0.001 |
|         grp_avgpool_fu_6631                                                 |    <0.001 |
|         grp_conv1_p_fu_6355                                                 |     0.003 |
|         grp_conv_last_fu_6455                                               |     0.002 |
|         grp_fc_fu_6528                                                      |     0.001 |
|         grp_shuffle_24_l_p_fu_6583                                          |    <0.001 |
|         grp_shuffle_24_p_fu_6542                                            |     0.003 |
|         grp_shuffle_24_r_p_fu_6591                                          |    <0.001 |
|         grp_shuffle_48_l_p_fu_6615                                          |    <0.001 |
|         grp_shuffle_48_p_fu_6566                                            |     0.005 |
|         grp_shuffle_48_r_p_fu_6623                                          |    <0.001 |
|         grp_shuffle_96_l_p_fu_6599                                          |    <0.001 |
|         grp_shuffle_96_p_fu_6554                                            |     0.002 |
|         grp_shuffle_96_r_p_fu_6607                                          |    <0.001 |
|         grp_subconv_1x1_16_p_fu_6516                                        |     0.005 |
|         grp_subconv_1x1_16p_p_fu_6480                                       |     0.005 |
|         grp_subconv_1x1_32_p_fu_6492                                        |     0.005 |
|         grp_subconv_1x1_4_p_fu_6443                                         |     0.005 |
|         grp_subconv_1x1_8_p_fu_6504                                         |     0.005 |
|         grp_subconv_1x1_8p_p_fu_6468                                        |     0.005 |
|         grp_subconv_3x3_16_no_re_fu_6431                                    |     0.003 |
|         grp_subconv_3x3_16_strid_fu_6394                                    |     0.003 |
|         grp_subconv_3x3_32_strid_fu_6368                                    |     0.002 |
|         grp_subconv_3x3_4_no_rel_fu_6407                                    |     0.003 |
|         grp_subconv_3x3_8_no_rel_fu_6419                                    |     0.003 |
|         grp_subconv_3x3_8_stride_fu_6381                                    |     0.003 |
|         image_p_V_U                                                         |    <0.001 |
|           ShuffleNetV2_imageOg_ram_U                                        |    <0.001 |
|         shuffleunit0_0_outpu_U                                              |     0.009 |
|           ShuffleNetV2_downmb6_ram_U                                        |     0.009 |
|         shuffleunit0_1_outpu_U                                              |     0.009 |
|           ShuffleNetV2_downmb6_ram_U                                        |     0.009 |
|         shuffleunit0_2_outpu_U                                              |     0.007 |
|           ShuffleNetV2_downmb6_ram_U                                        |     0.007 |
|         shuffleunit1_0_outpu_U                                              |     0.008 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.008 |
|         shuffleunit1_1_outpu_U                                              |     0.009 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.009 |
|         shuffleunit1_2_outpu_U                                              |     0.009 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.009 |
|         shuffleunit1_3_outpu_U                                              |     0.009 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.009 |
|         shuffleunit1_4_outpu_U                                              |     0.008 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.008 |
|         shuffleunit1_5_outpu_U                                              |     0.009 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.009 |
|         shuffleunit1_6_outpu_U                                              |     0.009 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.009 |
|         shuffleunit1_7_outpu_U                                              |     0.007 |
|           ShuffleNetV2_downwdI_ram_U                                        |     0.007 |
|         shuffleunit2_0_outpu_U                                              |     0.004 |
|           ShuffleNetV2_downLf8_ram_U                                        |     0.004 |
|         shuffleunit2_1_outpu_U                                              |     0.004 |
|           ShuffleNetV2_downLf8_ram_U                                        |     0.004 |
|         shuffleunit2_2_outpu_1_U                                            |     0.001 |
|           ShuffleNetV2_shufPgM_ram_U                                        |     0.001 |
|         shuffleunit2_2_outpu_U                                              |     0.003 |
|           ShuffleNetV2_downLf8_ram_U                                        |     0.003 |
|         weights_24_1_3x3_V_U                                                |    <0.001 |
|           ShuffleNetV2_weigjbC_ram_U                                        |    <0.001 |
|         weights_24_24_1x1_V_U                                               |     0.001 |
|           ShuffleNetV2_weigg8j_ram_U                                        |     0.001 |
|         weights_48_1_3x3_V_U                                                |     0.001 |
|           ShuffleNetV2_weigtde_ram_U                                        |     0.001 |
|         weights_48_48_1x1_V_U                                               |     0.003 |
|           ShuffleNetV2_weigqcK_ram_U                                        |     0.003 |
|         weights_96_1_3x3_V_U                                                |     0.001 |
|           ShuffleNetV2_weigIfE_ram_U                                        |     0.001 |
|         weights_96_96_1x1_V_U                                               |     0.009 |
|           ShuffleNetV2_weigFfa_ram_U                                        |     0.009 |
|     axi_smc                                                                 |     0.015 |
|       inst                                                                  |     0.015 |
|         clk_map                                                             |    <0.001 |
|           psr_aclk                                                          |    <0.001 |
|             U0                                                              |    <0.001 |
|               EXT_LPF                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                   |    <0.001 |
|               SEQ                                                           |    <0.001 |
|                 SEQ_COUNTER                                                 |    <0.001 |
|         m00_exit_pipeline                                                   |     0.006 |
|           m00_exit                                                          |     0.006 |
|             inst                                                            |     0.006 |
|               ar_reg                                                        |    <0.001 |
|               aw_reg                                                        |    <0.001 |
|               b_reg                                                         |    <0.001 |
|               exit_inst                                                     |    <0.001 |
|                 b_cmd_split                                                 |    <0.001 |
|                 r_cmd_fifo                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                       |    <0.001 |
|                 r_cmd_split                                                 |    <0.001 |
|                 w_cmd_fifo                                                  |    <0.001 |
|               r_reg                                                         |    <0.001 |
|               splitter_inst                                                 |     0.002 |
|                 gen_axi3.axi3_conv_inst                                     |     0.002 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                       |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                 |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                     |    <0.001 |
|                   USE_WRITE.write_addr_inst                                 |    <0.001 |
|                     USE_BURSTS.cmd_queue                                    |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                       gen_srls[4].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.write_data_inst                                 |    <0.001 |
|               w_reg                                                         |     0.001 |
|         s00_entry_pipeline                                                  |     0.005 |
|           s00_mmu                                                           |     0.005 |
|             inst                                                            |     0.005 |
|               ar_reg_stall                                                  |    <0.001 |
|               ar_sreg                                                       |    <0.001 |
|               aw_reg_stall                                                  |    <0.001 |
|               aw_sreg                                                       |    <0.001 |
|               b_sreg                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                |    <0.001 |
|               r_sreg                                                        |    <0.001 |
|               w_sreg                                                        |    <0.001 |
|           s00_si_converter                                                  |    <0.001 |
|             inst                                                            |    <0.001 |
|               splitter_inst                                                 |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo   |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[2].srl_nx1                                       |    <0.001 |
|                   gen_srls[4].srl_nx1                                       |    <0.001 |
|                   gen_srls[5].srl_nx1                                       |    <0.001 |
|                   gen_srls[6].srl_nx1                                       |    <0.001 |
|                   gen_srls[9].srl_nx1                                       |    <0.001 |
|         s00_nodes                                                           |     0.004 |
|           s00_ar_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_aw_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_b_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_r_node                                                        |     0.001 |
|             inst                                                            |     0.001 |
|               inst_mi_handler                                               |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_w_node                                                        |     0.001 |
|             inst                                                            |     0.001 |
|               inst_mi_handler                                               |     0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator          |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                    |    <0.001 |
|                   inst_upsizer_target_pipeline                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|     axi_smc_1                                                               |     0.011 |
|       inst                                                                  |     0.011 |
|         clk_map                                                             |    <0.001 |
|           psr_aclk                                                          |    <0.001 |
|             U0                                                              |    <0.001 |
|               EXT_LPF                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                   |    <0.001 |
|               SEQ                                                           |    <0.001 |
|                 SEQ_COUNTER                                                 |    <0.001 |
|         m00_exit_pipeline                                                   |     0.004 |
|           m00_exit                                                          |     0.004 |
|             inst                                                            |     0.004 |
|               ar_reg                                                        |    <0.001 |
|               aw_reg                                                        |    <0.001 |
|               b_reg                                                         |    <0.001 |
|               exit_inst                                                     |    <0.001 |
|                 b_cmd_split                                                 |    <0.001 |
|                 r_cmd_fifo                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                       |    <0.001 |
|                 r_cmd_split                                                 |    <0.001 |
|                 w_cmd_fifo                                                  |    <0.001 |
|               r_reg                                                         |    <0.001 |
|               splitter_inst                                                 |     0.001 |
|                 gen_axi3.axi3_conv_inst                                     |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                       |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                 |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                     |    <0.001 |
|                   USE_WRITE.write_addr_inst                                 |    <0.001 |
|                     USE_BURSTS.cmd_queue                                    |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                       gen_srls[4].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.write_data_inst                                 |    <0.001 |
|               w_reg                                                         |    <0.001 |
|         s00_entry_pipeline                                                  |     0.003 |
|           s00_mmu                                                           |     0.003 |
|             inst                                                            |     0.003 |
|               ar_reg_stall                                                  |    <0.001 |
|               ar_sreg                                                       |    <0.001 |
|               aw_reg_stall                                                  |    <0.001 |
|               aw_sreg                                                       |    <0.001 |
|               b_sreg                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                |    <0.001 |
|               r_sreg                                                        |    <0.001 |
|               w_sreg                                                        |    <0.001 |
|           s00_si_converter                                                  |    <0.001 |
|             inst                                                            |    <0.001 |
|               splitter_inst                                                 |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo   |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[9].srl_nx1                                       |    <0.001 |
|         s00_nodes                                                           |     0.004 |
|           s00_ar_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_aw_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_b_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_r_node                                                        |     0.002 |
|             inst                                                            |     0.002 |
|               inst_mi_handler                                               |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_w_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator          |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                    |    <0.001 |
|                   inst_upsizer_target_pipeline                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|     axi_smc_2                                                               |     0.011 |
|       inst                                                                  |     0.011 |
|         clk_map                                                             |    <0.001 |
|           psr_aclk                                                          |    <0.001 |
|             U0                                                              |    <0.001 |
|               EXT_LPF                                                       |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                   |    <0.001 |
|               SEQ                                                           |    <0.001 |
|                 SEQ_COUNTER                                                 |    <0.001 |
|         m00_exit_pipeline                                                   |     0.004 |
|           m00_exit                                                          |     0.004 |
|             inst                                                            |     0.004 |
|               ar_reg                                                        |    <0.001 |
|               aw_reg                                                        |    <0.001 |
|               b_reg                                                         |    <0.001 |
|               exit_inst                                                     |    <0.001 |
|                 b_cmd_split                                                 |    <0.001 |
|                 r_cmd_fifo                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                      |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[14].srl_nx1                                      |    <0.001 |
|                   gen_srls[15].srl_nx1                                      |    <0.001 |
|                   gen_srls[16].srl_nx1                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                       |    <0.001 |
|                 r_cmd_split                                                 |    <0.001 |
|                 w_cmd_fifo                                                  |    <0.001 |
|               r_reg                                                         |    <0.001 |
|               splitter_inst                                                 |     0.001 |
|                 gen_axi3.axi3_conv_inst                                     |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                       |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                 |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                     |    <0.001 |
|                   USE_WRITE.write_addr_inst                                 |    <0.001 |
|                     USE_BURSTS.cmd_queue                                    |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                       gen_srls[4].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.write_data_inst                                 |    <0.001 |
|               w_reg                                                         |    <0.001 |
|         s00_entry_pipeline                                                  |     0.003 |
|           s00_mmu                                                           |     0.003 |
|             inst                                                            |     0.003 |
|               ar_reg_stall                                                  |    <0.001 |
|               ar_sreg                                                       |    <0.001 |
|               aw_reg_stall                                                  |    <0.001 |
|               aw_sreg                                                       |    <0.001 |
|               b_sreg                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                |    <0.001 |
|               r_sreg                                                        |     0.001 |
|               w_sreg                                                        |    <0.001 |
|           s00_si_converter                                                  |    <0.001 |
|             inst                                                            |    <0.001 |
|               splitter_inst                                                 |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo   |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[9].srl_nx1                                       |    <0.001 |
|         s00_nodes                                                           |     0.004 |
|           s00_ar_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_aw_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_b_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_r_node                                                        |     0.002 |
|             inst                                                            |     0.002 |
|               inst_mi_handler                                               |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_w_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator          |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                    |    <0.001 |
|                   inst_upsizer_target_pipeline                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|     axi_smc_3                                                               |     0.010 |
|       inst                                                                  |     0.010 |
|         clk_map                                                             |    <0.001 |
|           psr_aclk                                                          |    <0.001 |
|             U0                                                              |    <0.001 |
|               EXT_LPF                                                       |    <0.001 |
|               SEQ                                                           |    <0.001 |
|                 SEQ_COUNTER                                                 |    <0.001 |
|         m00_exit_pipeline                                                   |     0.004 |
|           m00_exit                                                          |     0.004 |
|             inst                                                            |     0.004 |
|               ar_reg                                                        |    <0.001 |
|               aw_reg                                                        |    <0.001 |
|               b_reg                                                         |    <0.001 |
|               exit_inst                                                     |    <0.001 |
|                 b_cmd_split                                                 |    <0.001 |
|                 r_cmd_fifo                                                  |    <0.001 |
|                   gen_srls[10].srl_nx1                                      |    <0.001 |
|                   gen_srls[17].srl_nx1                                      |    <0.001 |
|                   gen_srls[3].srl_nx1                                       |    <0.001 |
|                 r_cmd_split                                                 |    <0.001 |
|                 w_cmd_fifo                                                  |    <0.001 |
|               r_reg                                                         |    <0.001 |
|               splitter_inst                                                 |     0.001 |
|                 gen_axi3.axi3_conv_inst                                     |     0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                       |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                 |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.USE_SPLIT_W.write_resp_inst                     |    <0.001 |
|                   USE_WRITE.write_addr_inst                                 |    <0.001 |
|                     USE_BURSTS.cmd_queue                                    |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                     USE_B_CHANNEL.cmd_b_queue                               |    <0.001 |
|                       gen_srls[0].srl_nx1                                   |    <0.001 |
|                       gen_srls[1].srl_nx1                                   |    <0.001 |
|                       gen_srls[2].srl_nx1                                   |    <0.001 |
|                       gen_srls[3].srl_nx1                                   |    <0.001 |
|                       gen_srls[4].srl_nx1                                   |    <0.001 |
|                   USE_WRITE.write_data_inst                                 |    <0.001 |
|               w_reg                                                         |    <0.001 |
|         s00_entry_pipeline                                                  |     0.003 |
|           s00_mmu                                                           |     0.003 |
|             inst                                                            |     0.003 |
|               ar_reg_stall                                                  |    <0.001 |
|               ar_sreg                                                       |    <0.001 |
|               aw_reg_stall                                                  |    <0.001 |
|               aw_sreg                                                       |    <0.001 |
|               b_sreg                                                        |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                |    <0.001 |
|               r_sreg                                                        |    <0.001 |
|               w_sreg                                                        |    <0.001 |
|           s00_si_converter                                                  |    <0.001 |
|             inst                                                            |    <0.001 |
|               splitter_inst                                                 |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo   |    <0.001 |
|                   gen_srls[13].srl_nx1                                      |    <0.001 |
|                   gen_srls[9].srl_nx1                                       |    <0.001 |
|         s00_nodes                                                           |     0.004 |
|           s00_ar_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_aw_node                                                       |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5             |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143         |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11            |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101          |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_b_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_r_node                                                        |     0.001 |
|             inst                                                            |     0.001 |
|               inst_mi_handler                                               |     0.001 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|           s00_w_node                                                        |    <0.001 |
|             inst                                                            |    <0.001 |
|               inst_mi_handler                                               |    <0.001 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator          |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                    |    <0.001 |
|                   inst_upsizer_target_pipeline                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                             |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                            |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                            |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                          |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83           |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                 |    <0.001 |
|               inst_si_handler                                               |    <0.001 |
|                 inst_arb_stall_late                                         |    <0.001 |
|     axi_timer_0                                                             |     0.003 |
|       U0                                                                    |     0.003 |
|         AXI4_LITE_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         TC_CORE_I                                                           |     0.003 |
|           COUNTER_0_I                                                       |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                      |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           READ_MUX_I                                                        |    <0.001 |
|           TIMER_CONTROL_I                                                   |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     processing_system7_0                                                    |     1.548 |
|       inst                                                                  |     1.548 |
|     ps7_0_axi_periph                                                        |     0.004 |
|       s00_couplers                                                          |     0.003 |
|         auto_pc                                                             |     0.003 |
|           inst                                                              |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.003 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.001 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|             addr_arbiter_inst                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_ps7_0_100M                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


