{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667513932720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667513932720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 16:18:52 2022 " "Processing started: Thu Nov 03 16:18:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667513932720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667513932720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_mod -c reg_mod " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg_mod -c reg_mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667513932720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667513933285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667513933285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_mod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mod " "Found entity 1: reg_mod" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513940464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667513940464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_mod " "Elaborating entity \"reg_mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667513940516 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940535 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940536 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940536 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940536 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940536 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940536 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940536 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940536 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940537 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940537 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940537 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940537 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940537 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940537 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940537 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940537 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940538 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940538 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940538 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940538 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940538 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940538 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940538 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940538 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940538 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940538 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940538 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940538 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940539 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940539 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940539 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940539 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940539 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940539 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940539 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940539 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940539 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940539 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940539 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940539 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940540 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940540 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940540 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940540 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940540 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940540 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940540 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940540 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940540 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940541 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940541 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940541 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940541 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940541 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940541 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940541 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940541 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940541 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940541 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940541 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940541 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940541 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940541 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940541 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b_invreg_write_selector inst2 " "Block or symbol \"b_invreg_write_selector\" of instance \"inst2\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2400 512 768 2528 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513940542 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b_invreg_write_selector inst6 " "Block or symbol \"b_invreg_write_selector\" of instance \"inst6\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4024 512 768 4152 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513940542 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1320 4688 4704 1496 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1667513940544 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 0 4680 4696 168 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667513940546 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b8bus_or_gate.bdf 1 1 " "Using design file b8bus_or_gate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b8bus_or_gate " "Found entity 1: b8bus_or_gate" {  } { { "b8bus_or_gate.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513940565 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513940565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b8bus_or_gate b8bus_or_gate:inst47 " "Elaborating entity \"b8bus_or_gate\" for hierarchy \"b8bus_or_gate:inst47\"" {  } { { "reg_mod.bdf" "inst47" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1744 1440 1608 1936 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513940566 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_or.vhd 2 1 " "Using design file b16_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_or-LogicFunc " "Found design unit 1: b16_or-LogicFunc" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513940916 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_or " "Found entity 1: b16_or" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513940916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513940916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_or b8bus_or_gate:inst47\|b16_or:inst14 " "Elaborating entity \"b16_or\" for hierarchy \"b8bus_or_gate:inst47\|b16_or:inst14\"" {  } { { "b8bus_or_gate.bdf" "inst14" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { { 600 1248 1408 680 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513940919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_ind_reg.bdf 1 1 " "Using design file b16_ind_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16_ind_reg " "Found entity 1: b16_ind_reg" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513940929 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513940929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_ind_reg b16_ind_reg:inst " "Elaborating entity \"b16_ind_reg\" for hierarchy \"b16_ind_reg:inst\"" {  } { { "reg_mod.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513940929 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940931 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667513940931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940931 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940931 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940931 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667513940931 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -176 3632 3648 0 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1667513940931 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1232 3640 3656 -1064 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667513940931 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_sequential_receiver.bdf 1 1 " "Using design file decoder_sequential_receiver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sequential_receiver " "Found entity 1: decoder_sequential_receiver" {  } { { "decoder_sequential_receiver.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513940939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513940939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sequential_receiver b16_ind_reg:inst\|decoder_sequential_receiver:inst1 " "Elaborating entity \"decoder_sequential_receiver\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\"" {  } { { "b16_ind_reg.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1904 2184 -240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513940940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxx.vhd 2 1 " "Using design file muxx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513940950 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513940950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513940950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxx b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6 " "Elaborating entity \"muxx\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\"" {  } { { "decoder_sequential_receiver.bdf" "inst6" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1648 992 1072 1952 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513940950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "LPM_MUX_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513940984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513940985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667513940986 ""}  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667513940986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1e " "Found entity 1: mux_s1e" {  } { { "db/mux_s1e.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_s1e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667513941026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1e b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated " "Elaborating entity \"mux_s1e\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941026 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941037 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split:inst7 " "Elaborating entity \"bus_split\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split:inst7\"" {  } { { "decoder_sequential_receiver.bdf" "inst7" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1640 840 984 1944 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941038 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst " "Elaborating entity \"adder16\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst\"" {  } { { "decoder_sequential_receiver.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 520 816 968 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941057 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667513941058 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1667513941058 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667513941058 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667513941058 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667513941058 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941070 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split_out:inst10 " "Elaborating entity \"bus_split_out\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split_out:inst10\"" {  } { { "decoder_sequential_receiver.bdf" "inst10" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 592 656 800 896 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941080 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en b16_ind_reg:inst\|b16_en:inst34 " "Elaborating entity \"b16_en\" for hierarchy \"b16_ind_reg:inst\|b16_en:inst34\"" {  } { { "b16_ind_reg.bdf" "inst34" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -384 2280 2440 -304 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16bit_latch.bdf 1 1 " "Using design file b16bit_latch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16bit_latch " "Found entity 1: b16bit_latch" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16bit_latch b16_ind_reg:inst\|b16bit_latch:inst32 " "Elaborating entity \"b16bit_latch\" for hierarchy \"b16_ind_reg:inst\|b16bit_latch:inst32\"" {  } { { "b16_ind_reg.bdf" "inst32" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -376 1504 1720 -280 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941090 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst3 " "Block or symbol \"bus_split\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513941091 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 624 768 576 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513941091 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "reginput " "Pin \"reginput\" not connected" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 296 232 408 312 "reginput\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667513941091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst " "Elaborating entity \"8bitdlatch\" for hierarchy \"b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\"" {  } { { "b16bit_latch.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 872 1040 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_invreg_write_selector.bdf 1 1 " "Using design file b_invreg_write_selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b_invreg_write_selector " "Found entity 1: b_invreg_write_selector" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_invreg_write_selector b_invreg_write_selector:inst1 " "Elaborating entity \"b_invreg_write_selector\" for hierarchy \"b_invreg_write_selector:inst1\"" {  } { { "reg_mod.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1992 512 768 2120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941129 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1032 1048 1096 1064 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513941130 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1064 1128 1176 1096 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513941130 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1368 4904 4920 1544 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1667513941130 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 312 4912 4928 480 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667513941130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 b_invreg_write_selector:inst1\|74154:inst24 " "Elaborating entity \"74154\" for hierarchy \"b_invreg_write_selector:inst1\|74154:inst24\"" {  } { { "b_invreg_write_selector.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1024 904 1024 1312 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "b_invreg_write_selector:inst1\|74154:inst24 " "Elaborated megafunction instantiation \"b_invreg_write_selector:inst1\|74154:inst24\"" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1024 904 1024 1312 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constt.bdf 1 1 " "Using design file constt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 constt " "Found entity 1: constt" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941173 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constt constt:inst9 " "Elaborating entity \"constt\" for hierarchy \"constt:inst9\"" {  } { { "reg_mod.bdf" "inst9" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1600 400 560 1696 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941173 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst3 " "Block or symbol \"bus_split_out\" of instance \"inst3\" overlaps another block or symbol" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { { -152 728 872 152 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513941174 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busified_16decoder.bdf 1 1 " "Using design file busified_16decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 busified_16decoder " "Found entity 1: busified_16decoder" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busified_16decoder busified_16decoder:inst24 " "Elaborating entity \"busified_16decoder\" for hierarchy \"busified_16decoder:inst24\"" {  } { { "reg_mod.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 736 936 976 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_invert.vhd 2 1 " "Using design file b16_invert.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_invert-LogicFunc " "Found design unit 1: b16_invert-LogicFunc" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941196 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_invert " "Found entity 1: b16_invert" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941196 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_invert busified_16decoder:inst24\|b16_invert:inst3 " "Elaborating entity \"b16_invert\" for hierarchy \"busified_16decoder:inst24\|b16_invert:inst3\"" {  } { { "busified_16decoder.bdf" "inst3" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 1088 1248 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split.vhd 2 1 " "Using design file bus4_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split-LogicFunc " "Found design unit 1: bus4_split-LogicFunc" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941210 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split " "Found entity 1: bus4_split" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941210 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split busified_16decoder:inst24\|bus4_split:inst " "Elaborating entity \"bus4_split\" for hierarchy \"busified_16decoder:inst24\|bus4_split:inst\"" {  } { { "busified_16decoder.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 576 712 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_4.bdf 1 1 " "Using design file bus16_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus16_4 " "Found entity 1: bus16_4" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_4 bus16_4:inst23 " "Elaborating entity \"bus16_4\" for hierarchy \"bus16_4:inst23\"" {  } { { "reg_mod.bdf" "inst23" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 496 648 1008 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941220 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus8_split_out inst9 " "Block or symbol \"bus8_split_out\" of instance \"inst9\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513941220 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst14 " "Block or symbol \"bus4_split_out\" of instance \"inst14\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513941220 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst16 " "Block or symbol \"bus4_split_out\" of instance \"inst16\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 456 1232 1368 568 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667513941220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split_out.vhd 2 1 " "Using design file bus4_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split_out-LogicFunc " "Found design unit 1: bus4_split_out-LogicFunc" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941228 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split_out " "Found entity 1: bus4_split_out" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split_out bus16_4:inst23\|bus4_split_out:inst14 " "Elaborating entity \"bus4_split_out\" for hierarchy \"bus16_4:inst23\|bus4_split_out:inst14\"" {  } { { "bus16_4.bdf" "inst14" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split.vhd 2 1 " "Using design file bus8_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split-LogicFunc " "Found design unit 1: bus8_split-LogicFunc" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941238 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split " "Found entity 1: bus8_split" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941238 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split bus16_4:inst23\|bus8_split:inst12 " "Elaborating entity \"bus8_split\" for hierarchy \"bus16_4:inst23\|bus8_split:inst12\"" {  } { { "bus16_4.bdf" "inst12" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 992 1128 408 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941238 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split_out.vhd 2 1 " "Using design file bus8_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split_out-LogicFunc " "Found design unit 1: bus8_split_out-LogicFunc" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941247 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split_out " "Found entity 1: bus8_split_out" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667513941247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667513941247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split_out bus16_4:inst23\|bus8_split_out:inst9 " "Elaborating entity \"bus8_split_out\" for hierarchy \"bus16_4:inst23\|bus8_split_out:inst9\"" {  } { { "bus16_4.bdf" "inst9" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513941248 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "generalc GND " "Pin \"generalc\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1320 4688 4704 1496 "generalc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|generalc"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[15\] GND " "Pin \"readportout\[15\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[14\] GND " "Pin \"readportout\[14\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[13\] GND " "Pin \"readportout\[13\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[12\] GND " "Pin \"readportout\[12\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[11\] GND " "Pin \"readportout\[11\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[10\] GND " "Pin \"readportout\[10\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[9\] GND " "Pin \"readportout\[9\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[8\] GND " "Pin \"readportout\[8\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[7\] GND " "Pin \"readportout\[7\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[6\] GND " "Pin \"readportout\[6\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[5\] GND " "Pin \"readportout\[5\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[4\] GND " "Pin \"readportout\[4\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[3\] GND " "Pin \"readportout\[3\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[2\] GND " "Pin \"readportout\[2\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[1\] GND " "Pin \"readportout\[1\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportout\[0\] GND " "Pin \"readportout\[0\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1768 1616 1799 1784 "readportout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[15\] GND " "Pin \"readportoutb\[15\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[14\] GND " "Pin \"readportoutb\[14\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[13\] GND " "Pin \"readportoutb\[13\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[12\] GND " "Pin \"readportoutb\[12\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[11\] GND " "Pin \"readportoutb\[11\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[10\] GND " "Pin \"readportoutb\[10\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[9\] GND " "Pin \"readportoutb\[9\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[8\] GND " "Pin \"readportoutb\[8\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[7\] GND " "Pin \"readportoutb\[7\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[6\] GND " "Pin \"readportoutb\[6\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[5\] GND " "Pin \"readportoutb\[5\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[4\] GND " "Pin \"readportoutb\[4\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[3\] GND " "Pin \"readportoutb\[3\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[2\] GND " "Pin \"readportoutb\[2\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[1\] GND " "Pin \"readportoutb\[1\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutb\[0\] GND " "Pin \"readportoutb\[0\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1968 1616 1802 1984 "readportoutb\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[15\] GND " "Pin \"readportoutc\[15\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[14\] GND " "Pin \"readportoutc\[14\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[13\] GND " "Pin \"readportoutc\[13\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[12\] GND " "Pin \"readportoutc\[12\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[11\] GND " "Pin \"readportoutc\[11\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[10\] GND " "Pin \"readportoutc\[10\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[9\] GND " "Pin \"readportoutc\[9\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[8\] GND " "Pin \"readportoutc\[8\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[7\] GND " "Pin \"readportoutc\[7\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[6\] GND " "Pin \"readportoutc\[6\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[5\] GND " "Pin \"readportoutc\[5\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[4\] GND " "Pin \"readportoutc\[4\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[3\] GND " "Pin \"readportoutc\[3\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[2\] GND " "Pin \"readportoutc\[2\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[1\] GND " "Pin \"readportoutc\[1\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readportoutc\[0\] GND " "Pin \"readportoutc\[0\]\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2176 1640 1825 2192 "readportoutc\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667513942320 "|reg_mod|readportoutc[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667513942320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667513942622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667513942622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "82 " "Design contains 82 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[15\] " "No output dependent on input pin \"decoder_write_select\[15\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[14\] " "No output dependent on input pin \"decoder_write_select\[14\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[13\] " "No output dependent on input pin \"decoder_write_select\[13\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[12\] " "No output dependent on input pin \"decoder_write_select\[12\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[11\] " "No output dependent on input pin \"decoder_write_select\[11\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[10\] " "No output dependent on input pin \"decoder_write_select\[10\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[9\] " "No output dependent on input pin \"decoder_write_select\[9\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[8\] " "No output dependent on input pin \"decoder_write_select\[8\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[7\] " "No output dependent on input pin \"decoder_write_select\[7\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[6\] " "No output dependent on input pin \"decoder_write_select\[6\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[5\] " "No output dependent on input pin \"decoder_write_select\[5\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[4\] " "No output dependent on input pin \"decoder_write_select\[4\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[3\] " "No output dependent on input pin \"decoder_write_select\[3\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[2\] " "No output dependent on input pin \"decoder_write_select\[2\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[1\] " "No output dependent on input pin \"decoder_write_select\[1\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[0\] " "No output dependent on input pin \"decoder_write_select\[0\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_write_select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -232 336 352 -64 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[15\] " "No output dependent on input pin \"writeport_input0\[15\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[14\] " "No output dependent on input pin \"writeport_input0\[14\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[13\] " "No output dependent on input pin \"writeport_input0\[13\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[12\] " "No output dependent on input pin \"writeport_input0\[12\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[11\] " "No output dependent on input pin \"writeport_input0\[11\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[10\] " "No output dependent on input pin \"writeport_input0\[10\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[9\] " "No output dependent on input pin \"writeport_input0\[9\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[8\] " "No output dependent on input pin \"writeport_input0\[8\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[7\] " "No output dependent on input pin \"writeport_input0\[7\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[6\] " "No output dependent on input pin \"writeport_input0\[6\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[5\] " "No output dependent on input pin \"writeport_input0\[5\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[4\] " "No output dependent on input pin \"writeport_input0\[4\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[3\] " "No output dependent on input pin \"writeport_input0\[3\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[2\] " "No output dependent on input pin \"writeport_input0\[2\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[1\] " "No output dependent on input pin \"writeport_input0\[1\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input0\[0\] " "No output dependent on input pin \"writeport_input0\[0\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 184 200 -64 "writeport_input0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[15\] " "No output dependent on input pin \"writeport_input1\[15\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[14\] " "No output dependent on input pin \"writeport_input1\[14\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[13\] " "No output dependent on input pin \"writeport_input1\[13\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[12\] " "No output dependent on input pin \"writeport_input1\[12\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[11\] " "No output dependent on input pin \"writeport_input1\[11\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[10\] " "No output dependent on input pin \"writeport_input1\[10\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[9\] " "No output dependent on input pin \"writeport_input1\[9\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[8\] " "No output dependent on input pin \"writeport_input1\[8\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[7\] " "No output dependent on input pin \"writeport_input1\[7\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[6\] " "No output dependent on input pin \"writeport_input1\[6\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[5\] " "No output dependent on input pin \"writeport_input1\[5\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[4\] " "No output dependent on input pin \"writeport_input1\[4\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[3\] " "No output dependent on input pin \"writeport_input1\[3\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[2\] " "No output dependent on input pin \"writeport_input1\[2\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[1\] " "No output dependent on input pin \"writeport_input1\[1\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input1\[0\] " "No output dependent on input pin \"writeport_input1\[0\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 120 136 -64 "writeport_input1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[15\] " "No output dependent on input pin \"writeport_input2\[15\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[14\] " "No output dependent on input pin \"writeport_input2\[14\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[13\] " "No output dependent on input pin \"writeport_input2\[13\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[12\] " "No output dependent on input pin \"writeport_input2\[12\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[11\] " "No output dependent on input pin \"writeport_input2\[11\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[10\] " "No output dependent on input pin \"writeport_input2\[10\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[9\] " "No output dependent on input pin \"writeport_input2\[9\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[8\] " "No output dependent on input pin \"writeport_input2\[8\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[7\] " "No output dependent on input pin \"writeport_input2\[7\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[6\] " "No output dependent on input pin \"writeport_input2\[6\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[5\] " "No output dependent on input pin \"writeport_input2\[5\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[4\] " "No output dependent on input pin \"writeport_input2\[4\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[3\] " "No output dependent on input pin \"writeport_input2\[3\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[2\] " "No output dependent on input pin \"writeport_input2\[2\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[1\] " "No output dependent on input pin \"writeport_input2\[1\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writeport_input2\[0\] " "No output dependent on input pin \"writeport_input2\[0\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -272 80 96 -64 "writeport_input2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|writeport_input2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[15\] " "No output dependent on input pin \"decoder_read_select\[15\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[14\] " "No output dependent on input pin \"decoder_read_select\[14\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[13\] " "No output dependent on input pin \"decoder_read_select\[13\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[12\] " "No output dependent on input pin \"decoder_read_select\[12\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[11\] " "No output dependent on input pin \"decoder_read_select\[11\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[10\] " "No output dependent on input pin \"decoder_read_select\[10\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[9\] " "No output dependent on input pin \"decoder_read_select\[9\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[8\] " "No output dependent on input pin \"decoder_read_select\[8\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[7\] " "No output dependent on input pin \"decoder_read_select\[7\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[6\] " "No output dependent on input pin \"decoder_read_select\[6\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[5\] " "No output dependent on input pin \"decoder_read_select\[5\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[4\] " "No output dependent on input pin \"decoder_read_select\[4\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[3\] " "No output dependent on input pin \"decoder_read_select\[3\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[2\] " "No output dependent on input pin \"decoder_read_select\[2\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[1\] " "No output dependent on input pin \"decoder_read_select\[1\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[0\] " "No output dependent on input pin \"decoder_read_select\[0\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|decoder_read_select[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generala " "No output dependent on input pin \"generala\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 0 4680 4696 168 "generala" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667513942678 "|reg_mod|generala"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667513942678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667513942682 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667513942682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667513942682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667513942703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 16:19:02 2022 " "Processing ended: Thu Nov 03 16:19:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667513942703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667513942703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667513942703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667513942703 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667513944026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667513944027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 16:19:03 2022 " "Processing started: Thu Nov 03 16:19:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667513944027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667513944027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reg_mod -c reg_mod " "Command: quartus_fit --read_settings_files=off --write_settings_files=off reg_mod -c reg_mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667513944027 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667513944128 ""}
{ "Info" "0" "" "Project  = reg_mod" {  } {  } 0 0 "Project  = reg_mod" 0 0 "Fitter" 0 0 1667513944129 ""}
{ "Info" "0" "" "Revision = reg_mod" {  } {  } 0 0 "Revision = reg_mod" 0 0 "Fitter" 0 0 1667513944129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667513944329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667513944329 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reg_mod 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"reg_mod\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667513944337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667513944364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667513944364 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667513944637 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667513944692 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667513944809 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1667513944935 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1667513948099 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667513948230 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667513948245 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667513948245 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667513948246 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667513948246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667513948247 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667513948247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667513948247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1667513948247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667513948247 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667513948284 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reg_mod.sdc " "Synopsys Design Constraints File file not found: 'reg_mod.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1667513950621 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1667513950622 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1667513950622 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1667513950622 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1667513950623 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1667513950623 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1667513950623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667513950627 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1667513950678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667513950957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667513951170 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667513951371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667513951371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667513952218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y33 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33" {  } { { "loc" "" { Generic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y33"} { { 12 { 0 ""} 0 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1667513954127 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667513954127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1667513954191 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1667513954191 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667513954191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667513954194 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1667513955503 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667513955512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667513955853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667513955854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667513956151 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667513958072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/output_files/reg_mod.fit.smsg " "Generated suppressed messages file C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/output_files/reg_mod.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667513958283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6232 " "Peak virtual memory: 6232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667513958645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 16:19:18 2022 " "Processing ended: Thu Nov 03 16:19:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667513958645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667513958645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667513958645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667513958645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667513959734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667513959734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 16:19:19 2022 " "Processing started: Thu Nov 03 16:19:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667513959734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667513959734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reg_mod -c reg_mod " "Command: quartus_asm --read_settings_files=off --write_settings_files=off reg_mod -c reg_mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667513959734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1667513960441 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667513962652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667513962865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 16:19:22 2022 " "Processing ended: Thu Nov 03 16:19:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667513962865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667513962865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667513962865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667513962865 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667513963574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667513964195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667513964195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 16:19:23 2022 " "Processing started: Thu Nov 03 16:19:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667513964195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1667513964195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta reg_mod -c reg_mod " "Command: quartus_sta reg_mod -c reg_mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1667513964196 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1667513964286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1667513964856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1667513964856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667513964883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667513964883 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reg_mod.sdc " "Synopsys Design Constraints File file not found: 'reg_mod.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1667513965183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667513965184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1667513965184 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1667513965184 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1667513965184 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1667513965184 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1667513965185 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1667513965194 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667513965197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965216 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667513965220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667513965255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667513965890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667513965930 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1667513965930 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1667513965930 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1667513965930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513965945 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667513965947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667513966086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667513966611 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667513966648 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1667513966648 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1667513966648 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1667513966648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966658 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667513966660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667513966777 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1667513966777 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1667513966777 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1667513966777 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667513966788 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667513968161 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667513968161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5053 " "Peak virtual memory: 5053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667513968196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 16:19:28 2022 " "Processing ended: Thu Nov 03 16:19:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667513968196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667513968196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667513968196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667513968196 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 262 s " "Quartus Prime Full Compilation was successful. 0 errors, 262 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667513968879 ""}
