
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>Starting with GHDL &#8212; GHDL 2017-03-01 documentation</title>
    <link rel="stylesheet" href="_static/classic.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    './',
        VERSION:     '2017-03-01',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true,
        SOURCELINK_SUFFIX: '.txt'
      };
    </script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Invoking GHDL" href="Invoking_GHDL.html" />
    <link rel="prev" title="Introduction" href="Introduction.html" /> 
  </head>
  <body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="Invoking_GHDL.html" title="Invoking GHDL"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="Introduction.html" title="Introduction"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="index.html">GHDL 2017-03-01 documentation</a> &#187;</li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <div class="section" id="starting-with-ghdl">
<h1>Starting with GHDL<a class="headerlink" href="#starting-with-ghdl" title="Permalink to this headline">¶</a></h1>
<p>In this chapter, you will learn how to use the GHDL compiler by
working on two examples.</p>
<div class="section" id="the-hello-world-program">
<h2>The hello world program<a class="headerlink" href="#the-hello-world-program" title="Permalink to this headline">¶</a></h2>
<p>To illustrate the large purpose of VHDL, here is a commented VHDL
“Hello world” program.</p>
<div class="highlight-VHDL"><div class="highlight"><pre><span></span><span class="c1">--  Hello world program.</span>
<span class="k">use</span> <span class="nn">std.textio.</span><span class="k">all</span><span class="p">;</span> <span class="c1">-- Imports the standard textio package.</span>

<span class="c1">--  Defines a design entity, without any ports.</span>
<span class="k">entity</span> <span class="nc">hello_world</span> <span class="k">is</span>
<span class="k">end</span> <span class="nc">hello_world</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">behaviour</span> <span class="k">of</span> <span class="nc">hello_world</span> <span class="k">is</span>
<span class="k">begin</span>
   <span class="k">process</span>
      <span class="k">variable</span> <span class="n">l</span> <span class="o">:</span> <span class="n">line</span><span class="p">;</span>
   <span class="k">begin</span>
      <span class="n">write</span> <span class="p">(</span><span class="n">l</span><span class="p">,</span> <span class="kt">String</span><span class="p">&#39;(</span><span class="s">&quot;Hello world!&quot;</span><span class="p">));</span>
      <span class="n">writeline</span> <span class="p">(</span><span class="n">output</span><span class="p">,</span> <span class="n">l</span><span class="p">);</span>
      <span class="k">wait</span><span class="p">;</span>
   <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">behaviour</span><span class="p">;</span>
</pre></div>
</div>
<p>Suppose this program is contained in the file <code class="file docutils literal"><span class="pre">hello.vhdl</span></code>.
First, you have to compile the file; this is called <cite>analysis</cite> of a design
file in VHDL terms.</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -a hello.vhdl
</pre></div>
</div>
<p>This command creates or updates a file <code class="file docutils literal"><span class="pre">work-obj93.cf</span></code>, which
describes the library <cite>work</cite>.  On GNU/Linux, this command generates a
file <code class="file docutils literal"><span class="pre">hello.o</span></code>, which is the object file corresponding to your
VHDL program.  The object file is not created on Windows.</p>
<p>Then, you have to build an executable file.</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -e hello_world
</pre></div>
</div>
<p>The <code class="xref std std-option docutils literal"><span class="pre">-e</span></code> option means <em class="dfn">elaborate</em>.  With this option, <cite>GHDL</cite>
creates code in order to elaborate a design, with the <code class="samp docutils literal"><span class="pre">hello_world</span></code>
entity at the top of the hierarchy.</p>
<p>On GNU/Linux, if you have enabled the GCC backend during the compilation of <cite>GHDL</cite>,
an executable program called <code class="file docutils literal"><span class="pre">hello_world</span></code> which can be run is generated:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -r hello_world
</pre></div>
</div>
<p>or directly:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ./hello_world
</pre></div>
</div>
<p>On Windows or if the GCC backend was not enabled, no file is created.
The simulation is launched using this command:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>&gt; ghdl -r hello_world
</pre></div>
</div>
<p>The result of the simulation appears on the screen:</p>
<div class="highlight-default"><div class="highlight"><pre><span></span>Hello world!
</pre></div>
</div>
</div>
<div class="section" id="a-full-adder">
<h2>A full adder<a class="headerlink" href="#a-full-adder" title="Permalink to this headline">¶</a></h2>
<p>VHDL is generally used for hardware design.  This example starts with
a full adder described in the <code class="file docutils literal"><span class="pre">adder.vhdl</span></code> file:</p>
<div class="highlight-VHDL"><div class="highlight"><pre><span></span><span class="k">entity</span> <span class="nc">adder</span> <span class="k">is</span>
  <span class="c1">-- `i0`, `i1` and the carry-in `ci` are inputs of the adder.</span>
  <span class="c1">-- `s` is the sum output, `co` is the carry-out.</span>
  <span class="k">port</span> <span class="p">(</span><span class="n">i0</span><span class="p">,</span> <span class="n">i1</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">bit</span><span class="p">;</span> <span class="n">ci</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">bit</span><span class="p">;</span> <span class="n">s</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">bit</span><span class="p">;</span> <span class="n">co</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">bit</span><span class="p">);</span>
<span class="k">end</span> <span class="nc">adder</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">rtl</span> <span class="k">of</span> <span class="nc">adder</span> <span class="k">is</span>
<span class="k">begin</span>
   <span class="c1">--  This full-adder architecture contains two concurrent assignment.</span>
   <span class="c1">--  Compute the sum.</span>
   <span class="n">s</span> <span class="o">&lt;=</span> <span class="n">i0</span> <span class="k">xor</span> <span class="n">i1</span> <span class="k">xor</span> <span class="n">ci</span><span class="p">;</span>
   <span class="c1">--  Compute the carry.</span>
   <span class="n">co</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">i0</span> <span class="k">and</span> <span class="n">i1</span><span class="p">)</span> <span class="k">or</span> <span class="p">(</span><span class="n">i0</span> <span class="k">and</span> <span class="n">ci</span><span class="p">)</span> <span class="k">or</span> <span class="p">(</span><span class="n">i1</span> <span class="k">and</span> <span class="n">ci</span><span class="p">);</span>
<span class="k">end</span> <span class="nc">rtl</span><span class="p">;</span>
</pre></div>
</div>
<p>You can analyze this design file:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -a adder.vhdl
</pre></div>
</div>
<p>You can try to execute the <cite>adder</cite> design, but this is useless,
since nothing externally visible will happen.  In order to
check this full adder, a testbench has to be run.  This testbench is
very simple, since the adder is also simple: it checks exhaustively all
inputs.  Note that only the behaviour is tested, timing constraints are
not checked.  The file <code class="file docutils literal"><span class="pre">adder_tb.vhdl</span></code> contains the testbench for
the adder:</p>
<div class="highlight-VHDL"><div class="highlight"><pre><span></span><span class="c1">--  A testbench has no ports.</span>
<span class="k">entity</span> <span class="nc">adder_tb</span> <span class="k">is</span>
<span class="k">end</span> <span class="nc">adder_tb</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">behav</span> <span class="k">of</span> <span class="nc">adder_tb</span> <span class="k">is</span>
   <span class="c1">--  Declaration of the component that will be instantiated.</span>
   <span class="k">component</span> <span class="nc">adder</span>
     <span class="k">port</span> <span class="p">(</span><span class="n">i0</span><span class="p">,</span> <span class="n">i1</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">bit</span><span class="p">;</span> <span class="n">ci</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">bit</span><span class="p">;</span> <span class="n">s</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">bit</span><span class="p">;</span> <span class="n">co</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">bit</span><span class="p">);</span>
   <span class="k">end</span> <span class="k">component</span><span class="p">;</span>

   <span class="c1">--  Specifies which entity is bound with the component.</span>
   <span class="k">for</span> <span class="n">adder_0</span><span class="o">:</span> <span class="n">adder</span> <span class="k">use</span> <span class="k">entity</span> <span class="nn">work</span><span class="p">.</span><span class="n">adder</span><span class="p">;</span>
   <span class="k">signal</span> <span class="n">i0</span><span class="p">,</span> <span class="n">i1</span><span class="p">,</span> <span class="n">ci</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="n">co</span> <span class="o">:</span> <span class="kt">bit</span><span class="p">;</span>
<span class="k">begin</span>
   <span class="c1">--  Component instantiation.</span>
   <span class="n">adder_0</span><span class="o">:</span> <span class="n">adder</span> <span class="k">port</span> <span class="k">map</span> <span class="p">(</span><span class="n">i0</span> <span class="o">=&gt;</span> <span class="n">i0</span><span class="p">,</span> <span class="n">i1</span> <span class="o">=&gt;</span> <span class="n">i1</span><span class="p">,</span> <span class="n">ci</span> <span class="o">=&gt;</span> <span class="n">ci</span><span class="p">,</span>
                            <span class="n">s</span> <span class="o">=&gt;</span> <span class="n">s</span><span class="p">,</span> <span class="n">co</span> <span class="o">=&gt;</span> <span class="n">co</span><span class="p">);</span>

   <span class="c1">--  This process does the real job.</span>
   <span class="k">process</span>
      <span class="k">type</span> <span class="n">pattern_type</span> <span class="k">is</span> <span class="k">record</span>
         <span class="c1">--  The inputs of the adder.</span>
         <span class="n">i0</span><span class="p">,</span> <span class="n">i1</span><span class="p">,</span> <span class="n">ci</span> <span class="o">:</span> <span class="kt">bit</span><span class="p">;</span>
         <span class="c1">--  The expected outputs of the adder.</span>
         <span class="n">s</span><span class="p">,</span> <span class="n">co</span> <span class="o">:</span> <span class="kt">bit</span><span class="p">;</span>
      <span class="k">end</span> <span class="k">record</span><span class="p">;</span>
      <span class="c1">--  The patterns to apply.</span>
      <span class="k">type</span> <span class="n">pattern_array</span> <span class="k">is</span> <span class="k">array</span> <span class="p">(</span><span class="kt">natural</span> <span class="k">range</span> <span class="o">&lt;&gt;</span><span class="p">)</span> <span class="k">of</span> <span class="n">pattern_type</span><span class="p">;</span>
      <span class="k">constant</span> <span class="n">patterns</span> <span class="o">:</span> <span class="n">pattern_array</span> <span class="o">:=</span>
        <span class="p">((</span><span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">),</span>
         <span class="p">(</span><span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">),</span>
         <span class="p">(</span><span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">),</span>
         <span class="p">(</span><span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">),</span>
         <span class="p">(</span><span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">),</span>
         <span class="p">(</span><span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">),</span>
         <span class="p">(</span><span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;0&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">),</span>
         <span class="p">(</span><span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="sc">&#39;1&#39;</span><span class="p">));</span>
   <span class="k">begin</span>
      <span class="c1">--  Check each pattern.</span>
      <span class="k">for</span> <span class="n">i</span> <span class="k">in</span> <span class="n">patterns</span><span class="na">&#39;range</span> <span class="k">loop</span>
         <span class="c1">--  Set the inputs.</span>
         <span class="n">i0</span> <span class="o">&lt;=</span> <span class="n">patterns</span><span class="p">(</span><span class="n">i</span><span class="p">).</span><span class="n">i0</span><span class="p">;</span>
         <span class="n">i1</span> <span class="o">&lt;=</span> <span class="n">patterns</span><span class="p">(</span><span class="n">i</span><span class="p">).</span><span class="n">i1</span><span class="p">;</span>
         <span class="n">ci</span> <span class="o">&lt;=</span> <span class="n">patterns</span><span class="p">(</span><span class="n">i</span><span class="p">).</span><span class="n">ci</span><span class="p">;</span>
         <span class="c1">--  Wait for the results.</span>
         <span class="k">wait</span> <span class="k">for</span> <span class="mi">1</span> <span class="n">ns</span><span class="p">;</span>
         <span class="c1">--  Check the outputs.</span>
         <span class="k">assert</span> <span class="n">s</span> <span class="o">=</span> <span class="n">patterns</span><span class="p">(</span><span class="n">i</span><span class="p">).</span><span class="n">s</span>
            <span class="n">report</span> <span class="s">&quot;bad sum value&quot;</span> <span class="k">severity</span> <span class="n">error</span><span class="p">;</span>
         <span class="k">assert</span> <span class="n">co</span> <span class="o">=</span> <span class="n">patterns</span><span class="p">(</span><span class="n">i</span><span class="p">).</span><span class="n">co</span>
            <span class="n">report</span> <span class="s">&quot;bad carry out value&quot;</span> <span class="k">severity</span> <span class="n">error</span><span class="p">;</span>
      <span class="k">end</span> <span class="k">loop</span><span class="p">;</span>
      <span class="k">assert</span> <span class="n">false</span> <span class="n">report</span> <span class="s">&quot;end of test&quot;</span> <span class="k">severity</span> <span class="n">note</span><span class="p">;</span>
      <span class="c1">--  Wait forever; this will finish the simulation.</span>
      <span class="k">wait</span><span class="p">;</span>
   <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="nc">behav</span><span class="p">;</span>
</pre></div>
</div>
<p>As usual, you should analyze the design:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -a adder_tb.vhdl
</pre></div>
</div>
<p>And build an executable for the testbench:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -e adder_tb
</pre></div>
</div>
<p>You do not need to specify which object files are required: GHDL knows them
and automatically adds them in the executable.  Now, it is time to run the
testbench:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -r adder_tb
adder_tb.vhdl:52:7:<span class="o">(</span>assertion note<span class="o">)</span>: end of <span class="nb">test</span>
</pre></div>
</div>
<p>If your design is rather complex, you’d like to inspect signals.  Signals
value can be dumped using the VCD file format.  The resulting file can be
read with a wave viewer such as GTKWave.  First, you should simulate your
design and dump a waveform file:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -r adder_tb --vcd<span class="o">=</span>adder.vcd
</pre></div>
</div>
<p>Then, you may now view the waves:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ gtkwave adder.vcd
</pre></div>
</div>
<p>See <a class="reference internal" href="Simulation_and_runtime.html#simulation-options"><span class="std std-ref">Simulation options</span></a>, for more details on the <a class="reference internal" href="Simulation_and_runtime.html#cmdoption-vcd"><code class="xref std std-option docutils literal"><span class="pre">--vcd</span></code></a> option and
other runtime options.</p>
</div>
<div class="section" id="starting-with-a-design">
<h2>Starting with a design<a class="headerlink" href="#starting-with-a-design" title="Permalink to this headline">¶</a></h2>
<p>Unless you are only studying VHDL, you will work with bigger designs than
the ones of the previous examples.</p>
<p>Let’s see how to analyze and run a bigger design, such as the DLX model
suite written by Peter Ashenden which is distributed under the terms of the
GNU General Public License.  A copy is kept on
<a class="reference external" href="http://ghdl.free.fr/dlx.tar.gz">http://ghdl.free.fr/dlx.tar.gz</a></p>
<p>First, untar the sources:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ tar zxvf dlx.tar.gz
</pre></div>
</div>
<p>In order not to pollute the sources with the library, it is a good idea
to create a <code class="file docutils literal"><span class="pre">work/</span></code> subdirectory for the <cite>WORK</cite> library.  To
any GHDL commands, we will add the <code class="xref std std-option docutils literal"><span class="pre">--workdir=work</span></code> option, so
that all files generated by the compiler (except the executable) will be
placed in this directory.</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ <span class="nb">cd</span> dlx
$ mkdir work
</pre></div>
</div>
<p>We will run the <code class="samp docutils literal"><span class="pre">dlx_test_behaviour</span></code> design.  We need to analyze
all the design units for the design hierarchy, in the correct order.
GHDL provides an easy way to do this, by importing the sources:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -i --workdir<span class="o">=</span>work *.vhdl
</pre></div>
</div>
<p>and making a design:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -m --workdir<span class="o">=</span>work dlx_test_behaviour
</pre></div>
</div>
<p>Before this second stage, GHDL knows all the design units of the DLX,
but no one have been analyzed.  The make command of GHDL analyzes and
elaborates a design.  This creates many files in the <code class="file docutils literal"><span class="pre">work/</span></code>
directory, and the <code class="file docutils literal"><span class="pre">dlx_test_behaviour</span></code> executable in the current
directory.</p>
<p>The simulation needs to have a DLX program contained in the file
<code class="file docutils literal"><span class="pre">dlx.out</span></code>.  This memory image will be be loaded in the DLX memory.
Just take one sample:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ cp test_loop.out dlx.out
</pre></div>
</div>
<p>And you can run the test suite:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -r --workdir<span class="o">=</span>work dlx_test_behaviour
</pre></div>
</div>
<p>The test bench monitors the bus and displays each instruction executed.
It finishes with an assertion of severity level note:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>dlx-behaviour.vhdl:395:11:<span class="o">(</span>assertion note<span class="o">)</span>: TRAP instruction
 encountered, execution halted
</pre></div>
</div>
<p>Since the clock is still running, you have to manually stop the program
with the <code class="kbd docutils literal"><span class="pre">C-c</span></code> key sequence.  This behavior prevents you from running the
test bench in batch mode.  However, you may force the simulator to
stop when an assertion above or equal a certain severity level occurs:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl -r --workdir<span class="o">=</span>work dlx_test_behaviour --assert-level<span class="o">=</span>note
</pre></div>
</div>
<p>With this option, the program stops just after the previous message:</p>
<div class="highlight-default"><div class="highlight"><pre><span></span><span class="n">dlx</span><span class="o">-</span><span class="n">behaviour</span><span class="o">.</span><span class="n">vhdl</span><span class="p">:</span><span class="mi">395</span><span class="p">:</span><span class="mi">11</span><span class="p">:(</span><span class="n">assertion</span> <span class="n">note</span><span class="p">):</span> <span class="n">TRAP</span> <span class="n">instruction</span>
 <span class="n">encountered</span><span class="p">,</span> <span class="n">execution</span> <span class="n">halted</span>
<span class="n">error</span><span class="p">:</span> <span class="n">assertion</span> <span class="n">failed</span>
</pre></div>
</div>
<p>If you want to make room on your hard drive, you can either:</p>
<ul>
<li><p class="first">clean the design library with the GHDL command:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl --clean --workdir<span class="o">=</span>work
</pre></div>
</div>
<p>This removes the executable and all the object files.  If you want to
rebuild the design at this point, just do the make command as shown
above.</p>
</li>
<li><p class="first">remove the design library with the GHDL command:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ ghdl --remove --workdir<span class="o">=</span>work
</pre></div>
</div>
<p>This removes the executable, all the object files and the library file.
If you want to rebuild the design, you have to import the sources again,
and to make the design.</p>
</li>
<li><p class="first">remove the <code class="file docutils literal"><span class="pre">work/</span></code> directory:</p>
<div class="highlight-shell"><div class="highlight"><pre><span></span>$ rm -rf work
</pre></div>
</div>
<p>Only the executable is kept.  If you want to rebuild the design, create
the <code class="file docutils literal"><span class="pre">work/</span></code> directory, import the sources, and make the design.</p>
</li>
</ul>
<p>Sometimes, a design does not fully follow the VHDL standards.  For example it
uses the badly engineered <code class="samp docutils literal"><span class="pre">std_logic_unsigned</span></code> package.  GHDL supports
this VHDL dialect through some options:</p>
<div class="highlight-default"><div class="highlight"><pre><span></span><span class="o">--</span><span class="n">ieee</span><span class="o">=</span><span class="n">synopsys</span> <span class="o">-</span><span class="n">fexplicit</span>
</pre></div>
</div>
<p>See <a class="reference internal" href="Invoking_GHDL.html#ieee-library-pitfalls"><span class="std std-ref">IEEE library pitfalls</span></a>, for more details.</p>
</div>
</div>


          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <h3><a href="index.html">Table Of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">Starting with GHDL</a><ul>
<li><a class="reference internal" href="#the-hello-world-program">The hello world program</a></li>
<li><a class="reference internal" href="#a-full-adder">A full adder</a></li>
<li><a class="reference internal" href="#starting-with-a-design">Starting with a design</a></li>
</ul>
</li>
</ul>

  <h4>Previous topic</h4>
  <p class="topless"><a href="Introduction.html"
                        title="previous chapter">Introduction</a></p>
  <h4>Next topic</h4>
  <p class="topless"><a href="Invoking_GHDL.html"
                        title="next chapter">Invoking GHDL</a></p>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="_sources/Starting_with_GHDL.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3>Quick search</h3>
    <form class="search" action="search.html" method="get">
      <div><input type="text" name="q" /></div>
      <div><input type="submit" value="Go" /></div>
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="Invoking_GHDL.html" title="Invoking GHDL"
             >next</a> |</li>
        <li class="right" >
          <a href="Introduction.html" title="Introduction"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="index.html">GHDL 2017-03-01 documentation</a> &#187;</li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &#169; Copyright 2015, Tristan Gingold.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.6.5.
    </div>
  </body>
</html>