{"vcs1":{"timestamp_begin":1746711268.628002644, "rt":6.20, "ut":5.93, "st":0.22}}
{"vcselab":{"timestamp_begin":1746711274.913258769, "rt":0.28, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1746711275.254432682, "rt":0.29, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746711268.309000332}
{"VCS_COMP_START_TIME": 1746711268.309000332}
{"VCS_COMP_END_TIME": 1746711275.612117027}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373752}}
{"vcselab": {"peak_mem": 174924}}
