INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.srcs/sources_1/new/mux_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.srcs/sources_1/new/auto_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.srcs/sim_1/new/auto_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_add_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilogLab/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
