###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       231922   # Number of WRITE/WRITEP commands
num_reads_done                 =       827384   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       616064   # Number of read row buffer hits
num_read_cmds                  =       827382   # Number of READ/READP commands
num_writes_done                =       231934   # Number of read requests issued
num_write_row_hits             =       186152   # Number of write row buffer hits
num_act_cmds                   =       258291   # Number of ACT commands
num_pre_cmds                   =       258263   # Number of PRE commands
num_ondemand_pres              =       233398   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9477523   # Cyles of rank active rank.0
rank_active_cycles.1           =      9252072   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       522477   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       747928   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1008387   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11266   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5160   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1550   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1219   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1553   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1849   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2326   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3870   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1570   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20584   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          277   # Write cmd latency (cycles)
write_latency[40-59]           =          473   # Write cmd latency (cycles)
write_latency[60-79]           =          851   # Write cmd latency (cycles)
write_latency[80-99]           =         1723   # Write cmd latency (cycles)
write_latency[100-119]         =         3163   # Write cmd latency (cycles)
write_latency[120-139]         =         4849   # Write cmd latency (cycles)
write_latency[140-159]         =         6792   # Write cmd latency (cycles)
write_latency[160-179]         =         8459   # Write cmd latency (cycles)
write_latency[180-199]         =         9559   # Write cmd latency (cycles)
write_latency[200-]            =       195750   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       269774   # Read request latency (cycles)
read_latency[40-59]            =        91334   # Read request latency (cycles)
read_latency[60-79]            =       123156   # Read request latency (cycles)
read_latency[80-99]            =        57887   # Read request latency (cycles)
read_latency[100-119]          =        43098   # Read request latency (cycles)
read_latency[120-139]          =        36204   # Read request latency (cycles)
read_latency[140-159]          =        23733   # Read request latency (cycles)
read_latency[160-179]          =        18626   # Read request latency (cycles)
read_latency[180-199]          =        15037   # Read request latency (cycles)
read_latency[200-]             =       148527   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.15775e+09   # Write energy
read_energy                    =    3.336e+09   # Read energy
act_energy                     =  7.06684e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.50789e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.59005e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91397e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77329e+09   # Active standby energy rank.1
average_read_latency           =      141.728   # Average read request latency (cycles)
average_interarrival           =      9.43989   # Average request interarrival latency (cycles)
total_energy                   =  1.82022e+10   # Total energy (pJ)
average_power                  =      1820.22   # Average power (mW)
average_bandwidth              =      9.03951   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       237676   # Number of WRITE/WRITEP commands
num_reads_done                 =       807033   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       592978   # Number of read row buffer hits
num_read_cmds                  =       807036   # Number of READ/READP commands
num_writes_done                =       237689   # Number of read requests issued
num_write_row_hits             =       184047   # Number of write row buffer hits
num_act_cmds                   =       268795   # Number of ACT commands
num_pre_cmds                   =       268763   # Number of PRE commands
num_ondemand_pres              =       243704   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9376259   # Cyles of rank active rank.0
rank_active_cycles.1           =      9348043   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       623741   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       651957   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       992321   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12885   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5058   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1509   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1176   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1564   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1865   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2316   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3932   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1498   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20614   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           33   # Write cmd latency (cycles)
write_latency[20-39]           =          399   # Write cmd latency (cycles)
write_latency[40-59]           =          537   # Write cmd latency (cycles)
write_latency[60-79]           =          896   # Write cmd latency (cycles)
write_latency[80-99]           =         2072   # Write cmd latency (cycles)
write_latency[100-119]         =         3499   # Write cmd latency (cycles)
write_latency[120-139]         =         5837   # Write cmd latency (cycles)
write_latency[140-159]         =         8068   # Write cmd latency (cycles)
write_latency[160-179]         =         9615   # Write cmd latency (cycles)
write_latency[180-199]         =        10611   # Write cmd latency (cycles)
write_latency[200-]            =       196109   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       268665   # Read request latency (cycles)
read_latency[40-59]            =        90262   # Read request latency (cycles)
read_latency[60-79]            =       128470   # Read request latency (cycles)
read_latency[80-99]            =        56406   # Read request latency (cycles)
read_latency[100-119]          =        42582   # Read request latency (cycles)
read_latency[120-139]          =        35311   # Read request latency (cycles)
read_latency[140-159]          =        21819   # Read request latency (cycles)
read_latency[160-179]          =        16560   # Read request latency (cycles)
read_latency[180-199]          =        13183   # Read request latency (cycles)
read_latency[200-]             =       133773   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.18648e+09   # Write energy
read_energy                    =  3.25397e+09   # Read energy
act_energy                     =  7.35423e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.99396e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.12939e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85079e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83318e+09   # Active standby energy rank.1
average_read_latency           =      133.145   # Average read request latency (cycles)
average_interarrival           =      9.57178   # Average request interarrival latency (cycles)
total_energy                   =  1.81768e+10   # Total energy (pJ)
average_power                  =      1817.68   # Average power (mW)
average_bandwidth              =      8.91496   # Average bandwidth
