$date
	Mon Nov 10 18:57:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_down_counter_2bit_jk $end
$var wire 2 ! Q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ t1 $end
$var wire 2 % Q [1:0] $end
$scope module ff0 $end
$var wire 1 & J $end
$var wire 1 ' K $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module ff1 $end
$var wire 1 $ J $end
$var wire 1 $ K $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ) Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
1'
1&
b0 %
1$
1#
0"
b0 !
$end
#5
1"
#10
0"
#15
0$
1(
b11 !
b11 %
1)
1"
0#
#20
0"
#25
1$
b10 !
b10 %
0(
1"
#30
0"
#35
0$
1(
b1 !
b1 %
0)
1"
#40
0"
#45
1$
b0 !
b0 %
0(
1"
#50
0"
#55
0$
1(
b11 !
b11 %
1)
1"
#60
0"
#65
1$
b10 !
b10 %
0(
1"
#70
0"
#75
0$
1(
b1 !
b1 %
0)
1"
#80
0"
#85
1$
b0 !
b0 %
0(
1"
#90
0"
