<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/kernel_kernel.cpp:38:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1024 has been inferred" BundleName="gmem_A" VarName="A" LoopLoc="src/kernel_kernel.cpp:38:19" LoopName="VITIS_LOOP_38_1" ParentFunc="A_IO_L3_in_serialize(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;)" Length="1024" Direction="read" AccessID="Aseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="src/kernel_kernel.cpp:41:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/kernel_kernel.cpp:383:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1024 has been inferred" BundleName="gmem_B" VarName="B" LoopLoc="src/kernel_kernel.cpp:383:20" LoopName="VITIS_LOOP_383_1" ParentFunc="B_IO_L3_in_serialize(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;)" Length="1024" Direction="read" AccessID="Bseq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="src/kernel_kernel.cpp:386:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/kernel_kernel.cpp:1164:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" BundleName="gmem_C" VarName="C" LoopLoc="src/kernel_kernel.cpp:1164:21" LoopName="VITIS_LOOP_1164_1" ParentFunc="C_drain_IO_L3_out_serialize(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;)" Length="256" Direction="write" AccessID="Cseq" OrigID="for.inc.store.20" OrigAccess-DebugLoc="src/kernel_kernel.cpp:1175:10" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/kernel_kernel.cpp:38:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_A" VarName="A" LoopLoc="src/kernel_kernel.cpp:38:19" LoopName="VITIS_LOOP_38_1" ParentFunc="A_IO_L3_in_serialize(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;)" OrigID="Aseq" OrigAccess-DebugLoc="src/kernel_kernel.cpp:38:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/kernel_kernel.cpp:383:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_B" VarName="B" LoopLoc="src/kernel_kernel.cpp:383:20" LoopName="VITIS_LOOP_383_1" ParentFunc="B_IO_L3_in_serialize(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;)" OrigID="Bseq" OrigAccess-DebugLoc="src/kernel_kernel.cpp:383:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/kernel_kernel.cpp:1164:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_C" VarName="C" LoopLoc="src/kernel_kernel.cpp:1164:21" LoopName="VITIS_LOOP_1164_1" ParentFunc="C_drain_IO_L3_out_serialize(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 0&gt;&amp;)" OrigID="Cseq" OrigAccess-DebugLoc="src/kernel_kernel.cpp:1164:21" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/kernel_kernel.cpp:38:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1024 and bit width 512 in loop 'VITIS_LOOP_38_1' has been inferred on bundle 'gmem_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_A" LoopLoc="src/kernel_kernel.cpp:38:19" LoopName="VITIS_LOOP_38_1" Length="1024" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/kernel_kernel.cpp:383:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1024 and bit width 512 in loop 'VITIS_LOOP_383_1' has been inferred on bundle 'gmem_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_B" LoopLoc="src/kernel_kernel.cpp:383:20" LoopName="VITIS_LOOP_383_1" Length="1024" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/kernel_kernel.cpp:1164:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 256 and bit width 512 in loop 'VITIS_LOOP_1164_1' has been inferred on bundle 'gmem_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_C" LoopLoc="src/kernel_kernel.cpp:1164:21" LoopName="VITIS_LOOP_1164_1" Length="256" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

