
CORTEX_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000093dc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004093dc  004093dc  000193dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  004093e4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000d8  204009b8  00409d9c  000209b8  2**2
                  ALLOC
  4 .heap         00008000  20400a90  00409e74  000209b8  2**0
                  ALLOC
  5 .stack        00020000  20408a90  00411e74  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002a  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00009d83  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000010d3  00000000  00000000  0002a7be  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002994  00000000  00000000  0002b891  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000004c8  00000000  00000000  0002e225  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000470  00000000  00000000  0002e6ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00034f64  00000000  00000000  0002eb5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004e24  00000000  00000000  00063ac1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00119fcd  00000000  00000000  000688e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002680  00000000  00000000  001828b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	90 8a 42 20 51 12 40 00 dd 12 40 00 b9 13 40 00     ..B Q.@...@...@.
  400010:	dd 12 40 00 dd 12 40 00 dd 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40003c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40004c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40005c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40006c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40007c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40008c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40009c:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000ac:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000bc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000cc:	dd 12 40 00 00 00 00 00 dd 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000ec:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  4000fc:	dd 12 40 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ..@...@...@...@.
  40010c:	dd 12 40 00 dd 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 dd 12 40 00 dd 12 40 00 dd 12 40 00     ......@...@...@.
  40012c:	dd 12 40 00 dd 12 40 00 00 00 00 00 dd 12 40 00     ..@...@.......@.
  40013c:	dd 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b8 	.word	0x204009b8
  40015c:	00000000 	.word	0x00000000
  400160:	004093e4 	.word	0x004093e4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004093e4 	.word	0x004093e4
  4001a0:	204009bc 	.word	0x204009bc
  4001a4:	004093e4 	.word	0x004093e4
  4001a8:	00000000 	.word	0x00000000

004001ac <ATSAME70_PIO_CfgOutput>:


static inline void ATSAME70_PIO_CfgOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long pioEnable) // \arg PIO to be enabled
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
  4001b4:	6039      	str	r1, [r7, #0]
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  4001b6:	687b      	ldr	r3, [r7, #4]
  4001b8:	683a      	ldr	r2, [r7, #0]
  4001ba:	601a      	str	r2, [r3, #0]
	pPio->PIO_OER = pioEnable; // Configure in Output
  4001bc:	687b      	ldr	r3, [r7, #4]
  4001be:	683a      	ldr	r2, [r7, #0]
  4001c0:	611a      	str	r2, [r3, #16]
}
  4001c2:	bf00      	nop
  4001c4:	370c      	adds	r7, #12
  4001c6:	46bd      	mov	sp, r7
  4001c8:	bc80      	pop	{r7}
  4001ca:	4770      	bx	lr

004001cc <ATSAME70_PIO_CfgInput>:


static inline void ATSAME70_PIO_CfgInput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long pioEnable) // \arg PIO to be enabled
{
  4001cc:	b480      	push	{r7}
  4001ce:	b083      	sub	sp, #12
  4001d0:	af00      	add	r7, sp, #0
  4001d2:	6078      	str	r0, [r7, #4]
  4001d4:	6039      	str	r1, [r7, #0]
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  4001d6:	687b      	ldr	r3, [r7, #4]
  4001d8:	683a      	ldr	r2, [r7, #0]
  4001da:	601a      	str	r2, [r3, #0]
	pPio->PIO_ODR = pioEnable; // Configure in Input
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	683a      	ldr	r2, [r7, #0]
  4001e0:	615a      	str	r2, [r3, #20]
}
  4001e2:	bf00      	nop
  4001e4:	370c      	adds	r7, #12
  4001e6:	46bd      	mov	sp, r7
  4001e8:	bc80      	pop	{r7}
  4001ea:	4770      	bx	lr

004001ec <ATSAME70_PIO_SetOutput>:


static inline void ATSAME70_PIO_SetOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long flag) // \arg output to be set
{
  4001ec:	b480      	push	{r7}
  4001ee:	b083      	sub	sp, #12
  4001f0:	af00      	add	r7, sp, #0
  4001f2:	6078      	str	r0, [r7, #4]
  4001f4:	6039      	str	r1, [r7, #0]
	pPio->PIO_SODR = flag;
  4001f6:	687b      	ldr	r3, [r7, #4]
  4001f8:	683a      	ldr	r2, [r7, #0]
  4001fa:	631a      	str	r2, [r3, #48]	; 0x30
}
  4001fc:	bf00      	nop
  4001fe:	370c      	adds	r7, #12
  400200:	46bd      	mov	sp, r7
  400202:	bc80      	pop	{r7}
  400204:	4770      	bx	lr

00400206 <ATSAME70_PIO_Pulldown_Disable>:
}

static inline void ATSAME70_PIO_Pulldown_Disable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400206:	b480      	push	{r7}
  400208:	b083      	sub	sp, #12
  40020a:	af00      	add	r7, sp, #0
  40020c:	6078      	str	r0, [r7, #4]
  40020e:	6039      	str	r1, [r7, #0]
	pPio->PIO_PPDDR = flag;
  400210:	687b      	ldr	r3, [r7, #4]
  400212:	683a      	ldr	r2, [r7, #0]
  400214:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
}
  400218:	bf00      	nop
  40021a:	370c      	adds	r7, #12
  40021c:	46bd      	mov	sp, r7
  40021e:	bc80      	pop	{r7}
  400220:	4770      	bx	lr

00400222 <ATSAME70_PIO_Pullup_Enable>:

static inline void ATSAME70_PIO_Pullup_Enable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400222:	b480      	push	{r7}
  400224:	b083      	sub	sp, #12
  400226:	af00      	add	r7, sp, #0
  400228:	6078      	str	r0, [r7, #4]
  40022a:	6039      	str	r1, [r7, #0]
	pPio->PIO_PUER = flag;
  40022c:	687b      	ldr	r3, [r7, #4]
  40022e:	683a      	ldr	r2, [r7, #0]
  400230:	665a      	str	r2, [r3, #100]	; 0x64
}
  400232:	bf00      	nop
  400234:	370c      	adds	r7, #12
  400236:	46bd      	mov	sp, r7
  400238:	bc80      	pop	{r7}
  40023a:	4770      	bx	lr

0040023c <ATSAME70_PIO_Pullup_Disable>:

static inline void ATSAME70_PIO_Pullup_Disable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  40023c:	b480      	push	{r7}
  40023e:	b083      	sub	sp, #12
  400240:	af00      	add	r7, sp, #0
  400242:	6078      	str	r0, [r7, #4]
  400244:	6039      	str	r1, [r7, #0]
	pPio->PIO_PUDR = flag;
  400246:	687b      	ldr	r3, [r7, #4]
  400248:	683a      	ldr	r2, [r7, #0]
  40024a:	661a      	str	r2, [r3, #96]	; 0x60
}
  40024c:	bf00      	nop
  40024e:	370c      	adds	r7, #12
  400250:	46bd      	mov	sp, r7
  400252:	bc80      	pop	{r7}
  400254:	4770      	bx	lr

00400256 <ATSAME70_PIO_Slow_Clock_Divider>:

static inline void ATSAME70_PIO_Slow_Clock_Divider(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400256:	b480      	push	{r7}
  400258:	b083      	sub	sp, #12
  40025a:	af00      	add	r7, sp, #0
  40025c:	6078      	str	r0, [r7, #4]
  40025e:	6039      	str	r1, [r7, #0]
	pPio->PIO_SCDR = flag;
  400260:	687b      	ldr	r3, [r7, #4]
  400262:	683a      	ldr	r2, [r7, #0]
  400264:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
  400268:	bf00      	nop
  40026a:	370c      	adds	r7, #12
  40026c:	46bd      	mov	sp, r7
  40026e:	bc80      	pop	{r7}
  400270:	4770      	bx	lr

00400272 <ATSAME70_PIO_Slow_Clock_Enable>:

static inline void ATSAME70_PIO_Slow_Clock_Enable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  400272:	b480      	push	{r7}
  400274:	b083      	sub	sp, #12
  400276:	af00      	add	r7, sp, #0
  400278:	6078      	str	r0, [r7, #4]
  40027a:	6039      	str	r1, [r7, #0]
	pPio->PIO_IFSCER = flag;
  40027c:	687b      	ldr	r3, [r7, #4]
  40027e:	683a      	ldr	r2, [r7, #0]
  400280:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
  400284:	bf00      	nop
  400286:	370c      	adds	r7, #12
  400288:	46bd      	mov	sp, r7
  40028a:	bc80      	pop	{r7}
  40028c:	4770      	bx	lr

0040028e <ATSAME70_PIO_Input_Filter_Enable>:

static inline void ATSAME70_PIO_Input_Filter_Enable(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  40028e:	b480      	push	{r7}
  400290:	b083      	sub	sp, #12
  400292:	af00      	add	r7, sp, #0
  400294:	6078      	str	r0, [r7, #4]
  400296:	6039      	str	r1, [r7, #0]
	pPio->PIO_IFER = flag;
  400298:	687b      	ldr	r3, [r7, #4]
  40029a:	683a      	ldr	r2, [r7, #0]
  40029c:	621a      	str	r2, [r3, #32]
}
  40029e:	bf00      	nop
  4002a0:	370c      	adds	r7, #12
  4002a2:	46bd      	mov	sp, r7
  4002a4:	bc80      	pop	{r7}
  4002a6:	4770      	bx	lr

004002a8 <ATSAME70_PIO_Edge_Select>:

static inline void ATSAME70_PIO_Edge_Select(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  4002a8:	b480      	push	{r7}
  4002aa:	b083      	sub	sp, #12
  4002ac:	af00      	add	r7, sp, #0
  4002ae:	6078      	str	r0, [r7, #4]
  4002b0:	6039      	str	r1, [r7, #0]
	pPio->PIO_ESR = flag;
  4002b2:	687b      	ldr	r3, [r7, #4]
  4002b4:	683a      	ldr	r2, [r7, #0]
  4002b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
  4002ba:	bf00      	nop
  4002bc:	370c      	adds	r7, #12
  4002be:	46bd      	mov	sp, r7
  4002c0:	bc80      	pop	{r7}
  4002c2:	4770      	bx	lr

004002c4 <ATSAME70_PIO_Falling_Edge_Low_level_Select>:
}

static inline void ATSAME70_PIO_Falling_Edge_Low_level_Select(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  4002c4:	b480      	push	{r7}
  4002c6:	b083      	sub	sp, #12
  4002c8:	af00      	add	r7, sp, #0
  4002ca:	6078      	str	r0, [r7, #4]
  4002cc:	6039      	str	r1, [r7, #0]
	pPio->PIO_FELLSR = flag;
  4002ce:	687b      	ldr	r3, [r7, #4]
  4002d0:	683a      	ldr	r2, [r7, #0]
  4002d2:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
}
  4002d6:	bf00      	nop
  4002d8:	370c      	adds	r7, #12
  4002da:	46bd      	mov	sp, r7
  4002dc:	bc80      	pop	{r7}
  4002de:	4770      	bx	lr

004002e0 <ATSAME70_PIO_CfgPeriph>:

void ATSAME70_PIO_CfgPeriph(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long periphEnable, // arg PERIPH A to enable -> PIO_ABCDSR1 PIO_ABCDSR2 = 00
unsigned long periph_address)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	60f8      	str	r0, [r7, #12]
  4002e8:	60b9      	str	r1, [r7, #8]
  4002ea:	607a      	str	r2, [r7, #4]
	pPio->PIO_PDR = periphEnable; //perihp enable + pio disable
  4002ec:	68fb      	ldr	r3, [r7, #12]
  4002ee:	68ba      	ldr	r2, [r7, #8]
  4002f0:	605a      	str	r2, [r3, #4]
	switch (periph_address)
  4002f2:	687b      	ldr	r3, [r7, #4]
  4002f4:	2b03      	cmp	r3, #3
  4002f6:	d843      	bhi.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
  4002f8:	a201      	add	r2, pc, #4	; (adr r2, 400300 <ATSAME70_PIO_CfgPeriph+0x20>)
  4002fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002fe:	bf00      	nop
  400300:	00400311 	.word	0x00400311
  400304:	0040032f 	.word	0x0040032f
  400308:	0040034b 	.word	0x0040034b
  40030c:	00400367 	.word	0x00400367
	{
		case PERIPHERAL_A: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] & (~periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] & (~periphEnable); break;
  400310:	68fb      	ldr	r3, [r7, #12]
  400312:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400314:	68bb      	ldr	r3, [r7, #8]
  400316:	43db      	mvns	r3, r3
  400318:	401a      	ands	r2, r3
  40031a:	68fb      	ldr	r3, [r7, #12]
  40031c:	671a      	str	r2, [r3, #112]	; 0x70
  40031e:	68fb      	ldr	r3, [r7, #12]
  400320:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400322:	68bb      	ldr	r3, [r7, #8]
  400324:	43db      	mvns	r3, r3
  400326:	401a      	ands	r2, r3
  400328:	68fb      	ldr	r3, [r7, #12]
  40032a:	675a      	str	r2, [r3, #116]	; 0x74
  40032c:	e028      	b.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
		case PERIPHERAL_B: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] | ( periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] & (~periphEnable); break;
  40032e:	68fb      	ldr	r3, [r7, #12]
  400330:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400332:	68bb      	ldr	r3, [r7, #8]
  400334:	431a      	orrs	r2, r3
  400336:	68fb      	ldr	r3, [r7, #12]
  400338:	671a      	str	r2, [r3, #112]	; 0x70
  40033a:	68fb      	ldr	r3, [r7, #12]
  40033c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40033e:	68bb      	ldr	r3, [r7, #8]
  400340:	43db      	mvns	r3, r3
  400342:	401a      	ands	r2, r3
  400344:	68fb      	ldr	r3, [r7, #12]
  400346:	675a      	str	r2, [r3, #116]	; 0x74
  400348:	e01a      	b.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
		case PERIPHERAL_C: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] & (~periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] | ( periphEnable); break;
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40034e:	68bb      	ldr	r3, [r7, #8]
  400350:	43db      	mvns	r3, r3
  400352:	401a      	ands	r2, r3
  400354:	68fb      	ldr	r3, [r7, #12]
  400356:	671a      	str	r2, [r3, #112]	; 0x70
  400358:	68fb      	ldr	r3, [r7, #12]
  40035a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40035c:	68bb      	ldr	r3, [r7, #8]
  40035e:	431a      	orrs	r2, r3
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	675a      	str	r2, [r3, #116]	; 0x74
  400364:	e00c      	b.n	400380 <ATSAME70_PIO_CfgPeriph+0xa0>
		case PERIPHERAL_D: pPio->PIO_ABCDSR[0] = pPio->PIO_ABCDSR[0] | ( periphEnable); pPio->PIO_ABCDSR[1] = pPio->PIO_ABCDSR[1] | ( periphEnable); break;
  400366:	68fb      	ldr	r3, [r7, #12]
  400368:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40036a:	68bb      	ldr	r3, [r7, #8]
  40036c:	431a      	orrs	r2, r3
  40036e:	68fb      	ldr	r3, [r7, #12]
  400370:	671a      	str	r2, [r3, #112]	; 0x70
  400372:	68fb      	ldr	r3, [r7, #12]
  400374:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400376:	68bb      	ldr	r3, [r7, #8]
  400378:	431a      	orrs	r2, r3
  40037a:	68fb      	ldr	r3, [r7, #12]
  40037c:	675a      	str	r2, [r3, #116]	; 0x74
  40037e:	bf00      	nop
	}
	
}
  400380:	bf00      	nop
  400382:	3714      	adds	r7, #20
  400384:	46bd      	mov	sp, r7
  400386:	bc80      	pop	{r7}
  400388:	4770      	bx	lr
  40038a:	bf00      	nop

0040038c <board_init>:
	pPio->PIO_PER = pioEnable; //perihp enable + pio disable

}

void board_init(void)
{
  40038c:	b580      	push	{r7, lr}
  40038e:	af00      	add	r7, sp, #0
	//enable pio clk 
	PMC_EnablePeripheral(ID_PIOA);
  400390:	200a      	movs	r0, #10
  400392:	4ba2      	ldr	r3, [pc, #648]	; (40061c <board_init+0x290>)
  400394:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOB);
  400396:	200b      	movs	r0, #11
  400398:	4ba0      	ldr	r3, [pc, #640]	; (40061c <board_init+0x290>)
  40039a:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOC);
  40039c:	200c      	movs	r0, #12
  40039e:	4b9f      	ldr	r3, [pc, #636]	; (40061c <board_init+0x290>)
  4003a0:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOD);
  4003a2:	2010      	movs	r0, #16
  4003a4:	4b9d      	ldr	r3, [pc, #628]	; (40061c <board_init+0x290>)
  4003a6:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOE);
  4003a8:	2011      	movs	r0, #17
  4003aa:	4b9c      	ldr	r3, [pc, #624]	; (40061c <board_init+0x290>)
  4003ac:	4798      	blx	r3
	
	//SDRAM Address
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR0_PORT,SDRAM_ADR0,SDRAM_ADR0_PERIPHERAL);
  4003ae:	2200      	movs	r2, #0
  4003b0:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4003b4:	489a      	ldr	r0, [pc, #616]	; (400620 <board_init+0x294>)
  4003b6:	4b9b      	ldr	r3, [pc, #620]	; (400624 <board_init+0x298>)
  4003b8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR1_PORT,SDRAM_ADR1,SDRAM_ADR1_PERIPHERAL);
  4003ba:	2200      	movs	r2, #0
  4003bc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4003c0:	4897      	ldr	r0, [pc, #604]	; (400620 <board_init+0x294>)
  4003c2:	4b98      	ldr	r3, [pc, #608]	; (400624 <board_init+0x298>)
  4003c4:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR2_PORT,SDRAM_ADR2,SDRAM_ADR2_PERIPHERAL);
  4003c6:	2200      	movs	r2, #0
  4003c8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4003cc:	4894      	ldr	r0, [pc, #592]	; (400620 <board_init+0x294>)
  4003ce:	4b95      	ldr	r3, [pc, #596]	; (400624 <board_init+0x298>)
  4003d0:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR3_PORT,SDRAM_ADR3,SDRAM_ADR3_PERIPHERAL);
  4003d2:	2200      	movs	r2, #0
  4003d4:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  4003d8:	4891      	ldr	r0, [pc, #580]	; (400620 <board_init+0x294>)
  4003da:	4b92      	ldr	r3, [pc, #584]	; (400624 <board_init+0x298>)
  4003dc:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR4_PORT,SDRAM_ADR4,SDRAM_ADR4_PERIPHERAL);
  4003de:	2200      	movs	r2, #0
  4003e0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  4003e4:	488e      	ldr	r0, [pc, #568]	; (400620 <board_init+0x294>)
  4003e6:	4b8f      	ldr	r3, [pc, #572]	; (400624 <board_init+0x298>)
  4003e8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_ADR5_PORT,SDRAM_ADR5,SDRAM_ADR5_PERIPHERAL);
  4003ea:	2200      	movs	r2, #0
  4003ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  4003f0:	488b      	ldr	r0, [pc, #556]	; (400620 <board_init+0x294>)
  4003f2:	4b8c      	ldr	r3, [pc, #560]	; (400624 <board_init+0x298>)
  4003f4:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR6_PORT,SDRAM_ADR6,SDRAM_ADR6_PERIPHERAL);
  4003f6:	2200      	movs	r2, #0
  4003f8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  4003fc:	4888      	ldr	r0, [pc, #544]	; (400620 <board_init+0x294>)
  4003fe:	4b89      	ldr	r3, [pc, #548]	; (400624 <board_init+0x298>)
  400400:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR7_PORT,SDRAM_ADR7,SDRAM_ADR7_PERIPHERAL);
  400402:	2200      	movs	r2, #0
  400404:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400408:	4885      	ldr	r0, [pc, #532]	; (400620 <board_init+0x294>)
  40040a:	4b86      	ldr	r3, [pc, #536]	; (400624 <board_init+0x298>)
  40040c:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR8_PORT,SDRAM_ADR8,SDRAM_ADR8_PERIPHERAL);
  40040e:	2200      	movs	r2, #0
  400410:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400414:	4882      	ldr	r0, [pc, #520]	; (400620 <board_init+0x294>)
  400416:	4b83      	ldr	r3, [pc, #524]	; (400624 <board_init+0x298>)
  400418:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR9_PORT,SDRAM_ADR9,SDRAM_ADR9_PERIPHERAL);
  40041a:	2200      	movs	r2, #0
  40041c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400420:	487f      	ldr	r0, [pc, #508]	; (400620 <board_init+0x294>)
  400422:	4b80      	ldr	r3, [pc, #512]	; (400624 <board_init+0x298>)
  400424:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR10_PORT,SDRAM_ADR10,SDRAM_ADR10_PERIPHERAL);
  400426:	2202      	movs	r2, #2
  400428:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40042c:	487e      	ldr	r0, [pc, #504]	; (400628 <board_init+0x29c>)
  40042e:	4b7d      	ldr	r3, [pc, #500]	; (400624 <board_init+0x298>)
  400430:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR11_PORT,SDRAM_ADR11,SDRAM_ADR11_PERIPHERAL);
  400432:	2200      	movs	r2, #0
  400434:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400438:	4879      	ldr	r0, [pc, #484]	; (400620 <board_init+0x294>)
  40043a:	4b7a      	ldr	r3, [pc, #488]	; (400624 <board_init+0x298>)
  40043c:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_ADR12_PORT,SDRAM_ADR12,SDRAM_ADR12_PERIPHERAL);
  40043e:	2202      	movs	r2, #2
  400440:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400444:	4879      	ldr	r0, [pc, #484]	; (40062c <board_init+0x2a0>)
  400446:	4b77      	ldr	r3, [pc, #476]	; (400624 <board_init+0x298>)
  400448:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_BA0_PORT,SDRAM_BA0,SDRAM_BA0_PERIPHERAL);
  40044a:	2202      	movs	r2, #2
  40044c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400450:	4876      	ldr	r0, [pc, #472]	; (40062c <board_init+0x2a0>)
  400452:	4b74      	ldr	r3, [pc, #464]	; (400624 <board_init+0x298>)
  400454:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_BA1_PORT,SDRAM_BA1,SDRAM_BA1_PERIPHERAL);
  400456:	2202      	movs	r2, #2
  400458:	2101      	movs	r1, #1
  40045a:	4874      	ldr	r0, [pc, #464]	; (40062c <board_init+0x2a0>)
  40045c:	4b71      	ldr	r3, [pc, #452]	; (400624 <board_init+0x298>)
  40045e:	4798      	blx	r3
	
	//SDRAM Data
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA0_PORT,SDRAM_DATA0,SDRAM_DATA0_PERIPHERAL);
  400460:	2200      	movs	r2, #0
  400462:	2101      	movs	r1, #1
  400464:	486e      	ldr	r0, [pc, #440]	; (400620 <board_init+0x294>)
  400466:	4b6f      	ldr	r3, [pc, #444]	; (400624 <board_init+0x298>)
  400468:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA1_PORT,SDRAM_DATA1,SDRAM_DATA1_PERIPHERAL);
  40046a:	2200      	movs	r2, #0
  40046c:	2102      	movs	r1, #2
  40046e:	486c      	ldr	r0, [pc, #432]	; (400620 <board_init+0x294>)
  400470:	4b6c      	ldr	r3, [pc, #432]	; (400624 <board_init+0x298>)
  400472:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA2_PORT,SDRAM_DATA2,SDRAM_DATA2_PERIPHERAL);
  400474:	2200      	movs	r2, #0
  400476:	2104      	movs	r1, #4
  400478:	4869      	ldr	r0, [pc, #420]	; (400620 <board_init+0x294>)
  40047a:	4b6a      	ldr	r3, [pc, #424]	; (400624 <board_init+0x298>)
  40047c:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA3_PORT,SDRAM_DATA3,SDRAM_DATA3_PERIPHERAL);
  40047e:	2200      	movs	r2, #0
  400480:	2108      	movs	r1, #8
  400482:	4867      	ldr	r0, [pc, #412]	; (400620 <board_init+0x294>)
  400484:	4b67      	ldr	r3, [pc, #412]	; (400624 <board_init+0x298>)
  400486:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA4_PORT,SDRAM_DATA4,SDRAM_DATA4_PERIPHERAL);
  400488:	2200      	movs	r2, #0
  40048a:	2110      	movs	r1, #16
  40048c:	4864      	ldr	r0, [pc, #400]	; (400620 <board_init+0x294>)
  40048e:	4b65      	ldr	r3, [pc, #404]	; (400624 <board_init+0x298>)
  400490:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA5_PORT,SDRAM_DATA5,SDRAM_DATA5_PERIPHERAL);
  400492:	2200      	movs	r2, #0
  400494:	2120      	movs	r1, #32
  400496:	4862      	ldr	r0, [pc, #392]	; (400620 <board_init+0x294>)
  400498:	4b62      	ldr	r3, [pc, #392]	; (400624 <board_init+0x298>)
  40049a:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA6_PORT,SDRAM_DATA6,SDRAM_DATA6_PERIPHERAL);
  40049c:	2200      	movs	r2, #0
  40049e:	2140      	movs	r1, #64	; 0x40
  4004a0:	485f      	ldr	r0, [pc, #380]	; (400620 <board_init+0x294>)
  4004a2:	4b60      	ldr	r3, [pc, #384]	; (400624 <board_init+0x298>)
  4004a4:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA7_PORT,SDRAM_DATA7,SDRAM_DATA7_PERIPHERAL);
  4004a6:	2200      	movs	r2, #0
  4004a8:	2180      	movs	r1, #128	; 0x80
  4004aa:	485d      	ldr	r0, [pc, #372]	; (400620 <board_init+0x294>)
  4004ac:	4b5d      	ldr	r3, [pc, #372]	; (400624 <board_init+0x298>)
  4004ae:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA8_PORT,SDRAM_DATA8,SDRAM_DATA8_PERIPHERAL);
  4004b0:	2200      	movs	r2, #0
  4004b2:	2101      	movs	r1, #1
  4004b4:	485e      	ldr	r0, [pc, #376]	; (400630 <board_init+0x2a4>)
  4004b6:	4b5b      	ldr	r3, [pc, #364]	; (400624 <board_init+0x298>)
  4004b8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA9_PORT,SDRAM_DATA9,SDRAM_DATA9_PERIPHERAL);
  4004ba:	2200      	movs	r2, #0
  4004bc:	2102      	movs	r1, #2
  4004be:	485c      	ldr	r0, [pc, #368]	; (400630 <board_init+0x2a4>)
  4004c0:	4b58      	ldr	r3, [pc, #352]	; (400624 <board_init+0x298>)
  4004c2:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA10_PORT,SDRAM_DATA10,SDRAM_DATA10_PERIPHERAL);
  4004c4:	2200      	movs	r2, #0
  4004c6:	2104      	movs	r1, #4
  4004c8:	4859      	ldr	r0, [pc, #356]	; (400630 <board_init+0x2a4>)
  4004ca:	4b56      	ldr	r3, [pc, #344]	; (400624 <board_init+0x298>)
  4004cc:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA11_PORT,SDRAM_DATA11,SDRAM_DATA11_PERIPHERAL);
  4004ce:	2200      	movs	r2, #0
  4004d0:	2108      	movs	r1, #8
  4004d2:	4857      	ldr	r0, [pc, #348]	; (400630 <board_init+0x2a4>)
  4004d4:	4b53      	ldr	r3, [pc, #332]	; (400624 <board_init+0x298>)
  4004d6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA12_PORT,SDRAM_DATA12,SDRAM_DATA12_PERIPHERAL);
  4004d8:	2200      	movs	r2, #0
  4004da:	2110      	movs	r1, #16
  4004dc:	4854      	ldr	r0, [pc, #336]	; (400630 <board_init+0x2a4>)
  4004de:	4b51      	ldr	r3, [pc, #324]	; (400624 <board_init+0x298>)
  4004e0:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA13_PORT,SDRAM_DATA13,SDRAM_DATA13_PERIPHERAL);
  4004e2:	2200      	movs	r2, #0
  4004e4:	2120      	movs	r1, #32
  4004e6:	4852      	ldr	r0, [pc, #328]	; (400630 <board_init+0x2a4>)
  4004e8:	4b4e      	ldr	r3, [pc, #312]	; (400624 <board_init+0x298>)
  4004ea:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA14_PORT,SDRAM_DATA14,SDRAM_DATA14_PERIPHERAL);
  4004ec:	2200      	movs	r2, #0
  4004ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4004f2:	484e      	ldr	r0, [pc, #312]	; (40062c <board_init+0x2a0>)
  4004f4:	4b4b      	ldr	r3, [pc, #300]	; (400624 <board_init+0x298>)
  4004f6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_DATA15_PORT,SDRAM_DATA15,SDRAM_DATA15_PERIPHERAL);
  4004f8:	2200      	movs	r2, #0
  4004fa:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4004fe:	484b      	ldr	r0, [pc, #300]	; (40062c <board_init+0x2a0>)
  400500:	4b48      	ldr	r3, [pc, #288]	; (400624 <board_init+0x298>)
  400502:	4798      	blx	r3
	
	//SDRAM Control
	ATSAME70_PIO_CfgPeriph(SDRAM_CKE_PORT,SDRAM_CKE,SDRAM_CKE_PERIPHERAL);
  400504:	2202      	movs	r2, #2
  400506:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40050a:	4847      	ldr	r0, [pc, #284]	; (400628 <board_init+0x29c>)
  40050c:	4b45      	ldr	r3, [pc, #276]	; (400624 <board_init+0x298>)
  40050e:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_CLK_PORT,SDRAM_CLK,SDRAM_CLK_PERIPHERAL);
  400510:	2202      	movs	r2, #2
  400512:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  400516:	4844      	ldr	r0, [pc, #272]	; (400628 <board_init+0x29c>)
  400518:	4b42      	ldr	r3, [pc, #264]	; (400624 <board_init+0x298>)
  40051a:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_CAS_PORT,SDRAM_CAS,SDRAM_CAS_PERIPHERAL);
  40051c:	2202      	movs	r2, #2
  40051e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400522:	4841      	ldr	r0, [pc, #260]	; (400628 <board_init+0x29c>)
  400524:	4b3f      	ldr	r3, [pc, #252]	; (400624 <board_init+0x298>)
  400526:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_RAS_PORT,SDRAM_RAS,SDRAM_RAS_PERIPHERAL);
  400528:	2202      	movs	r2, #2
  40052a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40052e:	483e      	ldr	r0, [pc, #248]	; (400628 <board_init+0x29c>)
  400530:	4b3c      	ldr	r3, [pc, #240]	; (400624 <board_init+0x298>)
  400532:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SDRAM_WE_PORT,SDRAM_WE,SDRAM_WE_PERIPHERAL);
  400534:	2202      	movs	r2, #2
  400536:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40053a:	483b      	ldr	r0, [pc, #236]	; (400628 <board_init+0x29c>)
  40053c:	4b39      	ldr	r3, [pc, #228]	; (400624 <board_init+0x298>)
  40053e:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_DQML_PORT,SDRAM_DQML,SDRAM_DQML_PERIPHERAL);
  400540:	2200      	movs	r2, #0
  400542:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400546:	4836      	ldr	r0, [pc, #216]	; (400620 <board_init+0x294>)
  400548:	4b36      	ldr	r3, [pc, #216]	; (400624 <board_init+0x298>)
  40054a:	4798      	blx	r3
    ATSAME70_PIO_CfgPeriph(SDRAM_DQMH_PORT,SDRAM_DQMH,SDRAM_DQMH_PERIPHERAL);
  40054c:	2202      	movs	r2, #2
  40054e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400552:	4835      	ldr	r0, [pc, #212]	; (400628 <board_init+0x29c>)
  400554:	4b33      	ldr	r3, [pc, #204]	; (400624 <board_init+0x298>)
  400556:	4798      	blx	r3

	//Ethernet SRAM Interface DM9000
	ATSAME70_PIO_CfgPeriph(ETH_CS_PORT,ETH_CS,ETH_CS_PERIPHERAL);
  400558:	2200      	movs	r2, #0
  40055a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  40055e:	4830      	ldr	r0, [pc, #192]	; (400620 <board_init+0x294>)
  400560:	4b30      	ldr	r3, [pc, #192]	; (400624 <board_init+0x298>)
  400562:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(ETH_IOR_PORT,ETH_IOR,ETH_IOR_PERIPHERAL);
  400564:	2200      	movs	r2, #0
  400566:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40056a:	482d      	ldr	r0, [pc, #180]	; (400620 <board_init+0x294>)
  40056c:	4b2d      	ldr	r3, [pc, #180]	; (400624 <board_init+0x298>)
  40056e:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(ETH_IOW_PORT,ETH_IOW,ETH_IOW_PERIPHERAL);
  400570:	2200      	movs	r2, #0
  400572:	f44f 7180 	mov.w	r1, #256	; 0x100
  400576:	482a      	ldr	r0, [pc, #168]	; (400620 <board_init+0x294>)
  400578:	4b2a      	ldr	r3, [pc, #168]	; (400624 <board_init+0x298>)
  40057a:	4798      	blx	r3

	ATSAME70_PIO_CfgOutput(ETH_PWRST_PORT,ETH_PWRST);  //obsolete!
  40057c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400580:	4829      	ldr	r0, [pc, #164]	; (400628 <board_init+0x29c>)
  400582:	4b2c      	ldr	r3, [pc, #176]	; (400634 <board_init+0x2a8>)
  400584:	4798      	blx	r3
	ATSAME70_PIO_SetOutput(ETH_PWRST_PORT,ETH_PWRST);
  400586:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40058a:	4827      	ldr	r0, [pc, #156]	; (400628 <board_init+0x29c>)
  40058c:	4b2a      	ldr	r3, [pc, #168]	; (400638 <board_init+0x2ac>)
  40058e:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (ETH_INT_PORT,ETH_INT);      //ethernet interrupt
  400590:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400594:	4822      	ldr	r0, [pc, #136]	; (400620 <board_init+0x294>)
  400596:	4b29      	ldr	r3, [pc, #164]	; (40063c <board_init+0x2b0>)
  400598:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(ETH_INT_PORT,ETH_INT); 
  40059a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  40059e:	4820      	ldr	r0, [pc, #128]	; (400620 <board_init+0x294>)
  4005a0:	4b27      	ldr	r3, [pc, #156]	; (400640 <board_init+0x2b4>)
  4005a2:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(ETH_INT_PORT,ETH_INT); 
  4005a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4005a8:	481d      	ldr	r0, [pc, #116]	; (400620 <board_init+0x294>)
  4005aa:	4b26      	ldr	r3, [pc, #152]	; (400644 <board_init+0x2b8>)
  4005ac:	4798      	blx	r3
	//LCD SRAM Interface
	ATSAME70_PIO_CfgPeriph(LCD_CS_PORT,LCD_CS,LCD_CS_PERIPHERAL);
  4005ae:	2202      	movs	r2, #2
  4005b0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  4005b4:	481d      	ldr	r0, [pc, #116]	; (40062c <board_init+0x2a0>)
  4005b6:	4b1b      	ldr	r3, [pc, #108]	; (400624 <board_init+0x298>)
  4005b8:	4798      	blx	r3
	
	//LCD Touch Serial Interface I/O Pins
	ATSAME70_PIO_CfgOutput(LCD_D_CLK_PORT, LCD_D_CLK);
  4005ba:	2120      	movs	r1, #32
  4005bc:	481a      	ldr	r0, [pc, #104]	; (400628 <board_init+0x29c>)
  4005be:	4b1d      	ldr	r3, [pc, #116]	; (400634 <board_init+0x2a8>)
  4005c0:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LCD_D_CS_PORT, LCD_D_CS);
  4005c2:	2140      	movs	r1, #64	; 0x40
  4005c4:	4818      	ldr	r0, [pc, #96]	; (400628 <board_init+0x29c>)
  4005c6:	4b1b      	ldr	r3, [pc, #108]	; (400634 <board_init+0x2a8>)
  4005c8:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LCD_D_IN_PORT, LCD_D_IN);
  4005ca:	2102      	movs	r1, #2
  4005cc:	4816      	ldr	r0, [pc, #88]	; (400628 <board_init+0x29c>)
  4005ce:	4b19      	ldr	r3, [pc, #100]	; (400634 <board_init+0x2a8>)
  4005d0:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (LCD_D_OUT_PORT, LCD_D_OUT);
  4005d2:	2110      	movs	r1, #16
  4005d4:	4814      	ldr	r0, [pc, #80]	; (400628 <board_init+0x29c>)
  4005d6:	4b19      	ldr	r3, [pc, #100]	; (40063c <board_init+0x2b0>)
  4005d8:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(LCD_D_OUT_PORT, LCD_D_OUT);
  4005da:	2110      	movs	r1, #16
  4005dc:	4812      	ldr	r0, [pc, #72]	; (400628 <board_init+0x29c>)
  4005de:	4b18      	ldr	r3, [pc, #96]	; (400640 <board_init+0x2b4>)
  4005e0:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(LCD_D_OUT_PORT, LCD_D_OUT);
  4005e2:	2110      	movs	r1, #16
  4005e4:	4810      	ldr	r0, [pc, #64]	; (400628 <board_init+0x29c>)
  4005e6:	4b17      	ldr	r3, [pc, #92]	; (400644 <board_init+0x2b8>)
  4005e8:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (LCD_D_BUSY_PORT, LCD_D_BUSY);
  4005ea:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005ee:	480e      	ldr	r0, [pc, #56]	; (400628 <board_init+0x29c>)
  4005f0:	4b12      	ldr	r3, [pc, #72]	; (40063c <board_init+0x2b0>)
  4005f2:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(LCD_D_BUSY_PORT, LCD_D_BUSY);
  4005f4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005f8:	480b      	ldr	r0, [pc, #44]	; (400628 <board_init+0x29c>)
  4005fa:	4b11      	ldr	r3, [pc, #68]	; (400640 <board_init+0x2b4>)
  4005fc:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(LCD_D_BUSY_PORT, LCD_D_BUSY);
  4005fe:	f44f 7180 	mov.w	r1, #256	; 0x100
  400602:	4809      	ldr	r0, [pc, #36]	; (400628 <board_init+0x29c>)
  400604:	4b0f      	ldr	r3, [pc, #60]	; (400644 <board_init+0x2b8>)
  400606:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (LCD_DIRQ_PORT, LCD_DIRQ);
  400608:	2104      	movs	r1, #4
  40060a:	4808      	ldr	r0, [pc, #32]	; (40062c <board_init+0x2a0>)
  40060c:	4b0b      	ldr	r3, [pc, #44]	; (40063c <board_init+0x2b0>)
  40060e:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(LCD_DIRQ_PORT, LCD_DIRQ);
  400610:	2104      	movs	r1, #4
  400612:	4806      	ldr	r0, [pc, #24]	; (40062c <board_init+0x2a0>)
  400614:	4b0a      	ldr	r3, [pc, #40]	; (400640 <board_init+0x2b4>)
  400616:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(LCD_DIRQ_PORT, LCD_DIRQ);
  400618:	2104      	movs	r1, #4
  40061a:	e015      	b.n	400648 <board_init+0x2bc>
  40061c:	00400a6d 	.word	0x00400a6d
  400620:	400e1200 	.word	0x400e1200
  400624:	004002e1 	.word	0x004002e1
  400628:	400e1400 	.word	0x400e1400
  40062c:	400e0e00 	.word	0x400e0e00
  400630:	400e1600 	.word	0x400e1600
  400634:	004001ad 	.word	0x004001ad
  400638:	004001ed 	.word	0x004001ed
  40063c:	004001cd 	.word	0x004001cd
  400640:	00400207 	.word	0x00400207
  400644:	0040023d 	.word	0x0040023d
  400648:	489a      	ldr	r0, [pc, #616]	; (4008b4 <board_init+0x528>)
  40064a:	4b9b      	ldr	r3, [pc, #620]	; (4008b8 <board_init+0x52c>)
  40064c:	4798      	blx	r3
	//LCD Intensity Control Interface TC Output: TIOB
	ATSAME70_PIO_CfgPeriph(LCD_INTENSITY_PORT,LCD_INTENSITY,LCD_INTENSITY_PERIPHERAL);
  40064e:	2201      	movs	r2, #1
  400650:	2102      	movs	r1, #2
  400652:	4898      	ldr	r0, [pc, #608]	; (4008b4 <board_init+0x528>)
  400654:	4b99      	ldr	r3, [pc, #612]	; (4008bc <board_init+0x530>)
  400656:	4798      	blx	r3


	//Rotation + Button Encoder Interface I/O Pins
	
	ATSAME70_PIO_CfgOutput(BUTTON_MULTIPLEXER_SEL0_PORT,BUTTON_MULTIPLEXER_SEL0);
  400658:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40065c:	4895      	ldr	r0, [pc, #596]	; (4008b4 <board_init+0x528>)
  40065e:	4b98      	ldr	r3, [pc, #608]	; (4008c0 <board_init+0x534>)
  400660:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(BUTTON_MULTIPLEXER_SEL1_PORT,BUTTON_MULTIPLEXER_SEL1);
  400662:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400666:	4897      	ldr	r0, [pc, #604]	; (4008c4 <board_init+0x538>)
  400668:	4b95      	ldr	r3, [pc, #596]	; (4008c0 <board_init+0x534>)
  40066a:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(BUTTON_MULTIPLEXER_SEL2_PORT,BUTTON_MULTIPLEXER_SEL2);
  40066c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400670:	4895      	ldr	r0, [pc, #596]	; (4008c8 <board_init+0x53c>)
  400672:	4b93      	ldr	r3, [pc, #588]	; (4008c0 <board_init+0x534>)
  400674:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  400676:	2101      	movs	r1, #1
  400678:	4894      	ldr	r0, [pc, #592]	; (4008cc <board_init+0x540>)
  40067a:	4b95      	ldr	r3, [pc, #596]	; (4008d0 <board_init+0x544>)
  40067c:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Enable(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  40067e:	2101      	movs	r1, #1
  400680:	4892      	ldr	r0, [pc, #584]	; (4008cc <board_init+0x540>)
  400682:	4b94      	ldr	r3, [pc, #592]	; (4008d4 <board_init+0x548>)
  400684:	4798      	blx	r3
	ATSAME70_PIO_Edge_Select(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  400686:	2101      	movs	r1, #1
  400688:	4890      	ldr	r0, [pc, #576]	; (4008cc <board_init+0x540>)
  40068a:	4b93      	ldr	r3, [pc, #588]	; (4008d8 <board_init+0x54c>)
  40068c:	4798      	blx	r3
	ATSAME70_PIO_Falling_Edge_Low_level_Select(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);
  40068e:	2101      	movs	r1, #1
  400690:	488e      	ldr	r0, [pc, #568]	; (4008cc <board_init+0x540>)
  400692:	4b92      	ldr	r3, [pc, #584]	; (4008dc <board_init+0x550>)
  400694:	4798      	blx	r3
	
	ATSAME70_PIO_Input_Filter_Enable(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER); //enable input filter
  400696:	2101      	movs	r1, #1
  400698:	488c      	ldr	r0, [pc, #560]	; (4008cc <board_init+0x540>)
  40069a:	4b91      	ldr	r3, [pc, #580]	; (4008e0 <board_init+0x554>)
  40069c:	4798      	blx	r3
	ATSAME70_PIO_Slow_Clock_Divider(BUTTON_MULTIPLEXER_TASTER_PORT, 1);                         //32kHz slow clock divider
  40069e:	2101      	movs	r1, #1
  4006a0:	488a      	ldr	r0, [pc, #552]	; (4008cc <board_init+0x540>)
  4006a2:	4b90      	ldr	r3, [pc, #576]	; (4008e4 <board_init+0x558>)
  4006a4:	4798      	blx	r3
	ATSAME70_PIO_Slow_Clock_Enable(BUTTON_MULTIPLEXER_TASTER_PORT,BUTTON_MULTIPLEXER_TASTER);   //enable debouncing filter
  4006a6:	2101      	movs	r1, #1
  4006a8:	4888      	ldr	r0, [pc, #544]	; (4008cc <board_init+0x540>)
  4006aa:	4b8f      	ldr	r3, [pc, #572]	; (4008e8 <board_init+0x55c>)
  4006ac:	4798      	blx	r3
	
	ATSAME70_PIO_CfgOutput(ENCODER_RESET_PORT,ENCODER_RESET);
  4006ae:	2104      	movs	r1, #4
  4006b0:	4884      	ldr	r0, [pc, #528]	; (4008c4 <board_init+0x538>)
  4006b2:	4b83      	ldr	r3, [pc, #524]	; (4008c0 <board_init+0x534>)
  4006b4:	4798      	blx	r3
	ATSAME70_PIO_SetOutput(ENCODER_RESET_PORT,ENCODER_RESET);   //reset Encoder FFs
  4006b6:	2104      	movs	r1, #4
  4006b8:	4882      	ldr	r0, [pc, #520]	; (4008c4 <board_init+0x538>)
  4006ba:	4b8c      	ldr	r3, [pc, #560]	; (4008ec <board_init+0x560>)
  4006bc:	4798      	blx	r3

	//TWI (I2C) Interface
	ATSAME70_PIO_CfgPeriph(TWD_PORT,TWD,TWD_PERIPHERAL);
  4006be:	2200      	movs	r2, #0
  4006c0:	2108      	movs	r1, #8
  4006c2:	487c      	ldr	r0, [pc, #496]	; (4008b4 <board_init+0x528>)
  4006c4:	4b7d      	ldr	r3, [pc, #500]	; (4008bc <board_init+0x530>)
  4006c6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(TWCK_PORT,TWCK,TWCK_PERIPHERAL);
  4006c8:	2200      	movs	r2, #0
  4006ca:	2110      	movs	r1, #16
  4006cc:	4879      	ldr	r0, [pc, #484]	; (4008b4 <board_init+0x528>)
  4006ce:	4b7b      	ldr	r3, [pc, #492]	; (4008bc <board_init+0x530>)
  4006d0:	4798      	blx	r3

	//SPI Interface
	
	//ATSAME70_PIO_CfgOutput(ATSAME70_BASE_PIOB,PIO_PB2);
	AFEC0->AFEC_CHDR = ADC_INPUT5;  //for CS0; ADC_INPUT5 is alternate function
  4006d2:	4b87      	ldr	r3, [pc, #540]	; (4008f0 <board_init+0x564>)
  4006d4:	2204      	movs	r2, #4
  4006d6:	619a      	str	r2, [r3, #24]
	
	
	ATSAME70_PIO_CfgPeriph(SPI_CS0_PORT,SPI_CS0,SPI_CS0_PERIPHERAL);
  4006d8:	2203      	movs	r2, #3
  4006da:	2104      	movs	r1, #4
  4006dc:	487b      	ldr	r0, [pc, #492]	; (4008cc <board_init+0x540>)
  4006de:	4b77      	ldr	r3, [pc, #476]	; (4008bc <board_init+0x530>)
  4006e0:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SPI_CS1_PORT,SPI_CS1,SPI_CS1_PERIPHERAL);
  4006e2:	2200      	movs	r2, #0
  4006e4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4006e8:	4872      	ldr	r0, [pc, #456]	; (4008b4 <board_init+0x528>)
  4006ea:	4b74      	ldr	r3, [pc, #464]	; (4008bc <board_init+0x530>)
  4006ec:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SPI_CS3_PORT,SPI_CS3,SPI_CS3_PERIPHERAL);
  4006ee:	2201      	movs	r2, #1
  4006f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006f4:	4873      	ldr	r0, [pc, #460]	; (4008c4 <board_init+0x538>)
  4006f6:	4b71      	ldr	r3, [pc, #452]	; (4008bc <board_init+0x530>)
  4006f8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(SPCK_PORT,SPCK,SPCK_PERIPHERAL);
  4006fa:	2201      	movs	r2, #1
  4006fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  400700:	4870      	ldr	r0, [pc, #448]	; (4008c4 <board_init+0x538>)
  400702:	4b6e      	ldr	r3, [pc, #440]	; (4008bc <board_init+0x530>)
  400704:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(MISO_PORT,MISO,MISO_PERIPHERAL);
  400706:	2201      	movs	r2, #1
  400708:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40070c:	486d      	ldr	r0, [pc, #436]	; (4008c4 <board_init+0x538>)
  40070e:	4b6b      	ldr	r3, [pc, #428]	; (4008bc <board_init+0x530>)
  400710:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(MOSI_PORT,MOSI,MOSI_PERIPHERAL);
  400712:	2201      	movs	r2, #1
  400714:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400718:	486a      	ldr	r0, [pc, #424]	; (4008c4 <board_init+0x538>)
  40071a:	4b68      	ldr	r3, [pc, #416]	; (4008bc <board_init+0x530>)
  40071c:	4798      	blx	r3
	
	
	//SPI Interface I/O Pins
	ATSAME70_PIO_CfgOutput(EN_SPI_PORT,EN_SPI);
  40071e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400722:	4869      	ldr	r0, [pc, #420]	; (4008c8 <board_init+0x53c>)
  400724:	4b66      	ldr	r3, [pc, #408]	; (4008c0 <board_init+0x534>)
  400726:	4798      	blx	r3

	//JTAG Interface: no init!
	
	//DEBUG RS232 (print) Interface
	ATSAME70_PIO_CfgPeriph(DBGU_RX_PORT,DBGU_RX,DBGU_RX_PERIPHERAL);
  400728:	2200      	movs	r2, #0
  40072a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40072e:	4861      	ldr	r0, [pc, #388]	; (4008b4 <board_init+0x528>)
  400730:	4b62      	ldr	r3, [pc, #392]	; (4008bc <board_init+0x530>)
  400732:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_TX_PORT,DBGU_TX,DBGU_TX_PERIPHERAL);
  400734:	2200      	movs	r2, #0
  400736:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40073a:	485e      	ldr	r0, [pc, #376]	; (4008b4 <board_init+0x528>)
  40073c:	4b5f      	ldr	r3, [pc, #380]	; (4008bc <board_init+0x530>)
  40073e:	4798      	blx	r3

	//Interrupt Inputs I/O Pins
	ATSAME70_PIO_CfgInput (SENSOR_INT_PORT,SENSOR_INT);
  400740:	f44f 7100 	mov.w	r1, #512	; 0x200
  400744:	485f      	ldr	r0, [pc, #380]	; (4008c4 <board_init+0x538>)
  400746:	4b62      	ldr	r3, [pc, #392]	; (4008d0 <board_init+0x544>)
  400748:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Enable(SENSOR_INT_PORT,SENSOR_INT);
  40074a:	f44f 7100 	mov.w	r1, #512	; 0x200
  40074e:	485d      	ldr	r0, [pc, #372]	; (4008c4 <board_init+0x538>)
  400750:	4b60      	ldr	r3, [pc, #384]	; (4008d4 <board_init+0x548>)
  400752:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (RADIO_INT_PORT,RADIO_INT);
  400754:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400758:	4856      	ldr	r0, [pc, #344]	; (4008b4 <board_init+0x528>)
  40075a:	4b5d      	ldr	r3, [pc, #372]	; (4008d0 <board_init+0x544>)
  40075c:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Enable(RADIO_INT_PORT,RADIO_INT);
  40075e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400762:	4854      	ldr	r0, [pc, #336]	; (4008b4 <board_init+0x528>)
  400764:	4b5b      	ldr	r3, [pc, #364]	; (4008d4 <board_init+0x548>)
  400766:	4798      	blx	r3
	
	//Inputs/Outputs Connector I/O Pins: Input Configuration
	ATSAME70_PIO_CfgInput (PIO00_PORT,PIO00);
  400768:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40076c:	4851      	ldr	r0, [pc, #324]	; (4008b4 <board_init+0x528>)
  40076e:	4b58      	ldr	r3, [pc, #352]	; (4008d0 <board_init+0x544>)
  400770:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO01_PORT,PIO01);
  400772:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  400776:	484f      	ldr	r0, [pc, #316]	; (4008b4 <board_init+0x528>)
  400778:	4b55      	ldr	r3, [pc, #340]	; (4008d0 <board_init+0x544>)
  40077a:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO02_PORT,PIO02);
  40077c:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  400780:	484c      	ldr	r0, [pc, #304]	; (4008b4 <board_init+0x528>)
  400782:	4b53      	ldr	r3, [pc, #332]	; (4008d0 <board_init+0x544>)
  400784:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO03_PORT,PIO03);
  400786:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  40078a:	484a      	ldr	r0, [pc, #296]	; (4008b4 <board_init+0x528>)
  40078c:	4b50      	ldr	r3, [pc, #320]	; (4008d0 <board_init+0x544>)
  40078e:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO04_PORT,PIO04);
  400790:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  400794:	484b      	ldr	r0, [pc, #300]	; (4008c4 <board_init+0x538>)
  400796:	4b4e      	ldr	r3, [pc, #312]	; (4008d0 <board_init+0x544>)
  400798:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO05_PORT,PIO05);
  40079a:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40079e:	4845      	ldr	r0, [pc, #276]	; (4008b4 <board_init+0x528>)
  4007a0:	4b4b      	ldr	r3, [pc, #300]	; (4008d0 <board_init+0x544>)
  4007a2:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO06_PORT,PIO06);
  4007a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4007a8:	4842      	ldr	r0, [pc, #264]	; (4008b4 <board_init+0x528>)
  4007aa:	4b49      	ldr	r3, [pc, #292]	; (4008d0 <board_init+0x544>)
  4007ac:	4798      	blx	r3
	ATSAME70_PIO_CfgInput (PIO07_PORT,PIO07);
  4007ae:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4007b2:	4844      	ldr	r0, [pc, #272]	; (4008c4 <board_init+0x538>)
  4007b4:	4b46      	ldr	r3, [pc, #280]	; (4008d0 <board_init+0x544>)
  4007b6:	4798      	blx	r3
	
	ATSAME70_PIO_CfgOutput(PIO06_PORT,PIO06);
  4007b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4007bc:	483d      	ldr	r0, [pc, #244]	; (4008b4 <board_init+0x528>)
  4007be:	4b40      	ldr	r3, [pc, #256]	; (4008c0 <board_init+0x534>)
  4007c0:	4798      	blx	r3
	//USB Interface Inputs I/O Pins: Indicator for USB Connection
	ATSAME70_PIO_CfgInput ( USB_POWER_PORT,USB_POWER);
  4007c2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007c6:	483b      	ldr	r0, [pc, #236]	; (4008b4 <board_init+0x528>)
  4007c8:	4b41      	ldr	r3, [pc, #260]	; (4008d0 <board_init+0x544>)
  4007ca:	4798      	blx	r3
	
	//USB Interface Inputs I/O Pins: Board Power from USB-Connector (FTDI USB Connector)
	ATSAME70_PIO_CfgInput ( USB_ON_5V_PORT,USB_ON_5V);
  4007cc:	2180      	movs	r1, #128	; 0x80
  4007ce:	483d      	ldr	r0, [pc, #244]	; (4008c4 <board_init+0x538>)
  4007d0:	4b3f      	ldr	r3, [pc, #252]	; (4008d0 <board_init+0x544>)
  4007d2:	4798      	blx	r3
	ATSAME70_PIO_Pulldown_Disable(USB_ON_5V_PORT,USB_ON_5V);
  4007d4:	2180      	movs	r1, #128	; 0x80
  4007d6:	483b      	ldr	r0, [pc, #236]	; (4008c4 <board_init+0x538>)
  4007d8:	4b46      	ldr	r3, [pc, #280]	; (4008f4 <board_init+0x568>)
  4007da:	4798      	blx	r3
	ATSAME70_PIO_Pullup_Disable(USB_ON_5V_PORT,USB_ON_5V);
  4007dc:	2180      	movs	r1, #128	; 0x80
  4007de:	4839      	ldr	r0, [pc, #228]	; (4008c4 <board_init+0x538>)
  4007e0:	4b35      	ldr	r3, [pc, #212]	; (4008b8 <board_init+0x52c>)
  4007e2:	4798      	blx	r3
	//IR Sensor Inputs I/O Pins
	ATSAME70_PIO_CfgInput ( IR_DATA_PORT,IR_DATA	);
  4007e4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4007e8:	4832      	ldr	r0, [pc, #200]	; (4008b4 <board_init+0x528>)
  4007ea:	4b39      	ldr	r3, [pc, #228]	; (4008d0 <board_init+0x544>)
  4007ec:	4798      	blx	r3

	//WLAN RS232  Interface
	ATSAME70_PIO_CfgPeriph( WLAN_TX_PORT, WLAN_TX,WLAN_TX_PERIPHERAL);
  4007ee:	2202      	movs	r2, #2
  4007f0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  4007f4:	4833      	ldr	r0, [pc, #204]	; (4008c4 <board_init+0x538>)
  4007f6:	4b31      	ldr	r3, [pc, #196]	; (4008bc <board_init+0x530>)
  4007f8:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph( WLAN_RX_PORT, WLAN_RX,WLAN_RX_PERIPHERAL);
  4007fa:	2202      	movs	r2, #2
  4007fc:	2108      	movs	r1, #8
  4007fe:	4831      	ldr	r0, [pc, #196]	; (4008c4 <board_init+0x538>)
  400800:	4b2e      	ldr	r3, [pc, #184]	; (4008bc <board_init+0x530>)
  400802:	4798      	blx	r3

	//WLAN I/O Pins
	ATSAME70_PIO_CfgOutput(WLAN_WAKEPUP_PORT,WLAN_WAKEPUP);
  400804:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400808:	482e      	ldr	r0, [pc, #184]	; (4008c4 <board_init+0x538>)
  40080a:	4b2d      	ldr	r3, [pc, #180]	; (4008c0 <board_init+0x534>)
  40080c:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(WLAN_EN_PORT,WLAN_EN);
  40080e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400812:	482c      	ldr	r0, [pc, #176]	; (4008c4 <board_init+0x538>)
  400814:	4b2a      	ldr	r3, [pc, #168]	; (4008c0 <board_init+0x534>)
  400816:	4798      	blx	r3
	//ATSAME70_PIO_ClearOutput(WLAN_EN_PORT,WLAN_EN);
	ATSAME70_PIO_SetOutput(WLAN_EN_PORT,WLAN_EN);
  400818:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40081c:	4829      	ldr	r0, [pc, #164]	; (4008c4 <board_init+0x538>)
  40081e:	4b33      	ldr	r3, [pc, #204]	; (4008ec <board_init+0x560>)
  400820:	4798      	blx	r3
	//GPS RS232  Interface
	ATSAME70_PIO_CfgPeriph(GPS_RX_PORT,GPS_RX,GPS_RX_PERIPHERAL);
  400822:	2200      	movs	r2, #0
  400824:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400828:	4826      	ldr	r0, [pc, #152]	; (4008c4 <board_init+0x538>)
  40082a:	4b24      	ldr	r3, [pc, #144]	; (4008bc <board_init+0x530>)
  40082c:	4798      	blx	r3
	#ifdef GPS_TX_ACITVE 
	ATSAME70_PIO_CfgPeriph(GPS_TX_PORT,GPS_TX,GPS_TX_PERIPHERAL);
  40082e:	2201      	movs	r2, #1
  400830:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400834:	4823      	ldr	r0, [pc, #140]	; (4008c4 <board_init+0x538>)
  400836:	4b21      	ldr	r3, [pc, #132]	; (4008bc <board_init+0x530>)
  400838:	4798      	blx	r3
	#endif
	//ATSAME70_PIO_CfgInput(GPS_RX_PORT,GPS_RX);

   //MP3-Decoder (VS1053) I/O Pins
   	ATSAME70_PIO_CfgInput (MP3_DREQ_PORT,MP3_DREQ);
  40083a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40083e:	4822      	ldr	r0, [pc, #136]	; (4008c8 <board_init+0x53c>)
  400840:	4b23      	ldr	r3, [pc, #140]	; (4008d0 <board_init+0x544>)
  400842:	4798      	blx	r3
	#define DEFMSTR_TYPE_LAST    1
	//LED I/O Pins
	MATRIX->CCFG_SYSIO = CCFG_SYSIO_SYSIO5;
  400844:	4b2c      	ldr	r3, [pc, #176]	; (4008f8 <board_init+0x56c>)
  400846:	2220      	movs	r2, #32
  400848:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	MATRIX->MATRIX_SCFG[0] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal SRAM IF0
  40084c:	4b2a      	ldr	r3, [pc, #168]	; (4008f8 <board_init+0x56c>)
  40084e:	4a2b      	ldr	r2, [pc, #172]	; (4008fc <board_init+0x570>)
  400850:	641a      	str	r2, [r3, #64]	; 0x40
	MATRIX->MATRIX_SCFG[1] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal SRAM IF1
  400852:	4b29      	ldr	r3, [pc, #164]	; (4008f8 <board_init+0x56c>)
  400854:	4a29      	ldr	r2, [pc, #164]	; (4008fc <board_init+0x570>)
  400856:	645a      	str	r2, [r3, #68]	; 0x44
	MATRIX->MATRIX_SCFG[2] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal ROM
  400858:	4b27      	ldr	r3, [pc, #156]	; (4008f8 <board_init+0x56c>)
  40085a:	4a28      	ldr	r2, [pc, #160]	; (4008fc <board_init+0x570>)
  40085c:	649a      	str	r2, [r3, #72]	; 0x48
	MATRIX->MATRIX_SCFG[3] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //internal FLASH
  40085e:	4b26      	ldr	r3, [pc, #152]	; (4008f8 <board_init+0x56c>)
  400860:	4a26      	ldr	r2, [pc, #152]	; (4008fc <board_init+0x570>)
  400862:	64da      	str	r2, [r3, #76]	; 0x4c
	MATRIX->MATRIX_SCFG[4] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //USB HS Dual Port RAM
  400864:	4b24      	ldr	r3, [pc, #144]	; (4008f8 <board_init+0x56c>)
  400866:	4a25      	ldr	r2, [pc, #148]	; (4008fc <board_init+0x570>)
  400868:	651a      	str	r2, [r3, #80]	; 0x50
	MATRIX->MATRIX_SCFG[5] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //EBI
  40086a:	4b23      	ldr	r3, [pc, #140]	; (4008f8 <board_init+0x56c>)
  40086c:	4a23      	ldr	r2, [pc, #140]	; (4008fc <board_init+0x570>)
  40086e:	655a      	str	r2, [r3, #84]	; 0x54
	MATRIX->MATRIX_SCFG[6] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //QSPI
  400870:	4b21      	ldr	r3, [pc, #132]	; (4008f8 <board_init+0x56c>)
  400872:	4a22      	ldr	r2, [pc, #136]	; (4008fc <board_init+0x570>)
  400874:	659a      	str	r2, [r3, #88]	; 0x58
	MATRIX->MATRIX_SCFG[7] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //peripheral bridge
  400876:	4b20      	ldr	r3, [pc, #128]	; (4008f8 <board_init+0x56c>)
  400878:	4a20      	ldr	r2, [pc, #128]	; (4008fc <board_init+0x570>)
  40087a:	65da      	str	r2, [r3, #92]	; 0x5c
	MATRIX->MATRIX_SCFG[8] = MATRIX_SCFG_SLOT_CYCLE(2) + MATRIX_SCFG_DEFMSTR_TYPE(DEFMSTR_TYPE_LAST) ;                      //Cortex AHB Slave
  40087c:	4b1e      	ldr	r3, [pc, #120]	; (4008f8 <board_init+0x56c>)
  40087e:	4a1f      	ldr	r2, [pc, #124]	; (4008fc <board_init+0x570>)
  400880:	661a      	str	r2, [r3, #96]	; 0x60
	ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  400882:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400886:	4810      	ldr	r0, [pc, #64]	; (4008c8 <board_init+0x53c>)
  400888:	4b0d      	ldr	r3, [pc, #52]	; (4008c0 <board_init+0x534>)
  40088a:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LED1_PORT,LED1);
  40088c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  400890:	480d      	ldr	r0, [pc, #52]	; (4008c8 <board_init+0x53c>)
  400892:	4b0b      	ldr	r3, [pc, #44]	; (4008c0 <board_init+0x534>)
  400894:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LED2_PORT,LED2); //TDO Output!!!  periphal alternate
  400896:	2120      	movs	r1, #32
  400898:	480c      	ldr	r0, [pc, #48]	; (4008cc <board_init+0x540>)
  40089a:	4b09      	ldr	r3, [pc, #36]	; (4008c0 <board_init+0x534>)
  40089c:	4798      	blx	r3

	//Connector RS232 Interface
	ATSAME70_PIO_CfgPeriph(RXD1_PORT,RXD1,RXD1_PERIPHERAL);
  40089e:	2200      	movs	r2, #0
  4008a0:	2120      	movs	r1, #32
  4008a2:	4804      	ldr	r0, [pc, #16]	; (4008b4 <board_init+0x528>)
  4008a4:	4b05      	ldr	r3, [pc, #20]	; (4008bc <board_init+0x530>)
  4008a6:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(TXD1_PORT,TXD1,TXD1_PERIPHERAL);
  4008a8:	2200      	movs	r2, #0
  4008aa:	2140      	movs	r1, #64	; 0x40
  4008ac:	4801      	ldr	r0, [pc, #4]	; (4008b4 <board_init+0x528>)
  4008ae:	4b03      	ldr	r3, [pc, #12]	; (4008bc <board_init+0x530>)
  4008b0:	4798      	blx	r3
  4008b2:	e025      	b.n	400900 <board_init+0x574>
  4008b4:	400e0e00 	.word	0x400e0e00
  4008b8:	0040023d 	.word	0x0040023d
  4008bc:	004002e1 	.word	0x004002e1
  4008c0:	004001ad 	.word	0x004001ad
  4008c4:	400e1400 	.word	0x400e1400
  4008c8:	400e1200 	.word	0x400e1200
  4008cc:	400e1000 	.word	0x400e1000
  4008d0:	004001cd 	.word	0x004001cd
  4008d4:	00400223 	.word	0x00400223
  4008d8:	004002a9 	.word	0x004002a9
  4008dc:	004002c5 	.word	0x004002c5
  4008e0:	0040028f 	.word	0x0040028f
  4008e4:	00400257 	.word	0x00400257
  4008e8:	00400273 	.word	0x00400273
  4008ec:	004001ed 	.word	0x004001ed
  4008f0:	4003c000 	.word	0x4003c000
  4008f4:	00400207 	.word	0x00400207
  4008f8:	40088000 	.word	0x40088000
  4008fc:	00010002 	.word	0x00010002

    //ADC Interface: Channel Enable Register 
    ANALOG_INPUT0_AFEC->AFEC_CHER = (ANALOG_INPUT0_AFEC->AFEC_CHER) | ANALOG_INPUT0_CHANNEL;
  400900:	4a1b      	ldr	r2, [pc, #108]	; (400970 <board_init+0x5e4>)
  400902:	4b1b      	ldr	r3, [pc, #108]	; (400970 <board_init+0x5e4>)
  400904:	695b      	ldr	r3, [r3, #20]
  400906:	f043 0301 	orr.w	r3, r3, #1
  40090a:	6153      	str	r3, [r2, #20]
    ANALOG_INPUT1_AFEC->AFEC_CHER = (ANALOG_INPUT0_AFEC->AFEC_CHER) | ANALOG_INPUT1_CHANNEL;
  40090c:	4a19      	ldr	r2, [pc, #100]	; (400974 <board_init+0x5e8>)
  40090e:	4b18      	ldr	r3, [pc, #96]	; (400970 <board_init+0x5e4>)
  400910:	695b      	ldr	r3, [r3, #20]
  400912:	f043 0301 	orr.w	r3, r3, #1
  400916:	6153      	str	r3, [r2, #20]
    ADC_INPUT2_AFEC->AFEC_CHER = (ADC_INPUT2_AFEC->AFEC_CHER) |  ADC_INPUT2;
  400918:	4a15      	ldr	r2, [pc, #84]	; (400970 <board_init+0x5e4>)
  40091a:	4b15      	ldr	r3, [pc, #84]	; (400970 <board_init+0x5e4>)
  40091c:	695b      	ldr	r3, [r3, #20]
  40091e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400922:	6153      	str	r3, [r2, #20]
    ADC_INPUT3_AFEC->AFEC_CHER = (ADC_INPUT3_AFEC->AFEC_CHER) |  ADC_INPUT3;
  400924:	4a12      	ldr	r2, [pc, #72]	; (400970 <board_init+0x5e4>)
  400926:	4b12      	ldr	r3, [pc, #72]	; (400970 <board_init+0x5e4>)
  400928:	695b      	ldr	r3, [r3, #20]
  40092a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40092e:	6153      	str	r3, [r2, #20]
    ADC_INPUT4_AFEC->AFEC_CHER = (ADC_INPUT4_AFEC->AFEC_CHER) |  ADC_INPUT4;
  400930:	4a0f      	ldr	r2, [pc, #60]	; (400970 <board_init+0x5e4>)
  400932:	4b0f      	ldr	r3, [pc, #60]	; (400970 <board_init+0x5e4>)
  400934:	695b      	ldr	r3, [r3, #20]
  400936:	f043 0302 	orr.w	r3, r3, #2
  40093a:	6153      	str	r3, [r2, #20]
    ADC_INPUT5_AFEC->AFEC_CHER = (ADC_INPUT5_AFEC->AFEC_CHER) |  ADC_INPUT5;
  40093c:	4a0c      	ldr	r2, [pc, #48]	; (400970 <board_init+0x5e4>)
  40093e:	4b0c      	ldr	r3, [pc, #48]	; (400970 <board_init+0x5e4>)
  400940:	695b      	ldr	r3, [r3, #20]
  400942:	f043 0304 	orr.w	r3, r3, #4
  400946:	6153      	str	r3, [r2, #20]
    ADC_INPUT_1_2V_AFEC->AFEC_CHER = (ADC_INPUT_1_2V_AFEC->AFEC_CHER) | ADC_INPUT_1_2V;
  400948:	4a0a      	ldr	r2, [pc, #40]	; (400974 <board_init+0x5e8>)
  40094a:	4b0a      	ldr	r3, [pc, #40]	; (400974 <board_init+0x5e8>)
  40094c:	695b      	ldr	r3, [r3, #20]
  40094e:	f043 0308 	orr.w	r3, r3, #8
  400952:	6153      	str	r3, [r2, #20]
    ADC_INPUT_3_3V_AFEC->AFEC_CHER = (ADC_INPUT_3_3V_AFEC->AFEC_CHER) | ADC_INPUT_3_3V;
  400954:	4a07      	ldr	r2, [pc, #28]	; (400974 <board_init+0x5e8>)
  400956:	4b07      	ldr	r3, [pc, #28]	; (400974 <board_init+0x5e8>)
  400958:	695b      	ldr	r3, [r3, #20]
  40095a:	f043 0320 	orr.w	r3, r3, #32
  40095e:	6153      	str	r3, [r2, #20]
    ADC_INPUT_5V_AFEC->AFEC_CHER = (ADC_INPUT_5V_AFEC->AFEC_CHER) | ADC_INPUT_5V;
  400960:	4a04      	ldr	r2, [pc, #16]	; (400974 <board_init+0x5e8>)
  400962:	4b04      	ldr	r3, [pc, #16]	; (400974 <board_init+0x5e8>)
  400964:	695b      	ldr	r3, [r3, #20]
  400966:	f043 0302 	orr.w	r3, r3, #2
  40096a:	6153      	str	r3, [r2, #20]
    //ADC_INPUT_TASTER_AFEC->AFEC_CHER = (ADC_INPUT_TASTER_AFEC->AFEC_CHER) | ADC_INPUT_TASTER;
	
	//DAC Interface Channel Enable Register 
	// DACC->DACC_CHER = DAC0 | DAC1;		
}
  40096c:	bf00      	nop
  40096e:	bd80      	pop	{r7, pc}
  400970:	4003c000 	.word	0x4003c000
  400974:	40064000 	.word	0x40064000

00400978 <soft_reset>:
}



void soft_reset (void)
{
  400978:	b580      	push	{r7, lr}
  40097a:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40097c:	b672      	cpsid	i
	__disable_irq();
	RSTC->RSTC_MR = RSTC_MR_KEY_PASSWD | RSTC_MR_ERSTL(5) ;
  40097e:	4b0a      	ldr	r3, [pc, #40]	; (4009a8 <soft_reset+0x30>)
  400980:	4a0a      	ldr	r2, [pc, #40]	; (4009ac <soft_reset+0x34>)
  400982:	609a      	str	r2, [r3, #8]
	delayms(10);
  400984:	200a      	movs	r0, #10
  400986:	4b0a      	ldr	r3, [pc, #40]	; (4009b0 <soft_reset+0x38>)
  400988:	4798      	blx	r3
	RSTC->RSTC_CR = RSTC_CR_KEY_PASSWD | RSTC_CR_EXTRST;
  40098a:	4b07      	ldr	r3, [pc, #28]	; (4009a8 <soft_reset+0x30>)
  40098c:	4a09      	ldr	r2, [pc, #36]	; (4009b4 <soft_reset+0x3c>)
  40098e:	601a      	str	r2, [r3, #0]
	delayms(100);
  400990:	2064      	movs	r0, #100	; 0x64
  400992:	4b07      	ldr	r3, [pc, #28]	; (4009b0 <soft_reset+0x38>)
  400994:	4798      	blx	r3
	RSTC->RSTC_MR = RSTC_MR_KEY_PASSWD | RSTC_MR_ERSTL(5) | RSTC_MR_URSTEN;
  400996:	4b04      	ldr	r3, [pc, #16]	; (4009a8 <soft_reset+0x30>)
  400998:	4a07      	ldr	r2, [pc, #28]	; (4009b8 <soft_reset+0x40>)
  40099a:	609a      	str	r2, [r3, #8]
	delayus(10);
  40099c:	200a      	movs	r0, #10
  40099e:	4b07      	ldr	r3, [pc, #28]	; (4009bc <soft_reset+0x44>)
  4009a0:	4798      	blx	r3
  __ASM volatile ("cpsie i" : : : "memory");
  4009a2:	b662      	cpsie	i
	__enable_irq();
}
  4009a4:	bf00      	nop
  4009a6:	bd80      	pop	{r7, pc}
  4009a8:	400e1800 	.word	0x400e1800
  4009ac:	a5000500 	.word	0xa5000500
  4009b0:	00400a39 	.word	0x00400a39
  4009b4:	a5000008 	.word	0xa5000008
  4009b8:	a5000501 	.word	0xa5000501
  4009bc:	004009fd 	.word	0x004009fd

004009c0 <delay20ns>:

void delay20ns(unsigned long value)
{
  4009c0:	b480      	push	{r7}
  4009c2:	b085      	sub	sp, #20
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	6078      	str	r0, [r7, #4]
	unsigned long i;
	
	i = 0;
  4009c8:	2300      	movs	r3, #0
  4009ca:	60fb      	str	r3, [r7, #12]
	
	for (i=value; i>0;i--)
  4009cc:	687b      	ldr	r3, [r7, #4]
  4009ce:	60fb      	str	r3, [r7, #12]
  4009d0:	e00b      	b.n	4009ea <delay20ns+0x2a>
	{
		asm volatile ("NOP");
  4009d2:	bf00      	nop
		asm volatile ("NOP");
  4009d4:	bf00      	nop
		asm volatile ("NOP");
  4009d6:	bf00      	nop
		asm volatile ("NOP");
  4009d8:	bf00      	nop
		asm volatile ("NOP");
  4009da:	bf00      	nop
		asm volatile ("NOP");
  4009dc:	bf00      	nop
		asm volatile ("NOP");
  4009de:	bf00      	nop
		asm volatile ("NOP");
  4009e0:	bf00      	nop
		asm volatile ("NOP");
  4009e2:	bf00      	nop
	for (i=value; i>0;i--)
  4009e4:	68fb      	ldr	r3, [r7, #12]
  4009e6:	3b01      	subs	r3, #1
  4009e8:	60fb      	str	r3, [r7, #12]
  4009ea:	68fb      	ldr	r3, [r7, #12]
  4009ec:	2b00      	cmp	r3, #0
  4009ee:	d1f0      	bne.n	4009d2 <delay20ns+0x12>
		//asm volatile ("NOP");
	}
}
  4009f0:	bf00      	nop
  4009f2:	3714      	adds	r7, #20
  4009f4:	46bd      	mov	sp, r7
  4009f6:	bc80      	pop	{r7}
  4009f8:	4770      	bx	lr
	...

004009fc <delayus>:

uint32_t delayus_parameter = 40;

void delayus(unsigned long value)
{
  4009fc:	b580      	push	{r7, lr}
  4009fe:	b084      	sub	sp, #16
  400a00:	af00      	add	r7, sp, #0
  400a02:	6078      	str	r0, [r7, #4]
	unsigned long i;
	if (value == 0) return;
  400a04:	687b      	ldr	r3, [r7, #4]
  400a06:	2b00      	cmp	r3, #0
  400a08:	d00e      	beq.n	400a28 <delayus+0x2c>
	//i = 0;
	
	for (i=value; i>0;i--)
  400a0a:	687b      	ldr	r3, [r7, #4]
  400a0c:	60fb      	str	r3, [r7, #12]
  400a0e:	e007      	b.n	400a20 <delayus+0x24>
	{
		delay20ns(delayus_parameter);
  400a10:	4b07      	ldr	r3, [pc, #28]	; (400a30 <delayus+0x34>)
  400a12:	681b      	ldr	r3, [r3, #0]
  400a14:	4618      	mov	r0, r3
  400a16:	4b07      	ldr	r3, [pc, #28]	; (400a34 <delayus+0x38>)
  400a18:	4798      	blx	r3
	for (i=value; i>0;i--)
  400a1a:	68fb      	ldr	r3, [r7, #12]
  400a1c:	3b01      	subs	r3, #1
  400a1e:	60fb      	str	r3, [r7, #12]
  400a20:	68fb      	ldr	r3, [r7, #12]
  400a22:	2b00      	cmp	r3, #0
  400a24:	d1f4      	bne.n	400a10 <delayus+0x14>
  400a26:	e000      	b.n	400a2a <delayus+0x2e>
	if (value == 0) return;
  400a28:	bf00      	nop
	}
}
  400a2a:	3710      	adds	r7, #16
  400a2c:	46bd      	mov	sp, r7
  400a2e:	bd80      	pop	{r7, pc}
  400a30:	20400000 	.word	0x20400000
  400a34:	004009c1 	.word	0x004009c1

00400a38 <delayms>:

void delayms(unsigned long value)
{
  400a38:	b580      	push	{r7, lr}
  400a3a:	b084      	sub	sp, #16
  400a3c:	af00      	add	r7, sp, #0
  400a3e:	6078      	str	r0, [r7, #4]
	unsigned long i;
	i = 0;
  400a40:	2300      	movs	r3, #0
  400a42:	60fb      	str	r3, [r7, #12]

	for (i=value; i>0;i--)
  400a44:	687b      	ldr	r3, [r7, #4]
  400a46:	60fb      	str	r3, [r7, #12]
  400a48:	e006      	b.n	400a58 <delayms+0x20>
	{
		delayus(1000);
  400a4a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  400a4e:	4b06      	ldr	r3, [pc, #24]	; (400a68 <delayms+0x30>)
  400a50:	4798      	blx	r3
	for (i=value; i>0;i--)
  400a52:	68fb      	ldr	r3, [r7, #12]
  400a54:	3b01      	subs	r3, #1
  400a56:	60fb      	str	r3, [r7, #12]
  400a58:	68fb      	ldr	r3, [r7, #12]
  400a5a:	2b00      	cmp	r3, #0
  400a5c:	d1f5      	bne.n	400a4a <delayms+0x12>
	}
}
  400a5e:	bf00      	nop
  400a60:	3710      	adds	r7, #16
  400a62:	46bd      	mov	sp, r7
  400a64:	bd80      	pop	{r7, pc}
  400a66:	bf00      	nop
  400a68:	004009fd 	.word	0x004009fd

00400a6c <PMC_EnablePeripheral>:


void PMC_EnablePeripheral(uint32_t dwId)
{
  400a6c:	b480      	push	{r7}
  400a6e:	b083      	sub	sp, #12
  400a70:	af00      	add	r7, sp, #0
  400a72:	6078      	str	r0, [r7, #4]
	//assert(dwId < 63);

	if (dwId < 32) {
  400a74:	687b      	ldr	r3, [r7, #4]
  400a76:	2b1f      	cmp	r3, #31
  400a78:	d813      	bhi.n	400aa2 <PMC_EnablePeripheral+0x36>
		if ((PMC->PMC_PCSR0 & ((uint32_t)1 << dwId)) == ((uint32_t)1 << dwId)) {
  400a7a:	4b18      	ldr	r3, [pc, #96]	; (400adc <PMC_EnablePeripheral+0x70>)
  400a7c:	699a      	ldr	r2, [r3, #24]
  400a7e:	2101      	movs	r1, #1
  400a80:	687b      	ldr	r3, [r7, #4]
  400a82:	fa01 f303 	lsl.w	r3, r1, r3
  400a86:	401a      	ands	r2, r3
  400a88:	2101      	movs	r1, #1
  400a8a:	687b      	ldr	r3, [r7, #4]
  400a8c:	fa01 f303 	lsl.w	r3, r1, r3
  400a90:	429a      	cmp	r2, r3
  400a92:	d01e      	beq.n	400ad2 <PMC_EnablePeripheral+0x66>
		/*	TRACE_DEBUG("PMC_EnablePeripheral: clock of peripheral" \
						 " %u is already enabled\n\r", (unsigned int)dwId);
		*/
		} else
			PMC->PMC_PCER0 = 1 << dwId;
  400a94:	4a11      	ldr	r2, [pc, #68]	; (400adc <PMC_EnablePeripheral+0x70>)
  400a96:	2101      	movs	r1, #1
  400a98:	687b      	ldr	r3, [r7, #4]
  400a9a:	fa01 f303 	lsl.w	r3, r1, r3
  400a9e:	6113      	str	r3, [r2, #16]
						 " %u is already enabled\n\r", (unsigned int)(dwId + 32));
		*/				 
		} else
			PMC->PMC_PCER1 = 1 << dwId;
	}
}
  400aa0:	e017      	b.n	400ad2 <PMC_EnablePeripheral+0x66>
		dwId -= 32;
  400aa2:	687b      	ldr	r3, [r7, #4]
  400aa4:	3b20      	subs	r3, #32
  400aa6:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & ((uint32_t)1 << dwId)) == ((uint32_t)1 << dwId)) {
  400aa8:	4b0c      	ldr	r3, [pc, #48]	; (400adc <PMC_EnablePeripheral+0x70>)
  400aaa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400aae:	2101      	movs	r1, #1
  400ab0:	687b      	ldr	r3, [r7, #4]
  400ab2:	fa01 f303 	lsl.w	r3, r1, r3
  400ab6:	401a      	ands	r2, r3
  400ab8:	2101      	movs	r1, #1
  400aba:	687b      	ldr	r3, [r7, #4]
  400abc:	fa01 f303 	lsl.w	r3, r1, r3
  400ac0:	429a      	cmp	r2, r3
  400ac2:	d006      	beq.n	400ad2 <PMC_EnablePeripheral+0x66>
			PMC->PMC_PCER1 = 1 << dwId;
  400ac4:	4a05      	ldr	r2, [pc, #20]	; (400adc <PMC_EnablePeripheral+0x70>)
  400ac6:	2101      	movs	r1, #1
  400ac8:	687b      	ldr	r3, [r7, #4]
  400aca:	fa01 f303 	lsl.w	r3, r1, r3
  400ace:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
}
  400ad2:	bf00      	nop
  400ad4:	370c      	adds	r7, #12
  400ad6:	46bd      	mov	sp, r7
  400ad8:	bc80      	pop	{r7}
  400ada:	4770      	bx	lr
  400adc:	400e0600 	.word	0x400e0600

00400ae0 <SystemClkInit>:
}

#define CONFIG_USBCLK_DIV           1

 void SystemClkInit( void )
 {
  400ae0:	b480      	push	{r7}
  400ae2:	af00      	add	r7, sp, #0
	 /* Set FWS according to SYS_BOARD_MCKR configuration */
	 EFC->EEFC_FMR = EEFC_FMR_FWS(FLASH_WAIT_STATE) | EEFC_FMR_CLOE;
  400ae4:	4b28      	ldr	r3, [pc, #160]	; (400b88 <SystemClkInit+0xa8>)
  400ae6:	4a29      	ldr	r2, [pc, #164]	; (400b8c <SystemClkInit+0xac>)
  400ae8:	601a      	str	r2, [r3, #0]
	 // EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_SGPB | EEFC_FCR_FARG(8));
	 // TCM_ENABLE();
	

	 /* Initialize main oscillator */
	 if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )  //main oscillator register: MOSCEL = 1?
  400aea:	4b29      	ldr	r3, [pc, #164]	; (400b90 <SystemClkInit+0xb0>)
  400aec:	6a1b      	ldr	r3, [r3, #32]
  400aee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400af2:	2b00      	cmp	r3, #0
  400af4:	d109      	bne.n	400b0a <SystemClkInit+0x2a>
	 {
		 PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
  400af6:	4b26      	ldr	r3, [pc, #152]	; (400b90 <SystemClkInit+0xb0>)
  400af8:	4a26      	ldr	r2, [pc, #152]	; (400b94 <SystemClkInit+0xb4>)
  400afa:	621a      	str	r2, [r3, #32]
		//Key + start-up time + RC-oszillator enable + crystal oszillator enable (12MHz)
		 while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )  //crystal oszillator stabilized?
  400afc:	bf00      	nop
  400afe:	4b24      	ldr	r3, [pc, #144]	; (400b90 <SystemClkInit+0xb0>)
  400b00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b02:	f003 0301 	and.w	r3, r3, #1
  400b06:	2b00      	cmp	r3, #0
  400b08:	d0f9      	beq.n	400afe <SystemClkInit+0x1e>
		 {  ;  }
	 }

	 // Switch to 3-20MHz Xtal oscillator: PMC Clock Generator Main Oscillator Register
	 PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
  400b0a:	4b21      	ldr	r3, [pc, #132]	; (400b90 <SystemClkInit+0xb0>)
  400b0c:	4a22      	ldr	r2, [pc, #136]	; (400b98 <SystemClkInit+0xb8>)
  400b0e:	621a      	str	r2, [r3, #32]
	//Key + start-up time + RC-oszillator enable + crystal oszillator enable (12MHz) + select crystal oszillator
	 while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )  //crystal oszillator selection done?
  400b10:	bf00      	nop
  400b12:	4b1f      	ldr	r3, [pc, #124]	; (400b90 <SystemClkInit+0xb0>)
  400b14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	d0f9      	beq.n	400b12 <SystemClkInit+0x32>
	//master clock register: select main clock
	 while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) ) //master clock ready?
	 {  ;   }
*/
	 /* Initialize PLLA */
	 PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
  400b1e:	4b1c      	ldr	r3, [pc, #112]	; (400b90 <SystemClkInit+0xb0>)
  400b20:	4a1e      	ldr	r2, [pc, #120]	; (400b9c <SystemClkInit+0xbc>)
  400b22:	629a      	str	r2, [r3, #40]	; 0x28
	 while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )  //PLL A is locked?
  400b24:	bf00      	nop
  400b26:	4b1a      	ldr	r3, [pc, #104]	; (400b90 <SystemClkInit+0xb0>)
  400b28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b2a:	f003 0302 	and.w	r3, r3, #2
  400b2e:	2b00      	cmp	r3, #0
  400b30:	d0f9      	beq.n	400b26 <SystemClkInit+0x46>
	 {  ;   }

	 // Switch to main clock 
	 PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;  //select PLL A clock -> master clock
  400b32:	4b17      	ldr	r3, [pc, #92]	; (400b90 <SystemClkInit+0xb0>)
  400b34:	f240 1211 	movw	r2, #273	; 0x111
  400b38:	631a      	str	r2, [r3, #48]	; 0x30
	 while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )  //master clock ready?
  400b3a:	bf00      	nop
  400b3c:	4b14      	ldr	r3, [pc, #80]	; (400b90 <SystemClkInit+0xb0>)
  400b3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b40:	f003 0308 	and.w	r3, r3, #8
  400b44:	2b00      	cmp	r3, #0
  400b46:	d0f9      	beq.n	400b3c <SystemClkInit+0x5c>
	 {   ;  }

	 //Switch to PLLA: Prescaler 1:2; Master clock prescaler 1:2; PLLA_CLK = 600MHz; Processor CLK: 600MHz/Prescaler = 300MHz; Master CLK = Processor CLK/Master clock prescaler = 150MHz
	 PMC->PMC_MCKR = SYS_BOARD_MCKR;   //SYS_BOARD_MCKR: (PMC_MCKR_PRES_CLK_2 | PMC_MCKR_CSS_PLLA_CLK | PMC_MCKR_MDIV(PMC_MCKR_MDIV_PCK_DIV2_Val))
  400b48:	4b11      	ldr	r3, [pc, #68]	; (400b90 <SystemClkInit+0xb0>)
  400b4a:	f44f 7289 	mov.w	r2, #274	; 0x112
  400b4e:	631a      	str	r2, [r3, #48]	; 0x30
	 while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )  //master clock ready?
  400b50:	bf00      	nop
  400b52:	4b0f      	ldr	r3, [pc, #60]	; (400b90 <SystemClkInit+0xb0>)
  400b54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b56:	f003 0308 	and.w	r3, r3, #8
  400b5a:	2b00      	cmp	r3, #0
  400b5c:	d0f9      	beq.n	400b52 <SystemClkInit+0x72>
	 {   ;  }


	//USB clock enable
	PMC->CKGR_UCKR = CKGR_UCKR_UPLLCOUNT(3) | CKGR_UCKR_UPLLEN;
  400b5e:	4b0c      	ldr	r3, [pc, #48]	; (400b90 <SystemClkInit+0xb0>)
  400b60:	f44f 1244 	mov.w	r2, #3211264	; 0x310000
  400b64:	61da      	str	r2, [r3, #28]

	// Wait UTMI PLL Lock Status 
	while (!(PMC->PMC_SR & PMC_SR_LOCKU));
  400b66:	bf00      	nop
  400b68:	4b09      	ldr	r3, [pc, #36]	; (400b90 <SystemClkInit+0xb0>)
  400b6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400b70:	2b00      	cmp	r3, #0
  400b72:	d0f9      	beq.n	400b68 <SystemClkInit+0x88>
	
	PMC->PMC_USB = PMC_USB_USBS | PMC_USB_USBDIV(CONFIG_USBCLK_DIV - 1);  //select UPLL input + DIV = 1
  400b74:	4b06      	ldr	r3, [pc, #24]	; (400b90 <SystemClkInit+0xb0>)
  400b76:	2201      	movs	r2, #1
  400b78:	639a      	str	r2, [r3, #56]	; 0x38
	PMC->PMC_SCER = PMC_SCER_USBCLK;
  400b7a:	4b05      	ldr	r3, [pc, #20]	; (400b90 <SystemClkInit+0xb0>)
  400b7c:	2220      	movs	r2, #32
  400b7e:	601a      	str	r2, [r3, #0]
 }
  400b80:	bf00      	nop
  400b82:	46bd      	mov	sp, r7
  400b84:	bc80      	pop	{r7}
  400b86:	4770      	bx	lr
  400b88:	400e0c00 	.word	0x400e0c00
  400b8c:	04000700 	.word	0x04000700
  400b90:	400e0600 	.word	0x400e0600
  400b94:	00370809 	.word	0x00370809
  400b98:	01370809 	.word	0x01370809
  400b9c:	20313f01 	.word	0x20313f01

00400ba0 <reset_cycle_cnt>:
#define DWT_LSR_Present_Msk			ITM_LSR_Present_Msk
#define DWT_LSR_Access_Msk			ITM_LSR_Access_Msk
#define DWT_LAR_KEY					0xC5ACCE55

void reset_cycle_cnt (void)
{
  400ba0:	b480      	push	{r7}
  400ba2:	af00      	add	r7, sp, #0
	if (DWT->CTRL !=0)
  400ba4:	4b09      	ldr	r3, [pc, #36]	; (400bcc <reset_cycle_cnt+0x2c>)
  400ba6:	681b      	ldr	r3, [r3, #0]
  400ba8:	2b00      	cmp	r3, #0
  400baa:	d00b      	beq.n	400bc4 <reset_cycle_cnt+0x24>
	{
		//printf("cycle counter available %lx\n",DWT->CTRL);
		CoreDebug->DEMCR   |= (1 <<24);
  400bac:	4a08      	ldr	r2, [pc, #32]	; (400bd0 <reset_cycle_cnt+0x30>)
  400bae:	4b08      	ldr	r3, [pc, #32]	; (400bd0 <reset_cycle_cnt+0x30>)
  400bb0:	68db      	ldr	r3, [r3, #12]
  400bb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400bb6:	60d3      	str	r3, [r2, #12]
		DWT->CYCCNT = 0;
  400bb8:	4b04      	ldr	r3, [pc, #16]	; (400bcc <reset_cycle_cnt+0x2c>)
  400bba:	2200      	movs	r2, #0
  400bbc:	605a      	str	r2, [r3, #4]
		DWT->CTRL = 0;
  400bbe:	4b03      	ldr	r3, [pc, #12]	; (400bcc <reset_cycle_cnt+0x2c>)
  400bc0:	2200      	movs	r2, #0
  400bc2:	601a      	str	r2, [r3, #0]
	}
}
  400bc4:	bf00      	nop
  400bc6:	46bd      	mov	sp, r7
  400bc8:	bc80      	pop	{r7}
  400bca:	4770      	bx	lr
  400bcc:	e0001000 	.word	0xe0001000
  400bd0:	e000edf0 	.word	0xe000edf0

00400bd4 <start_cycle_cnt>:

inline void start_cycle_cnt(void)
{
  400bd4:	b480      	push	{r7}
  400bd6:	af00      	add	r7, sp, #0
	DWT->CTRL |= 0x00000001;
  400bd8:	4a04      	ldr	r2, [pc, #16]	; (400bec <start_cycle_cnt+0x18>)
  400bda:	4b04      	ldr	r3, [pc, #16]	; (400bec <start_cycle_cnt+0x18>)
  400bdc:	681b      	ldr	r3, [r3, #0]
  400bde:	f043 0301 	orr.w	r3, r3, #1
  400be2:	6013      	str	r3, [r2, #0]
}
  400be4:	bf00      	nop
  400be6:	46bd      	mov	sp, r7
  400be8:	bc80      	pop	{r7}
  400bea:	4770      	bx	lr
  400bec:	e0001000 	.word	0xe0001000

00400bf0 <stop_cycle_cnt>:

inline void stop_cycle_cnt(void)
{
  400bf0:	b480      	push	{r7}
  400bf2:	af00      	add	r7, sp, #0
	DWT->CTRL &= 0xfffffffe;
  400bf4:	4a04      	ldr	r2, [pc, #16]	; (400c08 <stop_cycle_cnt+0x18>)
  400bf6:	4b04      	ldr	r3, [pc, #16]	; (400c08 <stop_cycle_cnt+0x18>)
  400bf8:	681b      	ldr	r3, [r3, #0]
  400bfa:	f023 0301 	bic.w	r3, r3, #1
  400bfe:	6013      	str	r3, [r2, #0]
}
  400c00:	bf00      	nop
  400c02:	46bd      	mov	sp, r7
  400c04:	bc80      	pop	{r7}
  400c06:	4770      	bx	lr
  400c08:	e0001000 	.word	0xe0001000

00400c0c <get_cycle_cnt>:

uint32_t get_cycle_cnt(void)
{
  400c0c:	b480      	push	{r7}
  400c0e:	af00      	add	r7, sp, #0
	return DWT->CYCCNT;
  400c10:	4b02      	ldr	r3, [pc, #8]	; (400c1c <get_cycle_cnt+0x10>)
  400c12:	685b      	ldr	r3, [r3, #4]
}
  400c14:	4618      	mov	r0, r3
  400c16:	46bd      	mov	sp, r7
  400c18:	bc80      	pop	{r7}
  400c1a:	4770      	bx	lr
  400c1c:	e0001000 	.word	0xe0001000

00400c20 <dwt_access_enable>:



void dwt_access_enable (uint8_t ena)
{
  400c20:	b480      	push	{r7}
  400c22:	b085      	sub	sp, #20
  400c24:	af00      	add	r7, sp, #0
  400c26:	4603      	mov	r3, r0
  400c28:	71fb      	strb	r3, [r7, #7]
	uint32_t lsr = DWT->LSR;
  400c2a:	4b15      	ldr	r3, [pc, #84]	; (400c80 <dwt_access_enable+0x60>)
  400c2c:	f8d3 3fb4 	ldr.w	r3, [r3, #4020]	; 0xfb4
  400c30:	60fb      	str	r3, [r7, #12]
	CoreDebug->DEMCR = CoreDebug->DEMCR | CoreDebug_DEMCR_TRCENA_Msk;
  400c32:	4a14      	ldr	r2, [pc, #80]	; (400c84 <dwt_access_enable+0x64>)
  400c34:	4b13      	ldr	r3, [pc, #76]	; (400c84 <dwt_access_enable+0x64>)
  400c36:	68db      	ldr	r3, [r3, #12]
  400c38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400c3c:	60d3      	str	r3, [r2, #12]
	if ((lsr & DWT_LSR_Present_Msk) != 0)
  400c3e:	68fb      	ldr	r3, [r7, #12]
  400c40:	f003 0301 	and.w	r3, r3, #1
  400c44:	2b00      	cmp	r3, #0
  400c46:	d015      	beq.n	400c74 <dwt_access_enable+0x54>
	{
		if (ena)
  400c48:	79fb      	ldrb	r3, [r7, #7]
  400c4a:	2b00      	cmp	r3, #0
  400c4c:	d009      	beq.n	400c62 <dwt_access_enable+0x42>
		{
			if ((lsr & DWT_LSR_Access_Msk) != 0)
  400c4e:	68fb      	ldr	r3, [r7, #12]
  400c50:	f003 0302 	and.w	r3, r3, #2
  400c54:	2b00      	cmp	r3, #0
  400c56:	d00d      	beq.n	400c74 <dwt_access_enable+0x54>
			{
				DWT->LAR = DWT_LAR_KEY;
  400c58:	4b09      	ldr	r3, [pc, #36]	; (400c80 <dwt_access_enable+0x60>)
  400c5a:	4a0b      	ldr	r2, [pc, #44]	; (400c88 <dwt_access_enable+0x68>)
  400c5c:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
				DWT->LAR = 0;
			}
			
		}
	}
}
  400c60:	e008      	b.n	400c74 <dwt_access_enable+0x54>
			if ((lsr & DWT_LSR_Access_Msk) == 0)
  400c62:	68fb      	ldr	r3, [r7, #12]
  400c64:	f003 0302 	and.w	r3, r3, #2
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d103      	bne.n	400c74 <dwt_access_enable+0x54>
				DWT->LAR = 0;
  400c6c:	4b04      	ldr	r3, [pc, #16]	; (400c80 <dwt_access_enable+0x60>)
  400c6e:	2200      	movs	r2, #0
  400c70:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
}
  400c74:	bf00      	nop
  400c76:	3714      	adds	r7, #20
  400c78:	46bd      	mov	sp, r7
  400c7a:	bc80      	pop	{r7}
  400c7c:	4770      	bx	lr
  400c7e:	bf00      	nop
  400c80:	e0001000 	.word	0xe0001000
  400c84:	e000edf0 	.word	0xe000edf0
  400c88:	c5acce55 	.word	0xc5acce55

00400c8c <calibrate_delayus>:

//calibrate delayus_parameter
void calibrate_delayus (void)
{
  400c8c:	b590      	push	{r4, r7, lr}
  400c8e:	b083      	sub	sp, #12
  400c90:	af00      	add	r7, sp, #0
	//int32_t cnt_100us = 0;
	uint16_t i;
	dwt_access_enable(true);
  400c92:	2001      	movs	r0, #1
  400c94:	4b1f      	ldr	r3, [pc, #124]	; (400d14 <calibrate_delayus+0x88>)
  400c96:	4798      	blx	r3
	reset_cycle_cnt();
  400c98:	4b1f      	ldr	r3, [pc, #124]	; (400d18 <calibrate_delayus+0x8c>)
  400c9a:	4798      	blx	r3
	start_cycle_cnt();	
  400c9c:	4b1f      	ldr	r3, [pc, #124]	; (400d1c <calibrate_delayus+0x90>)
  400c9e:	4798      	blx	r3
	for (i=100; i>0;i--)
  400ca0:	2364      	movs	r3, #100	; 0x64
  400ca2:	80fb      	strh	r3, [r7, #6]
  400ca4:	e007      	b.n	400cb6 <calibrate_delayus+0x2a>
	{
		delay20ns(delayus_parameter);
  400ca6:	4b1e      	ldr	r3, [pc, #120]	; (400d20 <calibrate_delayus+0x94>)
  400ca8:	681b      	ldr	r3, [r3, #0]
  400caa:	4618      	mov	r0, r3
  400cac:	4b1d      	ldr	r3, [pc, #116]	; (400d24 <calibrate_delayus+0x98>)
  400cae:	4798      	blx	r3
	for (i=100; i>0;i--)
  400cb0:	88fb      	ldrh	r3, [r7, #6]
  400cb2:	3b01      	subs	r3, #1
  400cb4:	80fb      	strh	r3, [r7, #6]
  400cb6:	88fb      	ldrh	r3, [r7, #6]
  400cb8:	2b00      	cmp	r3, #0
  400cba:	d1f4      	bne.n	400ca6 <calibrate_delayus+0x1a>
	}
	stop_cycle_cnt();
  400cbc:	4b1a      	ldr	r3, [pc, #104]	; (400d28 <calibrate_delayus+0x9c>)
  400cbe:	4798      	blx	r3
	//cnt_100us = get_cycle_cnt();   
	//printf("cnt 100us: %ld",cnt_100us);
	if (get_cycle_cnt() < 1000)
  400cc0:	4b1a      	ldr	r3, [pc, #104]	; (400d2c <calibrate_delayus+0xa0>)
  400cc2:	4798      	blx	r3
  400cc4:	4603      	mov	r3, r0
  400cc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  400cca:	d203      	bcs.n	400cd4 <calibrate_delayus+0x48>
		delayus_parameter = 42;
  400ccc:	4b14      	ldr	r3, [pc, #80]	; (400d20 <calibrate_delayus+0x94>)
  400cce:	222a      	movs	r2, #42	; 0x2a
  400cd0:	601a      	str	r2, [r3, #0]
  400cd2:	e014      	b.n	400cfe <calibrate_delayus+0x72>
	else
	{
		delayus_parameter = (delayus_parameter * (CPU_CLK/100))/get_cycle_cnt();  //[10ms]
  400cd4:	4b12      	ldr	r3, [pc, #72]	; (400d20 <calibrate_delayus+0x94>)
  400cd6:	681b      	ldr	r3, [r3, #0]
  400cd8:	4a15      	ldr	r2, [pc, #84]	; (400d30 <calibrate_delayus+0xa4>)
  400cda:	fb02 f403 	mul.w	r4, r2, r3
  400cde:	4b13      	ldr	r3, [pc, #76]	; (400d2c <calibrate_delayus+0xa0>)
  400ce0:	4798      	blx	r3
  400ce2:	4603      	mov	r3, r0
  400ce4:	fbb4 f3f3 	udiv	r3, r4, r3
  400ce8:	4a0d      	ldr	r2, [pc, #52]	; (400d20 <calibrate_delayus+0x94>)
  400cea:	6013      	str	r3, [r2, #0]
		delayus_parameter = delayus_parameter/100 + 1;   //100us correction
  400cec:	4b0c      	ldr	r3, [pc, #48]	; (400d20 <calibrate_delayus+0x94>)
  400cee:	681b      	ldr	r3, [r3, #0]
  400cf0:	4a10      	ldr	r2, [pc, #64]	; (400d34 <calibrate_delayus+0xa8>)
  400cf2:	fba2 2303 	umull	r2, r3, r2, r3
  400cf6:	095b      	lsrs	r3, r3, #5
  400cf8:	3301      	adds	r3, #1
  400cfa:	4a09      	ldr	r2, [pc, #36]	; (400d20 <calibrate_delayus+0x94>)
  400cfc:	6013      	str	r3, [r2, #0]
	}
	printf("delayus_parameter: %ld\n",delayus_parameter);
  400cfe:	4b08      	ldr	r3, [pc, #32]	; (400d20 <calibrate_delayus+0x94>)
  400d00:	681b      	ldr	r3, [r3, #0]
  400d02:	4619      	mov	r1, r3
  400d04:	480c      	ldr	r0, [pc, #48]	; (400d38 <calibrate_delayus+0xac>)
  400d06:	4b0d      	ldr	r3, [pc, #52]	; (400d3c <calibrate_delayus+0xb0>)
  400d08:	4798      	blx	r3
}
  400d0a:	bf00      	nop
  400d0c:	370c      	adds	r7, #12
  400d0e:	46bd      	mov	sp, r7
  400d10:	bd90      	pop	{r4, r7, pc}
  400d12:	bf00      	nop
  400d14:	00400c21 	.word	0x00400c21
  400d18:	00400ba1 	.word	0x00400ba1
  400d1c:	00400bd5 	.word	0x00400bd5
  400d20:	20400000 	.word	0x20400000
  400d24:	004009c1 	.word	0x004009c1
  400d28:	00400bf1 	.word	0x00400bf1
  400d2c:	00400c0d 	.word	0x00400c0d
  400d30:	002dc6c0 	.word	0x002dc6c0
  400d34:	51eb851f 	.word	0x51eb851f
  400d38:	00408dc8 	.word	0x00408dc8
  400d3c:	00402331 	.word	0x00402331

00400d40 <_read_r>:
#include "..\dbgu.h"
#include "..\sdram.h"
#include "..\board_cortex7.h"

_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
  400d40:	b580      	push	{r7, lr}
  400d42:	b084      	sub	sp, #16
  400d44:	af00      	add	r7, sp, #0
  400d46:	60f8      	str	r0, [r7, #12]
  400d48:	60b9      	str	r1, [r7, #8]
  400d4a:	607a      	str	r2, [r7, #4]
  400d4c:	603b      	str	r3, [r7, #0]
	return dbgu_getc((char*)ptr);
  400d4e:	6878      	ldr	r0, [r7, #4]
  400d50:	4b03      	ldr	r3, [pc, #12]	; (400d60 <_read_r+0x20>)
  400d52:	4798      	blx	r3
  400d54:	4603      	mov	r3, r0
}
  400d56:	4618      	mov	r0, r3
  400d58:	3710      	adds	r7, #16
  400d5a:	46bd      	mov	sp, r7
  400d5c:	bd80      	pop	{r7, pc}
  400d5e:	bf00      	nop
  400d60:	00401111 	.word	0x00401111

00400d64 <_write_r>:

_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len)
{
  400d64:	b580      	push	{r7, lr}
  400d66:	b086      	sub	sp, #24
  400d68:	af00      	add	r7, sp, #0
  400d6a:	60f8      	str	r0, [r7, #12]
  400d6c:	60b9      	str	r1, [r7, #8]
  400d6e:	607a      	str	r2, [r7, #4]
  400d70:	603b      	str	r3, [r7, #0]
	size_t todo = len;
  400d72:	683b      	ldr	r3, [r7, #0]
  400d74:	617b      	str	r3, [r7, #20]
	const unsigned char *p = ptr;
  400d76:	687b      	ldr	r3, [r7, #4]
  400d78:	613b      	str	r3, [r7, #16]

	while(todo) {	
  400d7a:	e00a      	b.n	400d92 <_write_r+0x2e>
		//dbgu_putc(*p++);
		UART_PutChar(BASE_DBGU_UART, *p++);
  400d7c:	693b      	ldr	r3, [r7, #16]
  400d7e:	1c5a      	adds	r2, r3, #1
  400d80:	613a      	str	r2, [r7, #16]
  400d82:	781b      	ldrb	r3, [r3, #0]
  400d84:	4619      	mov	r1, r3
  400d86:	4807      	ldr	r0, [pc, #28]	; (400da4 <_write_r+0x40>)
  400d88:	4b07      	ldr	r3, [pc, #28]	; (400da8 <_write_r+0x44>)
  400d8a:	4798      	blx	r3
		todo--;
  400d8c:	697b      	ldr	r3, [r7, #20]
  400d8e:	3b01      	subs	r3, #1
  400d90:	617b      	str	r3, [r7, #20]
	while(todo) {	
  400d92:	697b      	ldr	r3, [r7, #20]
  400d94:	2b00      	cmp	r3, #0
  400d96:	d1f1      	bne.n	400d7c <_write_r+0x18>
    }
	
	return (_ssize_t)len;
  400d98:	683b      	ldr	r3, [r7, #0]
}
  400d9a:	4618      	mov	r0, r3
  400d9c:	3718      	adds	r7, #24
  400d9e:	46bd      	mov	sp, r7
  400da0:	bd80      	pop	{r7, pc}
  400da2:	bf00      	nop
  400da4:	400e0800 	.word	0x400e0800
  400da8:	004010b5 	.word	0x004010b5

00400dac <_close_r>:

int _close_r(struct _reent *r, int file)
{
  400dac:	b480      	push	{r7}
  400dae:	b083      	sub	sp, #12
  400db0:	af00      	add	r7, sp, #0
  400db2:	6078      	str	r0, [r7, #4]
  400db4:	6039      	str	r1, [r7, #0]
	return 0;
  400db6:	2300      	movs	r3, #0
}
  400db8:	4618      	mov	r0, r3
  400dba:	370c      	adds	r7, #12
  400dbc:	46bd      	mov	sp, r7
  400dbe:	bc80      	pop	{r7}
  400dc0:	4770      	bx	lr

00400dc2 <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int file, _off_t ptr, int dir)
{
  400dc2:	b480      	push	{r7}
  400dc4:	b085      	sub	sp, #20
  400dc6:	af00      	add	r7, sp, #0
  400dc8:	60f8      	str	r0, [r7, #12]
  400dca:	60b9      	str	r1, [r7, #8]
  400dcc:	607a      	str	r2, [r7, #4]
  400dce:	603b      	str	r3, [r7, #0]
	return (_off_t)0;
  400dd0:	2300      	movs	r3, #0
}
  400dd2:	4618      	mov	r0, r3
  400dd4:	3714      	adds	r7, #20
  400dd6:	46bd      	mov	sp, r7
  400dd8:	bc80      	pop	{r7}
  400dda:	4770      	bx	lr

00400ddc <_fstat_r>:

int _fstat_r(struct _reent *r, int file, struct stat *st)
{
  400ddc:	b480      	push	{r7}
  400dde:	b085      	sub	sp, #20
  400de0:	af00      	add	r7, sp, #0
  400de2:	60f8      	str	r0, [r7, #12]
  400de4:	60b9      	str	r1, [r7, #8]
  400de6:	607a      	str	r2, [r7, #4]
	/* character device */
	st->st_mode = S_IFCHR;
  400de8:	687b      	ldr	r3, [r7, #4]
  400dea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400dee:	605a      	str	r2, [r3, #4]
	return 0;
  400df0:	2300      	movs	r3, #0
}
  400df2:	4618      	mov	r0, r3
  400df4:	3714      	adds	r7, #20
  400df6:	46bd      	mov	sp, r7
  400df8:	bc80      	pop	{r7}
  400dfa:	4770      	bx	lr

00400dfc <_isatty>:
{
	return 1;
}

int _isatty(int file)
{
  400dfc:	b480      	push	{r7}
  400dfe:	b083      	sub	sp, #12
  400e00:	af00      	add	r7, sp, #0
  400e02:	6078      	str	r0, [r7, #4]
	return 1;
  400e04:	2301      	movs	r3, #1
}
  400e06:	4618      	mov	r0, r3
  400e08:	370c      	adds	r7, #12
  400e0a:	46bd      	mov	sp, r7
  400e0c:	bc80      	pop	{r7}
  400e0e:	4770      	bx	lr

00400e10 <check_sdram>:
#define HEAP_SIZE	(SDRAM_SIZE / 2)

extern uint32_t sdram_heap_size;

void check_sdram (void)
{
  400e10:	b480      	push	{r7}
  400e12:	b083      	sub	sp, #12
  400e14:	af00      	add	r7, sp, #0
	volatile uint32_t *pSdram = (uint32_t *) SDRAM_CS_ADDR;
  400e16:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
  400e1a:	607b      	str	r3, [r7, #4]
	*pSdram = 0;
  400e1c:	687b      	ldr	r3, [r7, #4]
  400e1e:	2200      	movs	r2, #0
  400e20:	601a      	str	r2, [r3, #0]
	if(*pSdram != 0) return;
  400e22:	687b      	ldr	r3, [r7, #4]
  400e24:	681b      	ldr	r3, [r3, #0]
  400e26:	2b00      	cmp	r3, #0
  400e28:	d10c      	bne.n	400e44 <check_sdram+0x34>
	*pSdram = 0x12345678;
  400e2a:	687b      	ldr	r3, [r7, #4]
  400e2c:	4a09      	ldr	r2, [pc, #36]	; (400e54 <check_sdram+0x44>)
  400e2e:	601a      	str	r2, [r3, #0]
	if(*pSdram != 0x12345678) return;
  400e30:	687b      	ldr	r3, [r7, #4]
  400e32:	681b      	ldr	r3, [r3, #0]
  400e34:	4a07      	ldr	r2, [pc, #28]	; (400e54 <check_sdram+0x44>)
  400e36:	4293      	cmp	r3, r2
  400e38:	d106      	bne.n	400e48 <check_sdram+0x38>
	sdram_heap_size = HEAP_SIZE;
  400e3a:	4b07      	ldr	r3, [pc, #28]	; (400e58 <check_sdram+0x48>)
  400e3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400e40:	601a      	str	r2, [r3, #0]
  400e42:	e002      	b.n	400e4a <check_sdram+0x3a>
	if(*pSdram != 0) return;
  400e44:	bf00      	nop
  400e46:	e000      	b.n	400e4a <check_sdram+0x3a>
	if(*pSdram != 0x12345678) return;
  400e48:	bf00      	nop
}
  400e4a:	370c      	adds	r7, #12
  400e4c:	46bd      	mov	sp, r7
  400e4e:	bc80      	pop	{r7}
  400e50:	4770      	bx	lr
  400e52:	bf00      	nop
  400e54:	12345678 	.word	0x12345678
  400e58:	20400a30 	.word	0x20400a30

00400e5c <_sbrk_r>:
static uint8_t *heap_ptr; /* current end of heap (.bss-section -> always zero after reset) */

extern uint32_t sdram_heap_size;

void *_sbrk_r(struct _reent *_s_r, ptrdiff_t nbytes)
{
  400e5c:	b580      	push	{r7, lr}
  400e5e:	b084      	sub	sp, #16
  400e60:	af00      	add	r7, sp, #0
  400e62:	6078      	str	r0, [r7, #4]
  400e64:	6039      	str	r1, [r7, #0]
	/* start heap at the beginning of our sram */
	if(!heap_ptr) {
  400e66:	4b1d      	ldr	r3, [pc, #116]	; (400edc <_sbrk_r+0x80>)
  400e68:	681b      	ldr	r3, [r3, #0]
  400e6a:	2b00      	cmp	r3, #0
  400e6c:	d102      	bne.n	400e74 <_sbrk_r+0x18>
		heap_ptr = (uint8_t*)(SRAM_HEAP_START);
  400e6e:	4b1b      	ldr	r3, [pc, #108]	; (400edc <_sbrk_r+0x80>)
  400e70:	4a1b      	ldr	r2, [pc, #108]	; (400ee0 <_sbrk_r+0x84>)
  400e72:	601a      	str	r2, [r3, #0]
		//		heap_ptr = (uint8_t*)(SDRAM_BASE);
	}
	uint8_t *ptr = heap_ptr;
  400e74:	4b19      	ldr	r3, [pc, #100]	; (400edc <_sbrk_r+0x80>)
  400e76:	681b      	ldr	r3, [r3, #0]
  400e78:	60fb      	str	r3, [r7, #12]
	
	if((uint32_t)ptr < (SDRAM_BASE))
  400e7a:	68fb      	ldr	r3, [r7, #12]
  400e7c:	f1b3 4fe0 	cmp.w	r3, #1879048192	; 0x70000000
  400e80:	d212      	bcs.n	400ea8 <_sbrk_r+0x4c>
	{
		if((uint32_t)ptr + nbytes >= (SRAM_HEAP_START+SRAM_HEAP_SIZE)) { /* >? */
  400e82:	68fa      	ldr	r2, [r7, #12]
  400e84:	683b      	ldr	r3, [r7, #0]
  400e86:	4413      	add	r3, r2
  400e88:	4a16      	ldr	r2, [pc, #88]	; (400ee4 <_sbrk_r+0x88>)
  400e8a:	4293      	cmp	r3, r2
  400e8c:	d90c      	bls.n	400ea8 <_sbrk_r+0x4c>
			if (sdram_heap_size == 0) check_sdram(); //check SDRAM
  400e8e:	4b16      	ldr	r3, [pc, #88]	; (400ee8 <_sbrk_r+0x8c>)
  400e90:	681b      	ldr	r3, [r3, #0]
  400e92:	2b00      	cmp	r3, #0
  400e94:	d101      	bne.n	400e9a <_sbrk_r+0x3e>
  400e96:	4b15      	ldr	r3, [pc, #84]	; (400eec <_sbrk_r+0x90>)
  400e98:	4798      	blx	r3
			heap_ptr = (uint8_t*)(SDRAM_BASE);
  400e9a:	4b10      	ldr	r3, [pc, #64]	; (400edc <_sbrk_r+0x80>)
  400e9c:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
  400ea0:	601a      	str	r2, [r3, #0]
			ptr = heap_ptr;
  400ea2:	4b0e      	ldr	r3, [pc, #56]	; (400edc <_sbrk_r+0x80>)
  400ea4:	681b      	ldr	r3, [r3, #0]
  400ea6:	60fb      	str	r3, [r7, #12]
		}
	}
	// out of memory? 
	if((uint32_t)ptr + nbytes >= (SDRAM_BASE+sdram_heap_size)) { /* >? */
  400ea8:	68fa      	ldr	r2, [r7, #12]
  400eaa:	683b      	ldr	r3, [r7, #0]
  400eac:	441a      	add	r2, r3
  400eae:	4b0e      	ldr	r3, [pc, #56]	; (400ee8 <_sbrk_r+0x8c>)
  400eb0:	681b      	ldr	r3, [r3, #0]
  400eb2:	f103 43e0 	add.w	r3, r3, #1879048192	; 0x70000000
  400eb6:	429a      	cmp	r2, r3
  400eb8:	d304      	bcc.n	400ec4 <_sbrk_r+0x68>
		errno = ENOMEM;
  400eba:	4b0d      	ldr	r3, [pc, #52]	; (400ef0 <_sbrk_r+0x94>)
  400ebc:	220c      	movs	r2, #12
  400ebe:	601a      	str	r2, [r3, #0]
		return (void*)0;
  400ec0:	2300      	movs	r3, #0
  400ec2:	e006      	b.n	400ed2 <_sbrk_r+0x76>
	}	
	heap_ptr += nbytes; // move end of heap 	
  400ec4:	4b05      	ldr	r3, [pc, #20]	; (400edc <_sbrk_r+0x80>)
  400ec6:	681a      	ldr	r2, [r3, #0]
  400ec8:	683b      	ldr	r3, [r7, #0]
  400eca:	4413      	add	r3, r2
  400ecc:	4a03      	ldr	r2, [pc, #12]	; (400edc <_sbrk_r+0x80>)
  400ece:	6013      	str	r3, [r2, #0]
	return ptr; // return pointer to allocated memory 
  400ed0:	68fb      	ldr	r3, [r7, #12]
}
  400ed2:	4618      	mov	r0, r3
  400ed4:	3710      	adds	r7, #16
  400ed6:	46bd      	mov	sp, r7
  400ed8:	bd80      	pop	{r7, pc}
  400eda:	bf00      	nop
  400edc:	204009d4 	.word	0x204009d4
  400ee0:	20440000 	.word	0x20440000
  400ee4:	2045ffff 	.word	0x2045ffff
  400ee8:	20400a30 	.word	0x20400a30
  400eec:	00400e11 	.word	0x00400e11
  400ef0:	20400a68 	.word	0x20400a68

00400ef4 <UART_SetBaudrate>:

void UART_SetBaudrate(Uart *pUart,
uint8_t OverSamp,
uint32_t baudrate,
uint32_t masterClock)
{
  400ef4:	b480      	push	{r7}
  400ef6:	b089      	sub	sp, #36	; 0x24
  400ef8:	af00      	add	r7, sp, #0
  400efa:	60f8      	str	r0, [r7, #12]
  400efc:	607a      	str	r2, [r7, #4]
  400efe:	603b      	str	r3, [r7, #0]
  400f00:	460b      	mov	r3, r1
  400f02:	72fb      	strb	r3, [r7, #11]
	unsigned int CD, FP, BaudError, ActualBaudRate;
	CD = 1;
  400f04:	2301      	movs	r3, #1
  400f06:	61fb      	str	r3, [r7, #28]
	FP = 1;
  400f08:	2301      	movs	r3, #1
  400f0a:	617b      	str	r3, [r7, #20]
	
	// Configure baudrate
	BaudError = 10;
  400f0c:	230a      	movs	r3, #10
  400f0e:	61bb      	str	r3, [r7, #24]
	OverSamp = 0;
  400f10:	2300      	movs	r3, #0
  400f12:	72fb      	strb	r3, [r7, #11]
	pUart->UART_WPMR = 0x55534100;
  400f14:	68fb      	ldr	r3, [r7, #12]
  400f16:	4a28      	ldr	r2, [pc, #160]	; (400fb8 <UART_SetBaudrate+0xc4>)
  400f18:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	while (BaudError > 5)
  400f1c:	e036      	b.n	400f8c <UART_SetBaudrate+0x98>
	{
		CD = (masterClock / (baudrate * 8 * (2 - OverSamp)));
  400f1e:	7afb      	ldrb	r3, [r7, #11]
  400f20:	f1c3 0302 	rsb	r3, r3, #2
  400f24:	461a      	mov	r2, r3
  400f26:	687b      	ldr	r3, [r7, #4]
  400f28:	fb03 f302 	mul.w	r3, r3, r2
  400f2c:	00db      	lsls	r3, r3, #3
  400f2e:	683a      	ldr	r2, [r7, #0]
  400f30:	fbb2 f3f3 	udiv	r3, r2, r3
  400f34:	61fb      	str	r3, [r7, #28]
		FP = ((masterClock / (baudrate * (2 - OverSamp))) - CD * 8);
  400f36:	7afb      	ldrb	r3, [r7, #11]
  400f38:	f1c3 0302 	rsb	r3, r3, #2
  400f3c:	461a      	mov	r2, r3
  400f3e:	687b      	ldr	r3, [r7, #4]
  400f40:	fb03 f302 	mul.w	r3, r3, r2
  400f44:	683a      	ldr	r2, [r7, #0]
  400f46:	fbb2 f2f3 	udiv	r2, r2, r3
  400f4a:	69fb      	ldr	r3, [r7, #28]
  400f4c:	00db      	lsls	r3, r3, #3
  400f4e:	1ad3      	subs	r3, r2, r3
  400f50:	617b      	str	r3, [r7, #20]
		ActualBaudRate = (masterClock / (CD * 8 + FP)) / (2 - OverSamp);
  400f52:	69fb      	ldr	r3, [r7, #28]
  400f54:	00da      	lsls	r2, r3, #3
  400f56:	697b      	ldr	r3, [r7, #20]
  400f58:	4413      	add	r3, r2
  400f5a:	683a      	ldr	r2, [r7, #0]
  400f5c:	fbb2 f3f3 	udiv	r3, r2, r3
  400f60:	7afa      	ldrb	r2, [r7, #11]
  400f62:	f1c2 0202 	rsb	r2, r2, #2
  400f66:	fbb3 f3f2 	udiv	r3, r3, r2
  400f6a:	613b      	str	r3, [r7, #16]
		BaudError = (100 - ((baudrate * 100 / ActualBaudRate)));
  400f6c:	687b      	ldr	r3, [r7, #4]
  400f6e:	2264      	movs	r2, #100	; 0x64
  400f70:	fb02 f203 	mul.w	r2, r2, r3
  400f74:	693b      	ldr	r3, [r7, #16]
  400f76:	fbb2 f3f3 	udiv	r3, r2, r3
  400f7a:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
  400f7e:	61bb      	str	r3, [r7, #24]
		if (BaudError > 5)
  400f80:	69bb      	ldr	r3, [r7, #24]
  400f82:	2b05      	cmp	r3, #5
  400f84:	d902      	bls.n	400f8c <UART_SetBaudrate+0x98>
		{
			OverSamp++;
  400f86:	7afb      	ldrb	r3, [r7, #11]
  400f88:	3301      	adds	r3, #1
  400f8a:	72fb      	strb	r3, [r7, #11]
	while (BaudError > 5)
  400f8c:	69bb      	ldr	r3, [r7, #24]
  400f8e:	2b05      	cmp	r3, #5
  400f90:	d8c5      	bhi.n	400f1e <UART_SetBaudrate+0x2a>
		}
	}

	pUart->UART_BRGR = (UART_BRGR_CD(CD));
  400f92:	69fb      	ldr	r3, [r7, #28]
  400f94:	b29a      	uxth	r2, r3
  400f96:	68fb      	ldr	r3, [r7, #12]
  400f98:	621a      	str	r2, [r3, #32]
	pUart->UART_BRGR = CD;
  400f9a:	68fb      	ldr	r3, [r7, #12]
  400f9c:	69fa      	ldr	r2, [r7, #28]
  400f9e:	621a      	str	r2, [r3, #32]
	// Configure OverSamp
	pUart->UART_MR |= (OverSamp << 19);
  400fa0:	68fb      	ldr	r3, [r7, #12]
  400fa2:	685b      	ldr	r3, [r3, #4]
  400fa4:	7afa      	ldrb	r2, [r7, #11]
  400fa6:	04d2      	lsls	r2, r2, #19
  400fa8:	431a      	orrs	r2, r3
  400faa:	68fb      	ldr	r3, [r7, #12]
  400fac:	605a      	str	r2, [r3, #4]
}
  400fae:	bf00      	nop
  400fb0:	3724      	adds	r7, #36	; 0x24
  400fb2:	46bd      	mov	sp, r7
  400fb4:	bc80      	pop	{r7}
  400fb6:	4770      	bx	lr
  400fb8:	55534100 	.word	0x55534100

00400fbc <UART_Configure>:

void UART_Configure(Uart *pUart,
					// uint32_t mode,
					 uint32_t baudrate,
					 uint32_t masterClock)
{
  400fbc:	b590      	push	{r4, r7, lr}
  400fbe:	b085      	sub	sp, #20
  400fc0:	af00      	add	r7, sp, #0
  400fc2:	60f8      	str	r0, [r7, #12]
  400fc4:	60b9      	str	r1, [r7, #8]
  400fc6:	607a      	str	r2, [r7, #4]
	PMC_EnablePeripheral(UART_ID);
  400fc8:	2007      	movs	r0, #7
  400fca:	4b0d      	ldr	r3, [pc, #52]	; (401000 <UART_Configure+0x44>)
  400fcc:	4798      	blx	r3
	pUart->UART_MR = UART_MR_PAR_NO;  //8-Bit, no parity
  400fce:	68fb      	ldr	r3, [r7, #12]
  400fd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400fd4:	605a      	str	r2, [r3, #4]
	/* Reset and disable receiver & transmitter*/
	pUart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS | UART_CR_RSTSTA;
  400fd6:	68fb      	ldr	r3, [r7, #12]
  400fd8:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
  400fdc:	601a      	str	r2, [r3, #0]
	pUart->UART_IDR = 0xFFFFFFFF;
  400fde:	68fb      	ldr	r3, [r7, #12]
  400fe0:	f04f 32ff 	mov.w	r2, #4294967295
  400fe4:	60da      	str	r2, [r3, #12]
	UART_SetBaudrate(pUart, 0, baudrate, masterClock); // Configure baudrate
  400fe6:	687b      	ldr	r3, [r7, #4]
  400fe8:	68ba      	ldr	r2, [r7, #8]
  400fea:	2100      	movs	r1, #0
  400fec:	68f8      	ldr	r0, [r7, #12]
  400fee:	4c05      	ldr	r4, [pc, #20]	; (401004 <UART_Configure+0x48>)
  400ff0:	47a0      	blx	r4
	/* Enable receiver and transmitter */
	pUart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400ff2:	68fb      	ldr	r3, [r7, #12]
  400ff4:	2250      	movs	r2, #80	; 0x50
  400ff6:	601a      	str	r2, [r3, #0]
	// Disable buffering for printf(). 
#if (defined (__GNUC__) && !defined (__SAMBA__))
	setvbuf(stdout, (char *)NULL, _IONBF, 0);
#endif
*/
}
  400ff8:	bf00      	nop
  400ffa:	3714      	adds	r7, #20
  400ffc:	46bd      	mov	sp, r7
  400ffe:	bd90      	pop	{r4, r7, pc}
  401000:	00400a6d 	.word	0x00400a6d
  401004:	00400ef5 	.word	0x00400ef5

00401008 <ATSAME70_UART_RxReady>:
	return (pUART->UART_SR & UART_IDR_TXRDY);
}

inline unsigned int ATSAME70_UART_RxReady (
Uart *pUART ) // \arg pointer to a USART controller
{
  401008:	b480      	push	{r7}
  40100a:	b083      	sub	sp, #12
  40100c:	af00      	add	r7, sp, #0
  40100e:	6078      	str	r0, [r7, #4]
	return (pUART->UART_SR & UART_IDR_RXRDY);
  401010:	687b      	ldr	r3, [r7, #4]
  401012:	695b      	ldr	r3, [r3, #20]
  401014:	f003 0301 	and.w	r3, r3, #1
}
  401018:	4618      	mov	r0, r3
  40101a:	370c      	adds	r7, #12
  40101c:	46bd      	mov	sp, r7
  40101e:	bc80      	pop	{r7}
  401020:	4770      	bx	lr
	...

00401024 <dbgu_uart_init>:
#endif



void dbgu_uart_init(void)
{
  401024:	b580      	push	{r7, lr}
  401026:	af00      	add	r7, sp, #0
	ATSAME70_BASE_MATRIX->CCFG_SYSIO = ATSAME70_BASE_MATRIX->CCFG_SYSIO | CCFG_SYSIO_SYSIO4;  // Open PIO for DBGU 
  401028:	4a10      	ldr	r2, [pc, #64]	; (40106c <dbgu_uart_init+0x48>)
  40102a:	4b10      	ldr	r3, [pc, #64]	; (40106c <dbgu_uart_init+0x48>)
  40102c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401030:	f043 0310 	orr.w	r3, r3, #16
  401034:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	UART_Configure(BASE_DBGU_UART, ATSAME70_DBGU_BAUD, BOARD_MCK);
  401038:	4a0d      	ldr	r2, [pc, #52]	; (401070 <dbgu_uart_init+0x4c>)
  40103a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  40103e:	480d      	ldr	r0, [pc, #52]	; (401074 <dbgu_uart_init+0x50>)
  401040:	4b0d      	ldr	r3, [pc, #52]	; (401078 <dbgu_uart_init+0x54>)
  401042:	4798      	blx	r3
	dbgu_rx_buffer_fill = 0;   // clear rx buffer 
  401044:	4b0d      	ldr	r3, [pc, #52]	; (40107c <dbgu_uart_init+0x58>)
  401046:	2200      	movs	r2, #0
  401048:	601a      	str	r2, [r3, #0]
	uart_active = true;
  40104a:	4b0d      	ldr	r3, [pc, #52]	; (401080 <dbgu_uart_init+0x5c>)
  40104c:	2201      	movs	r2, #1
  40104e:	701a      	strb	r2, [r3, #0]
	BASE_DBGU_UART->UART_IER = UART_IDR_TXRDY + UART_IDR_RXRDY;  //enable tx + rx interrupt
//	BASE_DBGU_UART->UART_IER = UART_IDR_RXRDY;  //only rx interrupt
	NVIC_EnableIRQ(dbgu_uart_IRQn);
#endif
		
	BASE_DBGU_UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;   // Enable Transmitter & receiver
  401050:	4b08      	ldr	r3, [pc, #32]	; (401074 <dbgu_uart_init+0x50>)
  401052:	2250      	movs	r2, #80	; 0x50
  401054:	601a      	str	r2, [r3, #0]
	uart_active = false;
  401056:	4b0a      	ldr	r3, [pc, #40]	; (401080 <dbgu_uart_init+0x5c>)
  401058:	2200      	movs	r2, #0
  40105a:	701a      	strb	r2, [r3, #0]
	dbgu_clear();
  40105c:	4b09      	ldr	r3, [pc, #36]	; (401084 <dbgu_uart_init+0x60>)
  40105e:	4798      	blx	r3
	dbgu_puts("\n");
  401060:	4809      	ldr	r0, [pc, #36]	; (401088 <dbgu_uart_init+0x64>)
  401062:	4b0a      	ldr	r3, [pc, #40]	; (40108c <dbgu_uart_init+0x68>)
  401064:	4798      	blx	r3
	
	
}
  401066:	bf00      	nop
  401068:	bd80      	pop	{r7, pc}
  40106a:	bf00      	nop
  40106c:	40088000 	.word	0x40088000
  401070:	08f0d180 	.word	0x08f0d180
  401074:	400e0800 	.word	0x400e0800
  401078:	00400fbd 	.word	0x00400fbd
  40107c:	204009d8 	.word	0x204009d8
  401080:	204009dc 	.word	0x204009dc
  401084:	004011a9 	.word	0x004011a9
  401088:	00408e0c 	.word	0x00408e0c
  40108c:	00401175 	.word	0x00401175

00401090 <dbgu_disable>:

void dbgu_disable(void)
{
  401090:	b480      	push	{r7}
  401092:	af00      	add	r7, sp, #0
	while ((BASE_DBGU_UART->UART_SR & UART_SR_TXEMPTY) == 0);
  401094:	bf00      	nop
  401096:	4b06      	ldr	r3, [pc, #24]	; (4010b0 <dbgu_disable+0x20>)
  401098:	695b      	ldr	r3, [r3, #20]
  40109a:	f403 7300 	and.w	r3, r3, #512	; 0x200
  40109e:	2b00      	cmp	r3, #0
  4010a0:	d0f9      	beq.n	401096 <dbgu_disable+0x6>
	BASE_DBGU_UART->UART_CR = UART_CR_RXDIS | UART_CR_TXDIS;
  4010a2:	4b03      	ldr	r3, [pc, #12]	; (4010b0 <dbgu_disable+0x20>)
  4010a4:	22a0      	movs	r2, #160	; 0xa0
  4010a6:	601a      	str	r2, [r3, #0]
}
  4010a8:	bf00      	nop
  4010aa:	46bd      	mov	sp, r7
  4010ac:	bc80      	pop	{r7}
  4010ae:	4770      	bx	lr
  4010b0:	400e0800 	.word	0x400e0800

004010b4 <UART_PutChar>:
}
#endif

#ifdef UART_NO_DMA_NO_INTERRUPT
void UART_PutChar(Uart *pUart, uint8_t c)		//uart tx interrupts off!!!
{
  4010b4:	b580      	push	{r7, lr}
  4010b6:	b082      	sub	sp, #8
  4010b8:	af00      	add	r7, sp, #0
  4010ba:	6078      	str	r0, [r7, #4]
  4010bc:	460b      	mov	r3, r1
  4010be:	70fb      	strb	r3, [r7, #3]
	if(c == '\n') UART_PutChar(BASE_DBGU_UART,'\r');
  4010c0:	78fb      	ldrb	r3, [r7, #3]
  4010c2:	2b0a      	cmp	r3, #10
  4010c4:	d103      	bne.n	4010ce <UART_PutChar+0x1a>
  4010c6:	210d      	movs	r1, #13
  4010c8:	4808      	ldr	r0, [pc, #32]	; (4010ec <UART_PutChar+0x38>)
  4010ca:	f7ff fff3 	bl	4010b4 <UART_PutChar>
	while ((pUart->UART_SR & UART_SR_TXEMPTY) == 0);   // Wait for the transmitter to be ready
  4010ce:	bf00      	nop
  4010d0:	687b      	ldr	r3, [r7, #4]
  4010d2:	695b      	ldr	r3, [r3, #20]
  4010d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4010d8:	2b00      	cmp	r3, #0
  4010da:	d0f9      	beq.n	4010d0 <UART_PutChar+0x1c>
	pUart->UART_THR = c;  // Send character
  4010dc:	78fa      	ldrb	r2, [r7, #3]
  4010de:	687b      	ldr	r3, [r7, #4]
  4010e0:	61da      	str	r2, [r3, #28]
}
  4010e2:	bf00      	nop
  4010e4:	3708      	adds	r7, #8
  4010e6:	46bd      	mov	sp, r7
  4010e8:	bd80      	pop	{r7, pc}
  4010ea:	bf00      	nop
  4010ec:	400e0800 	.word	0x400e0800

004010f0 <uart_clear_tx_buffer>:


void uart_clear_tx_buffer(Uart *pUart)    //-> timer_irq_handler
{
  4010f0:	b480      	push	{r7}
  4010f2:	b083      	sub	sp, #12
  4010f4:	af00      	add	r7, sp, #0
  4010f6:	6078      	str	r0, [r7, #4]
	while ((pUart->UART_SR & UART_SR_TXEMPTY) == 0);
  4010f8:	bf00      	nop
  4010fa:	687b      	ldr	r3, [r7, #4]
  4010fc:	695b      	ldr	r3, [r3, #20]
  4010fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401102:	2b00      	cmp	r3, #0
  401104:	d0f9      	beq.n	4010fa <uart_clear_tx_buffer+0xa>
}
  401106:	bf00      	nop
  401108:	370c      	adds	r7, #12
  40110a:	46bd      	mov	sp, r7
  40110c:	bc80      	pop	{r7}
  40110e:	4770      	bx	lr

00401110 <dbgu_getc>:
{
	return (uint8_t) (pUart->UART_SR & UART_SR_RXRDY);
}

int dbgu_getc(char *c)
{
  401110:	b580      	push	{r7, lr}
  401112:	b082      	sub	sp, #8
  401114:	af00      	add	r7, sp, #0
  401116:	6078      	str	r0, [r7, #4]
	if(!ATSAME70_UART_RxReady((Uart*)BASE_DBGU_UART)) {
  401118:	4809      	ldr	r0, [pc, #36]	; (401140 <dbgu_getc+0x30>)
  40111a:	4b0a      	ldr	r3, [pc, #40]	; (401144 <dbgu_getc+0x34>)
  40111c:	4798      	blx	r3
  40111e:	4603      	mov	r3, r0
  401120:	2b00      	cmp	r3, #0
  401122:	d101      	bne.n	401128 <dbgu_getc+0x18>
		return 0;
  401124:	2300      	movs	r3, #0
  401126:	e007      	b.n	401138 <dbgu_getc+0x28>
	}

	*c = UART_GetChar((Uart*)BASE_DBGU_UART);
  401128:	4805      	ldr	r0, [pc, #20]	; (401140 <dbgu_getc+0x30>)
  40112a:	4b07      	ldr	r3, [pc, #28]	; (401148 <dbgu_getc+0x38>)
  40112c:	4798      	blx	r3
  40112e:	4603      	mov	r3, r0
  401130:	461a      	mov	r2, r3
  401132:	687b      	ldr	r3, [r7, #4]
  401134:	701a      	strb	r2, [r3, #0]
	return 1;
  401136:	2301      	movs	r3, #1
}
  401138:	4618      	mov	r0, r3
  40113a:	3708      	adds	r7, #8
  40113c:	46bd      	mov	sp, r7
  40113e:	bd80      	pop	{r7, pc}
  401140:	400e0800 	.word	0x400e0800
  401144:	00401009 	.word	0x00401009
  401148:	0040114d 	.word	0x0040114d

0040114c <UART_GetChar>:

uint8_t UART_GetChar(Uart *pUart)
{
  40114c:	b480      	push	{r7}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
	while ((pUart->UART_SR & UART_SR_RXRDY) == 0);
  401154:	bf00      	nop
  401156:	687b      	ldr	r3, [r7, #4]
  401158:	695b      	ldr	r3, [r3, #20]
  40115a:	f003 0301 	and.w	r3, r3, #1
  40115e:	2b00      	cmp	r3, #0
  401160:	d0f9      	beq.n	401156 <UART_GetChar+0xa>
	return pUart->UART_RHR;
  401162:	687b      	ldr	r3, [r7, #4]
  401164:	699b      	ldr	r3, [r3, #24]
  401166:	b2db      	uxtb	r3, r3
}
  401168:	4618      	mov	r0, r3
  40116a:	370c      	adds	r7, #12
  40116c:	46bd      	mov	sp, r7
  40116e:	bc80      	pop	{r7}
  401170:	4770      	bx	lr
	...

00401174 <dbgu_puts>:




void dbgu_puts(const char *s)
{
  401174:	b580      	push	{r7, lr}
  401176:	b082      	sub	sp, #8
  401178:	af00      	add	r7, sp, #0
  40117a:	6078      	str	r0, [r7, #4]
	while(*s) {
  40117c:	e007      	b.n	40118e <dbgu_puts+0x1a>
		UART_PutChar(BASE_DBGU_UART, *s++);
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	1c5a      	adds	r2, r3, #1
  401182:	607a      	str	r2, [r7, #4]
  401184:	781b      	ldrb	r3, [r3, #0]
  401186:	4619      	mov	r1, r3
  401188:	4805      	ldr	r0, [pc, #20]	; (4011a0 <dbgu_puts+0x2c>)
  40118a:	4b06      	ldr	r3, [pc, #24]	; (4011a4 <dbgu_puts+0x30>)
  40118c:	4798      	blx	r3
	while(*s) {
  40118e:	687b      	ldr	r3, [r7, #4]
  401190:	781b      	ldrb	r3, [r3, #0]
  401192:	2b00      	cmp	r3, #0
  401194:	d1f3      	bne.n	40117e <dbgu_puts+0xa>
	}
}
  401196:	bf00      	nop
  401198:	3708      	adds	r7, #8
  40119a:	46bd      	mov	sp, r7
  40119c:	bd80      	pop	{r7, pc}
  40119e:	bf00      	nop
  4011a0:	400e0800 	.word	0x400e0800
  4011a4:	004010b5 	.word	0x004010b5

004011a8 <dbgu_clear>:
		}
	}
}

void dbgu_clear(void)
{
  4011a8:	b580      	push	{r7, lr}
  4011aa:	af00      	add	r7, sp, #0
	UART_PutChar(BASE_DBGU_UART,27);		//dbgu_putc(27);
  4011ac:	211b      	movs	r1, #27
  4011ae:	4808      	ldr	r0, [pc, #32]	; (4011d0 <dbgu_clear+0x28>)
  4011b0:	4b08      	ldr	r3, [pc, #32]	; (4011d4 <dbgu_clear+0x2c>)
  4011b2:	4798      	blx	r3
	UART_PutChar(BASE_DBGU_UART,'[');		//dbgu_putc('[');
  4011b4:	215b      	movs	r1, #91	; 0x5b
  4011b6:	4806      	ldr	r0, [pc, #24]	; (4011d0 <dbgu_clear+0x28>)
  4011b8:	4b06      	ldr	r3, [pc, #24]	; (4011d4 <dbgu_clear+0x2c>)
  4011ba:	4798      	blx	r3
	UART_PutChar(BASE_DBGU_UART,'2');		//dbgu_putc('2');
  4011bc:	2132      	movs	r1, #50	; 0x32
  4011be:	4804      	ldr	r0, [pc, #16]	; (4011d0 <dbgu_clear+0x28>)
  4011c0:	4b04      	ldr	r3, [pc, #16]	; (4011d4 <dbgu_clear+0x2c>)
  4011c2:	4798      	blx	r3
	UART_PutChar(BASE_DBGU_UART,'J');		//dbgu_putc('J');
  4011c4:	214a      	movs	r1, #74	; 0x4a
  4011c6:	4802      	ldr	r0, [pc, #8]	; (4011d0 <dbgu_clear+0x28>)
  4011c8:	4b02      	ldr	r3, [pc, #8]	; (4011d4 <dbgu_clear+0x2c>)
  4011ca:	4798      	blx	r3
}
  4011cc:	bf00      	nop
  4011ce:	bd80      	pop	{r7, pc}
  4011d0:	400e0800 	.word	0x400e0800
  4011d4:	004010b5 	.word	0x004010b5

004011d8 <ATSAME70_PIO_CfgOutput>:


static inline void ATSAME70_PIO_CfgOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long pioEnable) // \arg PIO to be enabled
{
  4011d8:	b480      	push	{r7}
  4011da:	b083      	sub	sp, #12
  4011dc:	af00      	add	r7, sp, #0
  4011de:	6078      	str	r0, [r7, #4]
  4011e0:	6039      	str	r1, [r7, #0]
	pPio->PIO_PER = pioEnable; // Set in PIO mode
  4011e2:	687b      	ldr	r3, [r7, #4]
  4011e4:	683a      	ldr	r2, [r7, #0]
  4011e6:	601a      	str	r2, [r3, #0]
	pPio->PIO_OER = pioEnable; // Configure in Output
  4011e8:	687b      	ldr	r3, [r7, #4]
  4011ea:	683a      	ldr	r2, [r7, #0]
  4011ec:	611a      	str	r2, [r3, #16]
}
  4011ee:	bf00      	nop
  4011f0:	370c      	adds	r7, #12
  4011f2:	46bd      	mov	sp, r7
  4011f4:	bc80      	pop	{r7}
  4011f6:	4770      	bx	lr

004011f8 <ATSAME70_PIO_SetOutput>:


static inline void ATSAME70_PIO_SetOutput(
Pio *pPio, // \arg pointer to a PIO controller
unsigned long flag) // \arg output to be set
{
  4011f8:	b480      	push	{r7}
  4011fa:	b083      	sub	sp, #12
  4011fc:	af00      	add	r7, sp, #0
  4011fe:	6078      	str	r0, [r7, #4]
  401200:	6039      	str	r1, [r7, #0]
	pPio->PIO_SODR = flag;
  401202:	687b      	ldr	r3, [r7, #4]
  401204:	683a      	ldr	r2, [r7, #0]
  401206:	631a      	str	r2, [r3, #48]	; 0x30
}
  401208:	bf00      	nop
  40120a:	370c      	adds	r7, #12
  40120c:	46bd      	mov	sp, r7
  40120e:	bc80      	pop	{r7}
  401210:	4770      	bx	lr

00401212 <ATSAME70_PIO_ClearOutput>:


static inline void ATSAME70_PIO_ClearOutput(
Pio *pPio, // arg pointer to a PIO controller
unsigned long flag) // arg output to be cleared
{
  401212:	b480      	push	{r7}
  401214:	b083      	sub	sp, #12
  401216:	af00      	add	r7, sp, #0
  401218:	6078      	str	r0, [r7, #4]
  40121a:	6039      	str	r1, [r7, #0]
	pPio->PIO_CODR = flag;
  40121c:	687b      	ldr	r3, [r7, #4]
  40121e:	683a      	ldr	r2, [r7, #0]
  401220:	635a      	str	r2, [r3, #52]	; 0x34
}
  401222:	bf00      	nop
  401224:	370c      	adds	r7, #12
  401226:	46bd      	mov	sp, r7
  401228:	bc80      	pop	{r7}
  40122a:	4770      	bx	lr

0040122c <fpu_enable>:

//Enable FPU


inline static void fpu_enable(void)
{
  40122c:	b480      	push	{r7}
  40122e:	af00      	add	r7, sp, #0
	//irqflags_t flags;
	//flags = cpu_irq_save();
	REG_CPACR |=
  401230:	4a06      	ldr	r2, [pc, #24]	; (40124c <fpu_enable+0x20>)
  401232:	4b06      	ldr	r3, [pc, #24]	; (40124c <fpu_enable+0x20>)
  401234:	681b      	ldr	r3, [r3, #0]
  401236:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40123a:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40123c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401240:	f3bf 8f6f 	isb	sy
	(0xFu << 20);
	__DSB();
	__ISB();
	//cpu_irq_restore(flags);
}
  401244:	bf00      	nop
  401246:	46bd      	mov	sp, r7
  401248:	bc80      	pop	{r7}
  40124a:	4770      	bx	lr
  40124c:	e000ed88 	.word	0xe000ed88

00401250 <Reset_Handler>:
	SCB->DTCMCR = (SCB_DTCMCR_EN_Msk | SCB_DTCMCR_RMW_Msk | SCB_DTCMCR_RETEN_Msk);
	__DSB();
	__ISB();
}
void Reset_Handler(void)
{
  401250:	b580      	push	{r7, lr}
  401252:	b082      	sub	sp, #8
  401254:	af00      	add	r7, sp, #0
		//EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_SGPB | EEFC_FCR_FARG(7));
		//EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_SGPB | EEFC_FCR_FARG(8));
		//EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB | EEFC_FCR_FARG(8));
		//TCM_Enable();
        /* Initialize the relocate segment */
        pSrc = &_etext;
  401256:	4b17      	ldr	r3, [pc, #92]	; (4012b4 <Reset_Handler+0x64>)
  401258:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
  40125a:	4b17      	ldr	r3, [pc, #92]	; (4012b8 <Reset_Handler+0x68>)
  40125c:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
  40125e:	687a      	ldr	r2, [r7, #4]
  401260:	683b      	ldr	r3, [r7, #0]
  401262:	429a      	cmp	r2, r3
  401264:	d00c      	beq.n	401280 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  401266:	e007      	b.n	401278 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401268:	683b      	ldr	r3, [r7, #0]
  40126a:	1d1a      	adds	r2, r3, #4
  40126c:	603a      	str	r2, [r7, #0]
  40126e:	687a      	ldr	r2, [r7, #4]
  401270:	1d11      	adds	r1, r2, #4
  401272:	6079      	str	r1, [r7, #4]
  401274:	6812      	ldr	r2, [r2, #0]
  401276:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401278:	683b      	ldr	r3, [r7, #0]
  40127a:	4a10      	ldr	r2, [pc, #64]	; (4012bc <Reset_Handler+0x6c>)
  40127c:	4293      	cmp	r3, r2
  40127e:	d3f3      	bcc.n	401268 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401280:	4b0f      	ldr	r3, [pc, #60]	; (4012c0 <Reset_Handler+0x70>)
  401282:	603b      	str	r3, [r7, #0]
  401284:	e004      	b.n	401290 <Reset_Handler+0x40>
                *pDest++ = 0;
  401286:	683b      	ldr	r3, [r7, #0]
  401288:	1d1a      	adds	r2, r3, #4
  40128a:	603a      	str	r2, [r7, #0]
  40128c:	2200      	movs	r2, #0
  40128e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  401290:	683b      	ldr	r3, [r7, #0]
  401292:	4a0c      	ldr	r2, [pc, #48]	; (4012c4 <Reset_Handler+0x74>)
  401294:	4293      	cmp	r3, r2
  401296:	d3f6      	bcc.n	401286 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401298:	4b0b      	ldr	r3, [pc, #44]	; (4012c8 <Reset_Handler+0x78>)
  40129a:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40129c:	4a0b      	ldr	r2, [pc, #44]	; (4012cc <Reset_Handler+0x7c>)
  40129e:	687b      	ldr	r3, [r7, #4]
  4012a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012a4:	6093      	str	r3, [r2, #8]

#ifdef  ENABLE_FPU
		fpu_enable();
  4012a6:	4b0a      	ldr	r3, [pc, #40]	; (4012d0 <Reset_Handler+0x80>)
  4012a8:	4798      	blx	r3
#endif
        /* Initialize the C library */
        __libc_init_array();
  4012aa:	4b0a      	ldr	r3, [pc, #40]	; (4012d4 <Reset_Handler+0x84>)
  4012ac:	4798      	blx	r3

        /* Branch to main function */
        main();
  4012ae:	4b0a      	ldr	r3, [pc, #40]	; (4012d8 <Reset_Handler+0x88>)
  4012b0:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4012b2:	e7fe      	b.n	4012b2 <Reset_Handler+0x62>
  4012b4:	004093e4 	.word	0x004093e4
  4012b8:	20400000 	.word	0x20400000
  4012bc:	204009b8 	.word	0x204009b8
  4012c0:	204009b8 	.word	0x204009b8
  4012c4:	20400a90 	.word	0x20400a90
  4012c8:	00400000 	.word	0x00400000
  4012cc:	e000ed00 	.word	0xe000ed00
  4012d0:	0040122d 	.word	0x0040122d
  4012d4:	00402245 	.word	0x00402245
  4012d8:	00401ecd 	.word	0x00401ecd

004012dc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012dc:	b580      	push	{r7, lr}
  4012de:	af00      	add	r7, sp, #0
	ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  4012e0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4012e4:	4823      	ldr	r0, [pc, #140]	; (401374 <Dummy_Handler+0x98>)
  4012e6:	4b24      	ldr	r3, [pc, #144]	; (401378 <Dummy_Handler+0x9c>)
  4012e8:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOA);
  4012ea:	200a      	movs	r0, #10
  4012ec:	4b23      	ldr	r3, [pc, #140]	; (40137c <Dummy_Handler+0xa0>)
  4012ee:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_RX_PORT,DBGU_RX,DBGU_RX_PERIPHERAL);
  4012f0:	2200      	movs	r2, #0
  4012f2:	f44f 7100 	mov.w	r1, #512	; 0x200
  4012f6:	4822      	ldr	r0, [pc, #136]	; (401380 <Dummy_Handler+0xa4>)
  4012f8:	4b22      	ldr	r3, [pc, #136]	; (401384 <Dummy_Handler+0xa8>)
  4012fa:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_TX_PORT,DBGU_TX,DBGU_TX_PERIPHERAL);
  4012fc:	2200      	movs	r2, #0
  4012fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401302:	481f      	ldr	r0, [pc, #124]	; (401380 <Dummy_Handler+0xa4>)
  401304:	4b1f      	ldr	r3, [pc, #124]	; (401384 <Dummy_Handler+0xa8>)
  401306:	4798      	blx	r3
	MATRIX->CCFG_SYSIO = MATRIX->CCFG_SYSIO | CCFG_SYSIO_SYSIO4;
  401308:	4a1f      	ldr	r2, [pc, #124]	; (401388 <Dummy_Handler+0xac>)
  40130a:	4b1f      	ldr	r3, [pc, #124]	; (401388 <Dummy_Handler+0xac>)
  40130c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401310:	f043 0310 	orr.w	r3, r3, #16
  401314:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	
	if (PMC->PMC_MCKR == SYS_BOARD_MCKR) UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,BOARD_MCK);
  401318:	4b1c      	ldr	r3, [pc, #112]	; (40138c <Dummy_Handler+0xb0>)
  40131a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40131c:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
  401320:	d106      	bne.n	401330 <Dummy_Handler+0x54>
  401322:	4a1b      	ldr	r2, [pc, #108]	; (401390 <Dummy_Handler+0xb4>)
  401324:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401328:	481a      	ldr	r0, [pc, #104]	; (401394 <Dummy_Handler+0xb8>)
  40132a:	4b1b      	ldr	r3, [pc, #108]	; (401398 <Dummy_Handler+0xbc>)
  40132c:	4798      	blx	r3
  40132e:	e005      	b.n	40133c <Dummy_Handler+0x60>
	else UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,12000000);
  401330:	4a1a      	ldr	r2, [pc, #104]	; (40139c <Dummy_Handler+0xc0>)
  401332:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401336:	4817      	ldr	r0, [pc, #92]	; (401394 <Dummy_Handler+0xb8>)
  401338:	4b17      	ldr	r3, [pc, #92]	; (401398 <Dummy_Handler+0xbc>)
  40133a:	4798      	blx	r3
	/* Enable receiver and transmitter */
	dbgu_clear();
  40133c:	4b18      	ldr	r3, [pc, #96]	; (4013a0 <Dummy_Handler+0xc4>)
  40133e:	4798      	blx	r3
	dbgu_puts("Dummy Handler Handler\n");
  401340:	4818      	ldr	r0, [pc, #96]	; (4013a4 <Dummy_Handler+0xc8>)
  401342:	4b19      	ldr	r3, [pc, #100]	; (4013a8 <Dummy_Handler+0xcc>)
  401344:	4798      	blx	r3
	while (1) {
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  401346:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40134a:	480a      	ldr	r0, [pc, #40]	; (401374 <Dummy_Handler+0x98>)
  40134c:	4b0a      	ldr	r3, [pc, #40]	; (401378 <Dummy_Handler+0x9c>)
  40134e:	4798      	blx	r3
		ATSAME70_PIO_ClearOutput(LED0_PORT, LED0);
  401350:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401354:	4807      	ldr	r0, [pc, #28]	; (401374 <Dummy_Handler+0x98>)
  401356:	4b15      	ldr	r3, [pc, #84]	; (4013ac <Dummy_Handler+0xd0>)
  401358:	4798      	blx	r3
		delayms(10);
  40135a:	200a      	movs	r0, #10
  40135c:	4b14      	ldr	r3, [pc, #80]	; (4013b0 <Dummy_Handler+0xd4>)
  40135e:	4798      	blx	r3
		ATSAME70_PIO_SetOutput(LED0_PORT, LED0);
  401360:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401364:	4803      	ldr	r0, [pc, #12]	; (401374 <Dummy_Handler+0x98>)
  401366:	4b13      	ldr	r3, [pc, #76]	; (4013b4 <Dummy_Handler+0xd8>)
  401368:	4798      	blx	r3
		delayms(10);
  40136a:	200a      	movs	r0, #10
  40136c:	4b10      	ldr	r3, [pc, #64]	; (4013b0 <Dummy_Handler+0xd4>)
  40136e:	4798      	blx	r3
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  401370:	e7e9      	b.n	401346 <Dummy_Handler+0x6a>
  401372:	bf00      	nop
  401374:	400e1200 	.word	0x400e1200
  401378:	004011d9 	.word	0x004011d9
  40137c:	00400a6d 	.word	0x00400a6d
  401380:	400e0e00 	.word	0x400e0e00
  401384:	004002e1 	.word	0x004002e1
  401388:	40088000 	.word	0x40088000
  40138c:	400e0600 	.word	0x400e0600
  401390:	08f0d180 	.word	0x08f0d180
  401394:	400e0800 	.word	0x400e0800
  401398:	00400fbd 	.word	0x00400fbd
  40139c:	00b71b00 	.word	0x00b71b00
  4013a0:	004011a9 	.word	0x004011a9
  4013a4:	00408e10 	.word	0x00408e10
  4013a8:	00401175 	.word	0x00401175
  4013ac:	00401213 	.word	0x00401213
  4013b0:	00400a39 	.word	0x00400a39
  4013b4:	004011f9 	.word	0x004011f9

004013b8 <HardFault_Handler>:
	uart_clear_tx_buffer((Uart*)BASE_DBGU_UART);
	while(1);
}

void HardFault_Handler(void)
{
  4013b8:	b580      	push	{r7, lr}
  4013ba:	af00      	add	r7, sp, #0
	//sprintf(msg, "SCB->HFSR = 0x%08x\n", SCB->HFSR);
	//uint32_t hfsr_status = SCB->HFSR;
	
	//clear_uart_txfifo_buffer();	
	//BASE_DBGU_UART->UART_CR = UART_CR_RXDIS | UART_CR_TXDIS;
	dbgu_disable();
  4013bc:	4b92      	ldr	r3, [pc, #584]	; (401608 <HardFault_Handler+0x250>)
  4013be:	4798      	blx	r3
	ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);
  4013c0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4013c4:	4891      	ldr	r0, [pc, #580]	; (40160c <HardFault_Handler+0x254>)
  4013c6:	4b92      	ldr	r3, [pc, #584]	; (401610 <HardFault_Handler+0x258>)
  4013c8:	4798      	blx	r3
	PMC_EnablePeripheral(ID_PIOA);	
  4013ca:	200a      	movs	r0, #10
  4013cc:	4b91      	ldr	r3, [pc, #580]	; (401614 <HardFault_Handler+0x25c>)
  4013ce:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_RX_PORT,DBGU_RX,DBGU_RX_PERIPHERAL);
  4013d0:	2200      	movs	r2, #0
  4013d2:	f44f 7100 	mov.w	r1, #512	; 0x200
  4013d6:	4890      	ldr	r0, [pc, #576]	; (401618 <HardFault_Handler+0x260>)
  4013d8:	4b90      	ldr	r3, [pc, #576]	; (40161c <HardFault_Handler+0x264>)
  4013da:	4798      	blx	r3
	ATSAME70_PIO_CfgPeriph(DBGU_TX_PORT,DBGU_TX,DBGU_TX_PERIPHERAL);
  4013dc:	2200      	movs	r2, #0
  4013de:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4013e2:	488d      	ldr	r0, [pc, #564]	; (401618 <HardFault_Handler+0x260>)
  4013e4:	4b8d      	ldr	r3, [pc, #564]	; (40161c <HardFault_Handler+0x264>)
  4013e6:	4798      	blx	r3
			MATRIX->CCFG_SYSIO = MATRIX->CCFG_SYSIO | CCFG_SYSIO_SYSIO4;
  4013e8:	4a8d      	ldr	r2, [pc, #564]	; (401620 <HardFault_Handler+0x268>)
  4013ea:	4b8d      	ldr	r3, [pc, #564]	; (401620 <HardFault_Handler+0x268>)
  4013ec:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4013f0:	f043 0310 	orr.w	r3, r3, #16
  4013f4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	
	if (PMC->PMC_MCKR == SYS_BOARD_MCKR)  UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,BOARD_MCK);
  4013f8:	4b8a      	ldr	r3, [pc, #552]	; (401624 <HardFault_Handler+0x26c>)
  4013fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013fc:	f5b3 7f89 	cmp.w	r3, #274	; 0x112
  401400:	d106      	bne.n	401410 <HardFault_Handler+0x58>
  401402:	4a89      	ldr	r2, [pc, #548]	; (401628 <HardFault_Handler+0x270>)
  401404:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401408:	4888      	ldr	r0, [pc, #544]	; (40162c <HardFault_Handler+0x274>)
  40140a:	4b89      	ldr	r3, [pc, #548]	; (401630 <HardFault_Handler+0x278>)
  40140c:	4798      	blx	r3
  40140e:	e005      	b.n	40141c <HardFault_Handler+0x64>
	else UART_Configure(BASE_DBGU_UART,ATSAME70_DBGU_BAUD,12000000);
  401410:	4a88      	ldr	r2, [pc, #544]	; (401634 <HardFault_Handler+0x27c>)
  401412:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  401416:	4885      	ldr	r0, [pc, #532]	; (40162c <HardFault_Handler+0x274>)
  401418:	4b85      	ldr	r3, [pc, #532]	; (401630 <HardFault_Handler+0x278>)
  40141a:	4798      	blx	r3
			/* Enable receiver and transmitter */
	//uart_clear_tx_buffer((Uart*)BASE_DBGU_UART);	

	//dbgu_clear();
	  static char msg[80];
	  dbgu_puts("\nIn Hard Fault Handler\n"); 
  40141c:	4886      	ldr	r0, [pc, #536]	; (401638 <HardFault_Handler+0x280>)
  40141e:	4b87      	ldr	r3, [pc, #540]	; (40163c <HardFault_Handler+0x284>)
  401420:	4798      	blx	r3
	  sprintf(msg, "SCB->HFSR = 0x%08lx\n", SCB->HFSR);
  401422:	4b87      	ldr	r3, [pc, #540]	; (401640 <HardFault_Handler+0x288>)
  401424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401426:	461a      	mov	r2, r3
  401428:	4986      	ldr	r1, [pc, #536]	; (401644 <HardFault_Handler+0x28c>)
  40142a:	4887      	ldr	r0, [pc, #540]	; (401648 <HardFault_Handler+0x290>)
  40142c:	4b87      	ldr	r3, [pc, #540]	; (40164c <HardFault_Handler+0x294>)
  40142e:	4798      	blx	r3
	  dbgu_puts(msg);
  401430:	4885      	ldr	r0, [pc, #532]	; (401648 <HardFault_Handler+0x290>)
  401432:	4b82      	ldr	r3, [pc, #520]	; (40163c <HardFault_Handler+0x284>)
  401434:	4798      	blx	r3
	  if ((SCB->HFSR & (1 << 30)) != 0) {
  401436:	4b82      	ldr	r3, [pc, #520]	; (401640 <HardFault_Handler+0x288>)
  401438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40143a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
  40143e:	2b00      	cmp	r3, #0
  401440:	f000 80c8 	beq.w	4015d4 <HardFault_Handler+0x21c>
		  dbgu_puts("Forced Hard Fault\n");
  401444:	4882      	ldr	r0, [pc, #520]	; (401650 <HardFault_Handler+0x298>)
  401446:	4b7d      	ldr	r3, [pc, #500]	; (40163c <HardFault_Handler+0x284>)
  401448:	4798      	blx	r3
	  if((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk)) 
  40144a:	4b7d      	ldr	r3, [pc, #500]	; (401640 <HardFault_Handler+0x288>)
  40144c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40144e:	4b81      	ldr	r3, [pc, #516]	; (401654 <HardFault_Handler+0x29c>)
  401450:	4013      	ands	r3, r2
  401452:	2b00      	cmp	r3, #0
  401454:	d038      	beq.n	4014c8 <HardFault_Handler+0x110>
		 {
			 dbgu_puts("Usage Fault: ");
  401456:	4880      	ldr	r0, [pc, #512]	; (401658 <HardFault_Handler+0x2a0>)
  401458:	4b78      	ldr	r3, [pc, #480]	; (40163c <HardFault_Handler+0x284>)
  40145a:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_UNDEFINSTR_MASK)	dbgu_puts("Undefined Instruction \n");
  40145c:	4b78      	ldr	r3, [pc, #480]	; (401640 <HardFault_Handler+0x288>)
  40145e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401460:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  401464:	2b00      	cmp	r3, #0
  401466:	d002      	beq.n	40146e <HardFault_Handler+0xb6>
  401468:	487c      	ldr	r0, [pc, #496]	; (40165c <HardFault_Handler+0x2a4>)
  40146a:	4b74      	ldr	r3, [pc, #464]	; (40163c <HardFault_Handler+0x284>)
  40146c:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_INVSTATE_MASK)		dbgu_puts("Invalid State \n");
  40146e:	4b74      	ldr	r3, [pc, #464]	; (401640 <HardFault_Handler+0x288>)
  401470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401476:	2b00      	cmp	r3, #0
  401478:	d002      	beq.n	401480 <HardFault_Handler+0xc8>
  40147a:	4879      	ldr	r0, [pc, #484]	; (401660 <HardFault_Handler+0x2a8>)
  40147c:	4b6f      	ldr	r3, [pc, #444]	; (40163c <HardFault_Handler+0x284>)
  40147e:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_NOCP_MASK)			dbgu_puts("Invalid PC Load \n");
  401480:	4b6f      	ldr	r3, [pc, #444]	; (401640 <HardFault_Handler+0x288>)
  401482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401484:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  401488:	2b00      	cmp	r3, #0
  40148a:	d002      	beq.n	401492 <HardFault_Handler+0xda>
  40148c:	4875      	ldr	r0, [pc, #468]	; (401664 <HardFault_Handler+0x2ac>)
  40148e:	4b6b      	ldr	r3, [pc, #428]	; (40163c <HardFault_Handler+0x284>)
  401490:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_NOCP_MASK)			dbgu_puts("No coprocessor \n");
  401492:	4b6b      	ldr	r3, [pc, #428]	; (401640 <HardFault_Handler+0x288>)
  401494:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401496:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  40149a:	2b00      	cmp	r3, #0
  40149c:	d002      	beq.n	4014a4 <HardFault_Handler+0xec>
  40149e:	4872      	ldr	r0, [pc, #456]	; (401668 <HardFault_Handler+0x2b0>)
  4014a0:	4b66      	ldr	r3, [pc, #408]	; (40163c <HardFault_Handler+0x284>)
  4014a2:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_UNALIGNED_MASK)		dbgu_puts("Unaligned Memory Access \n");
  4014a4:	4b66      	ldr	r3, [pc, #408]	; (401640 <HardFault_Handler+0x288>)
  4014a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4014ac:	2b00      	cmp	r3, #0
  4014ae:	d002      	beq.n	4014b6 <HardFault_Handler+0xfe>
  4014b0:	486e      	ldr	r0, [pc, #440]	; (40166c <HardFault_Handler+0x2b4>)
  4014b2:	4b62      	ldr	r3, [pc, #392]	; (40163c <HardFault_Handler+0x284>)
  4014b4:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_USGFAULTSR_DIVBYZERO_MASK)		dbgu_puts("Divide by Zero \n");	
  4014b6:	4b62      	ldr	r3, [pc, #392]	; (401640 <HardFault_Handler+0x288>)
  4014b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
  4014be:	2b00      	cmp	r3, #0
  4014c0:	d002      	beq.n	4014c8 <HardFault_Handler+0x110>
  4014c2:	486b      	ldr	r0, [pc, #428]	; (401670 <HardFault_Handler+0x2b8>)
  4014c4:	4b5d      	ldr	r3, [pc, #372]	; (40163c <HardFault_Handler+0x284>)
  4014c6:	4798      	blx	r3
		 }
		 if((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk)) 
  4014c8:	4b5d      	ldr	r3, [pc, #372]	; (401640 <HardFault_Handler+0x288>)
  4014ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  4014d0:	2b00      	cmp	r3, #0
  4014d2:	d041      	beq.n	401558 <HardFault_Handler+0x1a0>
		 {
			 dbgu_puts("Bus Fault: ");
  4014d4:	4867      	ldr	r0, [pc, #412]	; (401674 <HardFault_Handler+0x2bc>)
  4014d6:	4b59      	ldr	r3, [pc, #356]	; (40163c <HardFault_Handler+0x284>)
  4014d8:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_IBUSERR_MASK)		dbgu_puts("Instruction Bus Error \n");
  4014da:	4b59      	ldr	r3, [pc, #356]	; (401640 <HardFault_Handler+0x288>)
  4014dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014de:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4014e2:	2b00      	cmp	r3, #0
  4014e4:	d002      	beq.n	4014ec <HardFault_Handler+0x134>
  4014e6:	4864      	ldr	r0, [pc, #400]	; (401678 <HardFault_Handler+0x2c0>)
  4014e8:	4b54      	ldr	r3, [pc, #336]	; (40163c <HardFault_Handler+0x284>)
  4014ea:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_PRECISERR_MASK)	dbgu_puts("Data Bus Error \n");
  4014ec:	4b54      	ldr	r3, [pc, #336]	; (401640 <HardFault_Handler+0x288>)
  4014ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4014f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4014f4:	2b00      	cmp	r3, #0
  4014f6:	d002      	beq.n	4014fe <HardFault_Handler+0x146>
  4014f8:	4860      	ldr	r0, [pc, #384]	; (40167c <HardFault_Handler+0x2c4>)
  4014fa:	4b50      	ldr	r3, [pc, #320]	; (40163c <HardFault_Handler+0x284>)
  4014fc:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_IMPRECISERR_MASK)	dbgu_puts("Priority Error \n");
  4014fe:	4b50      	ldr	r3, [pc, #320]	; (401640 <HardFault_Handler+0x288>)
  401500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  401506:	2b00      	cmp	r3, #0
  401508:	d002      	beq.n	401510 <HardFault_Handler+0x158>
  40150a:	485d      	ldr	r0, [pc, #372]	; (401680 <HardFault_Handler+0x2c8>)
  40150c:	4b4b      	ldr	r3, [pc, #300]	; (40163c <HardFault_Handler+0x284>)
  40150e:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_UNSTKERR_MASK)		dbgu_puts("on Unstacking \n");
  401510:	4b4b      	ldr	r3, [pc, #300]	; (401640 <HardFault_Handler+0x288>)
  401512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401514:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  401518:	2b00      	cmp	r3, #0
  40151a:	d002      	beq.n	401522 <HardFault_Handler+0x16a>
  40151c:	4859      	ldr	r0, [pc, #356]	; (401684 <HardFault_Handler+0x2cc>)
  40151e:	4b47      	ldr	r3, [pc, #284]	; (40163c <HardFault_Handler+0x284>)
  401520:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_STKERR_MASK)		dbgu_puts("on Stacking \n");
  401522:	4b47      	ldr	r3, [pc, #284]	; (401640 <HardFault_Handler+0x288>)
  401524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401526:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40152a:	2b00      	cmp	r3, #0
  40152c:	d002      	beq.n	401534 <HardFault_Handler+0x17c>
  40152e:	4856      	ldr	r0, [pc, #344]	; (401688 <HardFault_Handler+0x2d0>)
  401530:	4b42      	ldr	r3, [pc, #264]	; (40163c <HardFault_Handler+0x284>)
  401532:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_LSPERR_MASK)		dbgu_puts("occurred during Floating-point \n");
  401534:	4b42      	ldr	r3, [pc, #264]	; (401640 <HardFault_Handler+0x288>)
  401536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401538:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  40153c:	2b00      	cmp	r3, #0
  40153e:	d002      	beq.n	401546 <HardFault_Handler+0x18e>
  401540:	4852      	ldr	r0, [pc, #328]	; (40168c <HardFault_Handler+0x2d4>)
  401542:	4b3e      	ldr	r3, [pc, #248]	; (40163c <HardFault_Handler+0x284>)
  401544:	4798      	blx	r3
			  if(SCB->CFSR & SCB_CFSR_BUSFAULTSR_BFARVALID_MASK)	dbgu_puts("Address Register valid \n");
  401546:	4b3e      	ldr	r3, [pc, #248]	; (401640 <HardFault_Handler+0x288>)
  401548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40154a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  40154e:	2b00      	cmp	r3, #0
  401550:	d002      	beq.n	401558 <HardFault_Handler+0x1a0>
  401552:	484f      	ldr	r0, [pc, #316]	; (401690 <HardFault_Handler+0x2d8>)
  401554:	4b39      	ldr	r3, [pc, #228]	; (40163c <HardFault_Handler+0x284>)
  401556:	4798      	blx	r3
		 }
		 if((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk)) 
  401558:	4b39      	ldr	r3, [pc, #228]	; (401640 <HardFault_Handler+0x288>)
  40155a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40155c:	b2db      	uxtb	r3, r3
  40155e:	2b00      	cmp	r3, #0
  401560:	d038      	beq.n	4015d4 <HardFault_Handler+0x21c>
		 {
			 dbgu_puts("Memory Manage Fault: ");
  401562:	484c      	ldr	r0, [pc, #304]	; (401694 <HardFault_Handler+0x2dc>)
  401564:	4b35      	ldr	r3, [pc, #212]	; (40163c <HardFault_Handler+0x284>)
  401566:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_IACCVIOL_MASK)		dbgu_puts("Instruction Access Violation \n");
  401568:	4b35      	ldr	r3, [pc, #212]	; (401640 <HardFault_Handler+0x288>)
  40156a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40156c:	f003 0301 	and.w	r3, r3, #1
  401570:	2b00      	cmp	r3, #0
  401572:	d002      	beq.n	40157a <HardFault_Handler+0x1c2>
  401574:	4848      	ldr	r0, [pc, #288]	; (401698 <HardFault_Handler+0x2e0>)
  401576:	4b31      	ldr	r3, [pc, #196]	; (40163c <HardFault_Handler+0x284>)
  401578:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_DACCVIOL_MASK)		dbgu_puts("Data Access Violation \n");
  40157a:	4b31      	ldr	r3, [pc, #196]	; (401640 <HardFault_Handler+0x288>)
  40157c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40157e:	f003 0302 	and.w	r3, r3, #2
  401582:	2b00      	cmp	r3, #0
  401584:	d002      	beq.n	40158c <HardFault_Handler+0x1d4>
  401586:	4845      	ldr	r0, [pc, #276]	; (40169c <HardFault_Handler+0x2e4>)
  401588:	4b2c      	ldr	r3, [pc, #176]	; (40163c <HardFault_Handler+0x284>)
  40158a:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MUNSTKERR_MASK)		dbgu_puts("MemManage Fault on Unstacking \n");
  40158c:	4b2c      	ldr	r3, [pc, #176]	; (401640 <HardFault_Handler+0x288>)
  40158e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401590:	f003 0308 	and.w	r3, r3, #8
  401594:	2b00      	cmp	r3, #0
  401596:	d002      	beq.n	40159e <HardFault_Handler+0x1e6>
  401598:	4841      	ldr	r0, [pc, #260]	; (4016a0 <HardFault_Handler+0x2e8>)
  40159a:	4b28      	ldr	r3, [pc, #160]	; (40163c <HardFault_Handler+0x284>)
  40159c:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MSTKERR_MASK)		dbgu_puts("MemManage Fault on Stacking  \n");
  40159e:	4b28      	ldr	r3, [pc, #160]	; (401640 <HardFault_Handler+0x288>)
  4015a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015a2:	f003 0310 	and.w	r3, r3, #16
  4015a6:	2b00      	cmp	r3, #0
  4015a8:	d002      	beq.n	4015b0 <HardFault_Handler+0x1f8>
  4015aa:	483e      	ldr	r0, [pc, #248]	; (4016a4 <HardFault_Handler+0x2ec>)
  4015ac:	4b23      	ldr	r3, [pc, #140]	; (40163c <HardFault_Handler+0x284>)
  4015ae:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MLSPERR_MASK)		dbgu_puts("MemManage Fault occurred during Floating-point \n");
  4015b0:	4b23      	ldr	r3, [pc, #140]	; (401640 <HardFault_Handler+0x288>)
  4015b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015b4:	f003 0320 	and.w	r3, r3, #32
  4015b8:	2b00      	cmp	r3, #0
  4015ba:	d002      	beq.n	4015c2 <HardFault_Handler+0x20a>
  4015bc:	483a      	ldr	r0, [pc, #232]	; (4016a8 <HardFault_Handler+0x2f0>)
  4015be:	4b1f      	ldr	r3, [pc, #124]	; (40163c <HardFault_Handler+0x284>)
  4015c0:	4798      	blx	r3
			 if(SCB->CFSR & SCB_CFSR_MEMFAULTSR_MMARVALID_MASK)		dbgu_puts("Fault Address Register (MMFAR) valid  \n");
  4015c2:	4b1f      	ldr	r3, [pc, #124]	; (401640 <HardFault_Handler+0x288>)
  4015c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4015c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4015ca:	2b00      	cmp	r3, #0
  4015cc:	d002      	beq.n	4015d4 <HardFault_Handler+0x21c>
  4015ce:	4837      	ldr	r0, [pc, #220]	; (4016ac <HardFault_Handler+0x2f4>)
  4015d0:	4b1a      	ldr	r3, [pc, #104]	; (40163c <HardFault_Handler+0x284>)
  4015d2:	4798      	blx	r3
		}
		
	  }
	  uart_clear_tx_buffer((Uart*)BASE_DBGU_UART);
  4015d4:	4815      	ldr	r0, [pc, #84]	; (40162c <HardFault_Handler+0x274>)
  4015d6:	4b36      	ldr	r3, [pc, #216]	; (4016b0 <HardFault_Handler+0x2f8>)
  4015d8:	4798      	blx	r3

	while (1) {
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);	//blink, blink, blink, ...
  4015da:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015de:	480b      	ldr	r0, [pc, #44]	; (40160c <HardFault_Handler+0x254>)
  4015e0:	4b0b      	ldr	r3, [pc, #44]	; (401610 <HardFault_Handler+0x258>)
  4015e2:	4798      	blx	r3
		ATSAME70_PIO_ClearOutput(LED0_PORT, LED0);
  4015e4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015e8:	4808      	ldr	r0, [pc, #32]	; (40160c <HardFault_Handler+0x254>)
  4015ea:	4b32      	ldr	r3, [pc, #200]	; (4016b4 <HardFault_Handler+0x2fc>)
  4015ec:	4798      	blx	r3
		delayms(100);
  4015ee:	2064      	movs	r0, #100	; 0x64
  4015f0:	4b31      	ldr	r3, [pc, #196]	; (4016b8 <HardFault_Handler+0x300>)
  4015f2:	4798      	blx	r3
		ATSAME70_PIO_SetOutput(LED0_PORT, LED0);
  4015f4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015f8:	4804      	ldr	r0, [pc, #16]	; (40160c <HardFault_Handler+0x254>)
  4015fa:	4b30      	ldr	r3, [pc, #192]	; (4016bc <HardFault_Handler+0x304>)
  4015fc:	4798      	blx	r3
		delayms(100);
  4015fe:	2064      	movs	r0, #100	; 0x64
  401600:	4b2d      	ldr	r3, [pc, #180]	; (4016b8 <HardFault_Handler+0x300>)
  401602:	4798      	blx	r3
		ATSAME70_PIO_CfgOutput(LED0_PORT,LED0);	//blink, blink, blink, ...
  401604:	e7e9      	b.n	4015da <HardFault_Handler+0x222>
  401606:	bf00      	nop
  401608:	00401091 	.word	0x00401091
  40160c:	400e1200 	.word	0x400e1200
  401610:	004011d9 	.word	0x004011d9
  401614:	00400a6d 	.word	0x00400a6d
  401618:	400e0e00 	.word	0x400e0e00
  40161c:	004002e1 	.word	0x004002e1
  401620:	40088000 	.word	0x40088000
  401624:	400e0600 	.word	0x400e0600
  401628:	08f0d180 	.word	0x08f0d180
  40162c:	400e0800 	.word	0x400e0800
  401630:	00400fbd 	.word	0x00400fbd
  401634:	00b71b00 	.word	0x00b71b00
  401638:	00408e28 	.word	0x00408e28
  40163c:	00401175 	.word	0x00401175
  401640:	e000ed00 	.word	0xe000ed00
  401644:	00408e40 	.word	0x00408e40
  401648:	204009e0 	.word	0x204009e0
  40164c:	00402405 	.word	0x00402405
  401650:	00408e58 	.word	0x00408e58
  401654:	ffff0000 	.word	0xffff0000
  401658:	00408e6c 	.word	0x00408e6c
  40165c:	00408e7c 	.word	0x00408e7c
  401660:	00408e94 	.word	0x00408e94
  401664:	00408ea4 	.word	0x00408ea4
  401668:	00408eb8 	.word	0x00408eb8
  40166c:	00408ecc 	.word	0x00408ecc
  401670:	00408ee8 	.word	0x00408ee8
  401674:	00408efc 	.word	0x00408efc
  401678:	00408f08 	.word	0x00408f08
  40167c:	00408f20 	.word	0x00408f20
  401680:	00408f34 	.word	0x00408f34
  401684:	00408f48 	.word	0x00408f48
  401688:	00408f58 	.word	0x00408f58
  40168c:	00408f68 	.word	0x00408f68
  401690:	00408f8c 	.word	0x00408f8c
  401694:	00408fa8 	.word	0x00408fa8
  401698:	00408fc0 	.word	0x00408fc0
  40169c:	00408fe0 	.word	0x00408fe0
  4016a0:	00408ff8 	.word	0x00408ff8
  4016a4:	00409018 	.word	0x00409018
  4016a8:	00409038 	.word	0x00409038
  4016ac:	0040906c 	.word	0x0040906c
  4016b0:	004010f1 	.word	0x004010f1
  4016b4:	00401213 	.word	0x00401213
  4016b8:	00400a39 	.word	0x00400a39
  4016bc:	004011f9 	.word	0x004011f9

004016c0 <SystemInit>:
 *
 * \brief  Setup the microcontroller system.
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
  4016c0:	b480      	push	{r7}
  4016c2:	af00      	add	r7, sp, #0
    // Keep the default device state after reset
    SystemCoreClock = __SYSTEM_CLOCK;
  4016c4:	4b03      	ldr	r3, [pc, #12]	; (4016d4 <SystemInit+0x14>)
  4016c6:	4a04      	ldr	r2, [pc, #16]	; (4016d8 <SystemInit+0x18>)
  4016c8:	601a      	str	r2, [r3, #0]
    return;
  4016ca:	bf00      	nop
}
  4016cc:	46bd      	mov	sp, r7
  4016ce:	bc80      	pop	{r7}
  4016d0:	4770      	bx	lr
  4016d2:	bf00      	nop
  4016d4:	20400004 	.word	0x20400004
  4016d8:	003d0900 	.word	0x003d0900

004016dc <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4016dc:	b480      	push	{r7}
  4016de:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  4016e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4016e4:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4016e8:	4b08      	ldr	r3, [pc, #32]	; (40170c <SCB_EnableICache+0x30>)
  4016ea:	2200      	movs	r2, #0
  4016ec:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4016f0:	4a06      	ldr	r2, [pc, #24]	; (40170c <SCB_EnableICache+0x30>)
  4016f2:	4b06      	ldr	r3, [pc, #24]	; (40170c <SCB_EnableICache+0x30>)
  4016f4:	695b      	ldr	r3, [r3, #20]
  4016f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4016fa:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4016fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401700:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  401704:	bf00      	nop
  401706:	46bd      	mov	sp, r7
  401708:	bc80      	pop	{r7}
  40170a:	4770      	bx	lr
  40170c:	e000ed00 	.word	0xe000ed00

00401710 <SCB_InvalidateICache>:
/** \brief Invalidate I-Cache

    The function invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache(void)
{
  401710:	b480      	push	{r7}
  401712:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401714:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401718:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;
  40171c:	4b05      	ldr	r3, [pc, #20]	; (401734 <SCB_InvalidateICache+0x24>)
  40171e:	2200      	movs	r2, #0
  401720:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb");
  401724:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401728:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  40172c:	bf00      	nop
  40172e:	46bd      	mov	sp, r7
  401730:	bc80      	pop	{r7}
  401732:	4770      	bx	lr
  401734:	e000ed00 	.word	0xe000ed00

00401738 <SCB_DisableDCache>:
/** \brief Disable D-Cache

    The function turns off D-Cache
  */
__STATIC_INLINE void SCB_DisableDCache(void)
{
  401738:	b480      	push	{r7}
  40173a:	b08b      	sub	sp, #44	; 0x2c
  40173c:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40173e:	4b25      	ldr	r3, [pc, #148]	; (4017d4 <SCB_DisableDCache+0x9c>)
  401740:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401744:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401746:	69fb      	ldr	r3, [r7, #28]
  401748:	0b5b      	lsrs	r3, r3, #13
  40174a:	f3c3 030e 	ubfx	r3, r3, #0, #15
  40174e:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401750:	69fb      	ldr	r3, [r7, #28]
  401752:	f003 0307 	and.w	r3, r3, #7
  401756:	3304      	adds	r3, #4
  401758:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  40175a:	69fb      	ldr	r3, [r7, #28]
  40175c:	08db      	lsrs	r3, r3, #3
  40175e:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401762:	617b      	str	r3, [r7, #20]
  401764:	697b      	ldr	r3, [r7, #20]
  401766:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401768:	68bb      	ldr	r3, [r7, #8]
  40176a:	fab3 f383 	clz	r3, r3
  40176e:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401770:	687b      	ldr	r3, [r7, #4]
  401772:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401774:	f003 031f 	and.w	r3, r3, #31
  401778:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  40177a:	f3bf 8f4f 	dsb	sy

    __DSB();

    SCB->CCR &= ~SCB_CCR_DC_Msk;            // disable D-Cache
  40177e:	4a15      	ldr	r2, [pc, #84]	; (4017d4 <SCB_DisableDCache+0x9c>)
  401780:	4b14      	ldr	r3, [pc, #80]	; (4017d4 <SCB_DisableDCache+0x9c>)
  401782:	695b      	ldr	r3, [r3, #20]
  401784:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401788:	6153      	str	r3, [r2, #20]

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
  40178a:	697b      	ldr	r3, [r7, #20]
  40178c:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40178e:	6a3a      	ldr	r2, [r7, #32]
  401790:	693b      	ldr	r3, [r7, #16]
  401792:	fa02 f303 	lsl.w	r3, r2, r3
  401796:	4619      	mov	r1, r3
  401798:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40179a:	69bb      	ldr	r3, [r7, #24]
  40179c:	fa02 f303 	lsl.w	r3, r2, r3
  4017a0:	430b      	orrs	r3, r1
  4017a2:	60fb      	str	r3, [r7, #12]
              SCB->DCCISW = sw;
  4017a4:	4a0b      	ldr	r2, [pc, #44]	; (4017d4 <SCB_DisableDCache+0x9c>)
  4017a6:	68fb      	ldr	r3, [r7, #12]
  4017a8:	f8c2 3274 	str.w	r3, [r2, #628]	; 0x274
            } while(tmpways--);
  4017ac:	6a3b      	ldr	r3, [r7, #32]
  4017ae:	1e5a      	subs	r2, r3, #1
  4017b0:	623a      	str	r2, [r7, #32]
  4017b2:	2b00      	cmp	r3, #0
  4017b4:	d1eb      	bne.n	40178e <SCB_DisableDCache+0x56>
        } while(sets--);
  4017b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4017b8:	1e5a      	subs	r2, r3, #1
  4017ba:	627a      	str	r2, [r7, #36]	; 0x24
  4017bc:	2b00      	cmp	r3, #0
  4017be:	d1e4      	bne.n	40178a <SCB_DisableDCache+0x52>
  4017c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017c4:	f3bf 8f6f 	isb	sy


    __DSB();
    __ISB();
 #endif
}
  4017c8:	bf00      	nop
  4017ca:	372c      	adds	r7, #44	; 0x2c
  4017cc:	46bd      	mov	sp, r7
  4017ce:	bc80      	pop	{r7}
  4017d0:	4770      	bx	lr
  4017d2:	bf00      	nop
  4017d4:	e000ed00 	.word	0xe000ed00

004017d8 <SCB_InvalidateDCache>:
/** \brief Invalidate D-Cache

    The function invalidates D-Cache
  */
__STATIC_INLINE void SCB_InvalidateDCache(void)
{
  4017d8:	b480      	push	{r7}
  4017da:	b08b      	sub	sp, #44	; 0x2c
  4017dc:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4017de:	4b22      	ldr	r3, [pc, #136]	; (401868 <SCB_InvalidateDCache+0x90>)
  4017e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4017e4:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  4017e6:	69fb      	ldr	r3, [r7, #28]
  4017e8:	0b5b      	lsrs	r3, r3, #13
  4017ea:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4017ee:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4017f0:	69fb      	ldr	r3, [r7, #28]
  4017f2:	f003 0307 	and.w	r3, r3, #7
  4017f6:	3304      	adds	r3, #4
  4017f8:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  4017fa:	69fb      	ldr	r3, [r7, #28]
  4017fc:	08db      	lsrs	r3, r3, #3
  4017fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401802:	617b      	str	r3, [r7, #20]
  401804:	697b      	ldr	r3, [r7, #20]
  401806:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401808:	68bb      	ldr	r3, [r7, #8]
  40180a:	fab3 f383 	clz	r3, r3
  40180e:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401810:	687b      	ldr	r3, [r7, #4]
  401812:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401814:	f003 031f 	and.w	r3, r3, #31
  401818:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  40181a:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  40181e:	697b      	ldr	r3, [r7, #20]
  401820:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401822:	6a3a      	ldr	r2, [r7, #32]
  401824:	693b      	ldr	r3, [r7, #16]
  401826:	fa02 f303 	lsl.w	r3, r2, r3
  40182a:	4619      	mov	r1, r3
  40182c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  40182e:	69bb      	ldr	r3, [r7, #24]
  401830:	fa02 f303 	lsl.w	r3, r2, r3
  401834:	430b      	orrs	r3, r1
  401836:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401838:	4a0b      	ldr	r2, [pc, #44]	; (401868 <SCB_InvalidateDCache+0x90>)
  40183a:	68fb      	ldr	r3, [r7, #12]
  40183c:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401840:	6a3b      	ldr	r3, [r7, #32]
  401842:	1e5a      	subs	r2, r3, #1
  401844:	623a      	str	r2, [r7, #32]
  401846:	2b00      	cmp	r3, #0
  401848:	d1eb      	bne.n	401822 <SCB_InvalidateDCache+0x4a>
        } while(sets--);
  40184a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40184c:	1e5a      	subs	r2, r3, #1
  40184e:	627a      	str	r2, [r7, #36]	; 0x24
  401850:	2b00      	cmp	r3, #0
  401852:	d1e4      	bne.n	40181e <SCB_InvalidateDCache+0x46>
  401854:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401858:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
 #endif
}
  40185c:	bf00      	nop
  40185e:	372c      	adds	r7, #44	; 0x2c
  401860:	46bd      	mov	sp, r7
  401862:	bc80      	pop	{r7}
  401864:	4770      	bx	lr
  401866:	bf00      	nop
  401868:	e000ed00 	.word	0xe000ed00

0040186c <WDT_Disable>:

uint32_t sdram_heap_size  = 0;


void WDT_Disable(Wdt *pWDT)
{
  40186c:	b480      	push	{r7}
  40186e:	b083      	sub	sp, #12
  401870:	af00      	add	r7, sp, #0
  401872:	6078      	str	r0, [r7, #4]
	pWDT->WDT_MR = WDT_MR_WDDIS;
  401874:	687b      	ldr	r3, [r7, #4]
  401876:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40187a:	605a      	str	r2, [r3, #4]
}
  40187c:	bf00      	nop
  40187e:	370c      	adds	r7, #12
  401880:	46bd      	mov	sp, r7
  401882:	bc80      	pop	{r7}
  401884:	4770      	bx	lr
	...

00401888 <sdram_init>:
	}
	dat[laenge]='\0';
	return &dat[0];
}

void sdram_init(){
  401888:	b580      	push	{r7, lr}
  40188a:	b082      	sub	sp, #8
  40188c:	af00      	add	r7, sp, #0
	printf("init SDRAM\n");
  40188e:	4828      	ldr	r0, [pc, #160]	; (401930 <sdram_init+0xa8>)
  401890:	4b28      	ldr	r3, [pc, #160]	; (401934 <sdram_init+0xac>)
  401892:	4798      	blx	r3
	// 2. aktivierung des Taktes
	PMC_EnablePeripheral(ID_SDRAMC);
  401894:	203e      	movs	r0, #62	; 0x3e
  401896:	4b28      	ldr	r3, [pc, #160]	; (401938 <sdram_init+0xb0>)
  401898:	4798      	blx	r3
	
	// 3. SRDAM Enable
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
  40189a:	4b28      	ldr	r3, [pc, #160]	; (40193c <sdram_init+0xb4>)
  40189c:	2210      	movs	r2, #16
  40189e:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	
	// 4. Konfigurierung des SDRAMs
	SDRAMC->SDRAMC_CR = SDRAMC_CR_NC_COL9 // 9 column bits
  4018a2:	4b27      	ldr	r3, [pc, #156]	; (401940 <sdram_init+0xb8>)
  4018a4:	4a27      	ldr	r2, [pc, #156]	; (401944 <sdram_init+0xbc>)
  4018a6:	609a      	str	r2, [r3, #8]
						| SDRAMC_CR_TRAS(7) // Command period (ACT to PRE)
						| SDRAMC_CR_TXSR(10); // Exit self-refresh to active time
	
	// 5. Konfiguriere Memory Device Register
	//(SDRAMC_MDR): SDRAM
	SDRAMC->SDRAMC_MDR = 0;		// set device type to 0 (SDRAM) page 420 datasheet
  4018a8:	4b25      	ldr	r3, [pc, #148]	; (401940 <sdram_init+0xb8>)
  4018aa:	2200      	movs	r2, #0
  4018ac:	625a      	str	r2, [r3, #36]	; 0x24
			
	// 6. Delay
	delayus(200);
  4018ae:	20c8      	movs	r0, #200	; 0xc8
  4018b0:	4b25      	ldr	r3, [pc, #148]	; (401948 <sdram_init+0xc0>)
  4018b2:	4798      	blx	r3
	#define SDRAMC_MR_MODE_AUTO_REFRESH			(0x4 << 0)
	#define SDRAMC_MR_MODE_LOAD_MODEREG			(0x3 << 0)
	#define SDRAMC_MR_MODE_NORMAL				(0x0 << 0)
	*/
	
	volatile uint8_t *pSdram = (uint8_t *) SDRAM_CS_ADDR;
  4018b4:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
  4018b8:	603b      	str	r3, [r7, #0]
	
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_ALLBANKS_PRECHARGE;
  4018ba:	4b21      	ldr	r3, [pc, #132]	; (401940 <sdram_init+0xb8>)
  4018bc:	2202      	movs	r2, #2
  4018be:	601a      	str	r2, [r3, #0]
	*pSdram = 0;		//SDRAM ALLBANKS PRECHARGE OPERATION
  4018c0:	683b      	ldr	r3, [r7, #0]
  4018c2:	2200      	movs	r2, #0
  4018c4:	701a      	strb	r2, [r3, #0]
	delayus(1);
  4018c6:	2001      	movs	r0, #1
  4018c8:	4b1f      	ldr	r3, [pc, #124]	; (401948 <sdram_init+0xc0>)
  4018ca:	4798      	blx	r3
	
	for(int i = 0; i<8; i++){
  4018cc:	2300      	movs	r3, #0
  4018ce:	607b      	str	r3, [r7, #4]
  4018d0:	e00b      	b.n	4018ea <sdram_init+0x62>
		SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4018d2:	4b1b      	ldr	r3, [pc, #108]	; (401940 <sdram_init+0xb8>)
  4018d4:	2204      	movs	r2, #4
  4018d6:	601a      	str	r2, [r3, #0]
		*pSdram = 0;
  4018d8:	683b      	ldr	r3, [r7, #0]
  4018da:	2200      	movs	r2, #0
  4018dc:	701a      	strb	r2, [r3, #0]
		delayus(1);
  4018de:	2001      	movs	r0, #1
  4018e0:	4b19      	ldr	r3, [pc, #100]	; (401948 <sdram_init+0xc0>)
  4018e2:	4798      	blx	r3
	for(int i = 0; i<8; i++){
  4018e4:	687b      	ldr	r3, [r7, #4]
  4018e6:	3301      	adds	r3, #1
  4018e8:	607b      	str	r3, [r7, #4]
  4018ea:	687b      	ldr	r3, [r7, #4]
  4018ec:	2b07      	cmp	r3, #7
  4018ee:	ddf0      	ble.n	4018d2 <sdram_init+0x4a>
	}
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_LOAD_MODEREG;
  4018f0:	4b13      	ldr	r3, [pc, #76]	; (401940 <sdram_init+0xb8>)
  4018f2:	2203      	movs	r2, #3
  4018f4:	601a      	str	r2, [r3, #0]
	*pSdram = 0;
  4018f6:	683b      	ldr	r3, [r7, #0]
  4018f8:	2200      	movs	r2, #0
  4018fa:	701a      	strb	r2, [r3, #0]
	delayus(1);
  4018fc:	2001      	movs	r0, #1
  4018fe:	4b12      	ldr	r3, [pc, #72]	; (401948 <sdram_init+0xc0>)
  401900:	4798      	blx	r3
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_NORMAL;
  401902:	4b0f      	ldr	r3, [pc, #60]	; (401940 <sdram_init+0xb8>)
  401904:	2200      	movs	r2, #0
  401906:	601a      	str	r2, [r3, #0]
	*pSdram = 0;
  401908:	683b      	ldr	r3, [r7, #0]
  40190a:	2200      	movs	r2, #0
  40190c:	701a      	strb	r2, [r3, #0]
	delayus(1);
  40190e:	2001      	movs	r0, #1
  401910:	4b0d      	ldr	r3, [pc, #52]	; (401948 <sdram_init+0xc0>)
  401912:	4798      	blx	r3
	
	// 8. Konfiguriere Refresh Register
	SDRAMC->SDRAMC_TR =	781;			// set refresh to 7,81us - 64ms won't fit into the 12bit address (page 411 datasheet)
  401914:	4b0a      	ldr	r3, [pc, #40]	; (401940 <sdram_init+0xb8>)
  401916:	f240 320d 	movw	r2, #781	; 0x30d
  40191a:	605a      	str	r2, [r3, #4]
	
	// 9. Konfiguriere SDRAM Configuration Register
	SDRAMC->SDRAMC_CFR1 |= SDRAMC_CFR1_UNAL;		//Support Unaligned Access
  40191c:	4a08      	ldr	r2, [pc, #32]	; (401940 <sdram_init+0xb8>)
  40191e:	4b08      	ldr	r3, [pc, #32]	; (401940 <sdram_init+0xb8>)
  401920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401922:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  401926:	6293      	str	r3, [r2, #40]	; 0x28
}
  401928:	bf00      	nop
  40192a:	3708      	adds	r7, #8
  40192c:	46bd      	mov	sp, r7
  40192e:	bd80      	pop	{r7, pc}
  401930:	00409094 	.word	0x00409094
  401934:	004023f5 	.word	0x004023f5
  401938:	00400a6d 	.word	0x00400a6d
  40193c:	40088000 	.word	0x40088000
  401940:	40084000 	.word	0x40084000
  401944:	a73392f9 	.word	0xa73392f9
  401948:	004009fd 	.word	0x004009fd

0040194c <COLOUR_GLCD_write_address_data>:

void COLOUR_GLCD_write_address_data(uint8_t address, uint16_t data){			// compile error mit inline ???
  40194c:	b480      	push	{r7}
  40194e:	b083      	sub	sp, #12
  401950:	af00      	add	r7, sp, #0
  401952:	4603      	mov	r3, r0
  401954:	460a      	mov	r2, r1
  401956:	71fb      	strb	r3, [r7, #7]
  401958:	4613      	mov	r3, r2
  40195a:	80bb      	strh	r3, [r7, #4]
	asm volatile ("DMB");
  40195c:	f3bf 8f5f 	dmb	sy
	*(volatile uint16_t*)LCD_CMD_ADDRESS = address; //write address
  401960:	f04f 43c4 	mov.w	r3, #1644167168	; 0x62000000
  401964:	79fa      	ldrb	r2, [r7, #7]
  401966:	b292      	uxth	r2, r2
  401968:	801a      	strh	r2, [r3, #0]
	asm volatile ("DMB");
  40196a:	f3bf 8f5f 	dmb	sy
	*(volatile uint16_t*)LCD_DATA_ADDRESS = data; //write data
  40196e:	4a04      	ldr	r2, [pc, #16]	; (401980 <COLOUR_GLCD_write_address_data+0x34>)
  401970:	88bb      	ldrh	r3, [r7, #4]
  401972:	8013      	strh	r3, [r2, #0]
}
  401974:	bf00      	nop
  401976:	370c      	adds	r7, #12
  401978:	46bd      	mov	sp, r7
  40197a:	bc80      	pop	{r7}
  40197c:	4770      	bx	lr
  40197e:	bf00      	nop
  401980:	62000004 	.word	0x62000004

00401984 <COLOUR_GLCD_Data_Read>:

uint16_t COLOUR_GLCD_Data_Read(){
  401984:	b480      	push	{r7}
  401986:	af00      	add	r7, sp, #0
	asm volatile ("DMB");
  401988:	f3bf 8f5f 	dmb	sy
	return *(volatile uint16_t*) LCD_DATA_ADDRESS;
  40198c:	4b03      	ldr	r3, [pc, #12]	; (40199c <COLOUR_GLCD_Data_Read+0x18>)
  40198e:	881b      	ldrh	r3, [r3, #0]
  401990:	b29b      	uxth	r3, r3
}
  401992:	4618      	mov	r0, r3
  401994:	46bd      	mov	sp, r7
  401996:	bc80      	pop	{r7}
  401998:	4770      	bx	lr
  40199a:	bf00      	nop
  40199c:	62000004 	.word	0x62000004

004019a0 <COLOUR_GLCD_Instruction_Write>:

void COLOUR_GLCD_Instruction_Write(uint16_t instruction){
  4019a0:	b480      	push	{r7}
  4019a2:	b083      	sub	sp, #12
  4019a4:	af00      	add	r7, sp, #0
  4019a6:	4603      	mov	r3, r0
  4019a8:	80fb      	strh	r3, [r7, #6]
	asm volatile ("DMB");
  4019aa:	f3bf 8f5f 	dmb	sy
	*(volatile uint16_t*)LCD_CMD_ADDRESS = instruction; //write address
  4019ae:	f04f 42c4 	mov.w	r2, #1644167168	; 0x62000000
  4019b2:	88fb      	ldrh	r3, [r7, #6]
  4019b4:	8013      	strh	r3, [r2, #0]
}
  4019b6:	bf00      	nop
  4019b8:	370c      	adds	r7, #12
  4019ba:	46bd      	mov	sp, r7
  4019bc:	bc80      	pop	{r7}
  4019be:	4770      	bx	lr

004019c0 <COLOUR_GLCD_Data_Write>:

void COLOUR_GLCD_Data_Write(uint16_t data){
  4019c0:	b480      	push	{r7}
  4019c2:	b083      	sub	sp, #12
  4019c4:	af00      	add	r7, sp, #0
  4019c6:	4603      	mov	r3, r0
  4019c8:	80fb      	strh	r3, [r7, #6]
	asm volatile ("DMB");
  4019ca:	f3bf 8f5f 	dmb	sy
	*(volatile uint16_t*)LCD_DATA_ADDRESS = data; //write data
  4019ce:	4a04      	ldr	r2, [pc, #16]	; (4019e0 <COLOUR_GLCD_Data_Write+0x20>)
  4019d0:	88fb      	ldrh	r3, [r7, #6]
  4019d2:	8013      	strh	r3, [r2, #0]
}
  4019d4:	bf00      	nop
  4019d6:	370c      	adds	r7, #12
  4019d8:	46bd      	mov	sp, r7
  4019da:	bc80      	pop	{r7}
  4019dc:	4770      	bx	lr
  4019de:	bf00      	nop
  4019e0:	62000004 	.word	0x62000004

004019e4 <GLCD_Initialise>:

void GLCD_Initialise(){
  4019e4:	b580      	push	{r7, lr}
  4019e6:	b082      	sub	sp, #8
  4019e8:	af00      	add	r7, sp, #0
	PMC_EnablePeripheral(ID_SMC);		// aktiviere Takt fr SPI Interface
  4019ea:	2009      	movs	r0, #9
  4019ec:	4b96      	ldr	r3, [pc, #600]	; (401c48 <GLCD_Initialise+0x264>)
  4019ee:	4798      	blx	r3
	
	SMC->SMC_CS_NUMBER[LCD_SRAM_CHIP_SELECT].SMC_SETUP = SMC_SETUP_NWE_SETUP(LCD_WR_SETUP)
  4019f0:	4b96      	ldr	r3, [pc, #600]	; (401c4c <GLCD_Initialise+0x268>)
  4019f2:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
  4019f6:	621a      	str	r2, [r3, #32]
														| SMC_SETUP_NCS_WR_SETUP(LCD_WR_SETUP)
														| SMC_SETUP_NRD_SETUP(LCD_RD_SETUP)
														| SMC_SETUP_NCS_RD_SETUP(LCD_RD_SETUP);
	SMC->SMC_CS_NUMBER[LCD_SRAM_CHIP_SELECT].SMC_PULSE = SMC_PULSE_NWE_PULSE(LCD_WR_PULSE)
  4019f8:	4b94      	ldr	r3, [pc, #592]	; (401c4c <GLCD_Initialise+0x268>)
  4019fa:	4a95      	ldr	r2, [pc, #596]	; (401c50 <GLCD_Initialise+0x26c>)
  4019fc:	625a      	str	r2, [r3, #36]	; 0x24
														| SMC_PULSE_NCS_WR_PULSE(LCD_WR_PULSE)
														| SMC_PULSE_NRD_PULSE(LCD_RD_PULSE)
														| SMC_PULSE_NCS_RD_PULSE(LCD_RD_PULSE);
	SMC->SMC_CS_NUMBER[LCD_SRAM_CHIP_SELECT].SMC_CYCLE = SMC_CYCLE_NWE_CYCLE(LCD_WR_CYCLE)
  4019fe:	4b93      	ldr	r3, [pc, #588]	; (401c4c <GLCD_Initialise+0x268>)
  401a00:	4a94      	ldr	r2, [pc, #592]	; (401c54 <GLCD_Initialise+0x270>)
  401a02:	629a      	str	r2, [r3, #40]	; 0x28
														| SMC_CYCLE_NRD_CYCLE(LCD_RD_CYCLE);
	SMC->SMC_CS_NUMBER[LCD_SRAM_CHIP_SELECT].SMC_MODE = (SMC_MODE_DBW_Msk & SMC_MODE_DBW_16_BIT)
  401a04:	4b91      	ldr	r3, [pc, #580]	; (401c4c <GLCD_Initialise+0x268>)
  401a06:	f241 0203 	movw	r2, #4099	; 0x1003
  401a0a:	62da      	str	r2, [r3, #44]	; 0x2c
														| (SMC_MODE_READ_MODE_Msk & SMC_MODE_READ_MODE )
														| (SMC_MODE_WRITE_MODE_Msk & SMC_MODE_WRITE_MODE);
														
	// initialisierung fr den ILI9341
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_POWER_CONTROL_B); //(0xcf);
  401a0c:	20cf      	movs	r0, #207	; 0xcf
  401a0e:	4b92      	ldr	r3, [pc, #584]	; (401c58 <GLCD_Initialise+0x274>)
  401a10:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401a12:	2000      	movs	r0, #0
  401a14:	4b91      	ldr	r3, [pc, #580]	; (401c5c <GLCD_Initialise+0x278>)
  401a16:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xc1);
  401a18:	20c1      	movs	r0, #193	; 0xc1
  401a1a:	4b90      	ldr	r3, [pc, #576]	; (401c5c <GLCD_Initialise+0x278>)
  401a1c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x30);
  401a1e:	2030      	movs	r0, #48	; 0x30
  401a20:	4b8e      	ldr	r3, [pc, #568]	; (401c5c <GLCD_Initialise+0x278>)
  401a22:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_POWER_ON_SEQUENCE_CONTROL); //(0xed);
  401a24:	20ed      	movs	r0, #237	; 0xed
  401a26:	4b8c      	ldr	r3, [pc, #560]	; (401c58 <GLCD_Initialise+0x274>)
  401a28:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x64);
  401a2a:	2064      	movs	r0, #100	; 0x64
  401a2c:	4b8b      	ldr	r3, [pc, #556]	; (401c5c <GLCD_Initialise+0x278>)
  401a2e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x03);
  401a30:	2003      	movs	r0, #3
  401a32:	4b8a      	ldr	r3, [pc, #552]	; (401c5c <GLCD_Initialise+0x278>)
  401a34:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x12);
  401a36:	2012      	movs	r0, #18
  401a38:	4b88      	ldr	r3, [pc, #544]	; (401c5c <GLCD_Initialise+0x278>)
  401a3a:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x81);
  401a3c:	2081      	movs	r0, #129	; 0x81
  401a3e:	4b87      	ldr	r3, [pc, #540]	; (401c5c <GLCD_Initialise+0x278>)
  401a40:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_POWER_CONTROL_A); //(0xcb);
  401a42:	20cb      	movs	r0, #203	; 0xcb
  401a44:	4b84      	ldr	r3, [pc, #528]	; (401c58 <GLCD_Initialise+0x274>)
  401a46:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x39);
  401a48:	2039      	movs	r0, #57	; 0x39
  401a4a:	4b84      	ldr	r3, [pc, #528]	; (401c5c <GLCD_Initialise+0x278>)
  401a4c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x2c);
  401a4e:	202c      	movs	r0, #44	; 0x2c
  401a50:	4b82      	ldr	r3, [pc, #520]	; (401c5c <GLCD_Initialise+0x278>)
  401a52:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401a54:	2000      	movs	r0, #0
  401a56:	4b81      	ldr	r3, [pc, #516]	; (401c5c <GLCD_Initialise+0x278>)
  401a58:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x34);
  401a5a:	2034      	movs	r0, #52	; 0x34
  401a5c:	4b7f      	ldr	r3, [pc, #508]	; (401c5c <GLCD_Initialise+0x278>)
  401a5e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x02);
  401a60:	2002      	movs	r0, #2
  401a62:	4b7e      	ldr	r3, [pc, #504]	; (401c5c <GLCD_Initialise+0x278>)
  401a64:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_DRIVER_TIMING_CTL_B); //(0xea);//unbekannt!
  401a66:	20ea      	movs	r0, #234	; 0xea
  401a68:	4b7b      	ldr	r3, [pc, #492]	; (401c58 <GLCD_Initialise+0x274>)
  401a6a:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401a6c:	2000      	movs	r0, #0
  401a6e:	4b7b      	ldr	r3, [pc, #492]	; (401c5c <GLCD_Initialise+0x278>)
  401a70:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401a72:	2000      	movs	r0, #0
  401a74:	4b79      	ldr	r3, [pc, #484]	; (401c5c <GLCD_Initialise+0x278>)
  401a76:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ILI9341_DISPLAY_DRIVER_TIMING_CTL_A); //(0xe8);//unbekannt!
  401a78:	20e8      	movs	r0, #232	; 0xe8
  401a7a:	4b77      	ldr	r3, [pc, #476]	; (401c58 <GLCD_Initialise+0x274>)
  401a7c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x85);//(0x85);
  401a7e:	2085      	movs	r0, #133	; 0x85
  401a80:	4b76      	ldr	r3, [pc, #472]	; (401c5c <GLCD_Initialise+0x278>)
  401a82:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x10);//00
  401a84:	2010      	movs	r0, #16
  401a86:	4b75      	ldr	r3, [pc, #468]	; (401c5c <GLCD_Initialise+0x278>)
  401a88:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x78);//78
  401a8a:	2078      	movs	r0, #120	; 0x78
  401a8c:	4b73      	ldr	r3, [pc, #460]	; (401c5c <GLCD_Initialise+0x278>)
  401a8e:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(0xF2); // 3Gamma Function Disable
  401a90:	20f2      	movs	r0, #242	; 0xf2
  401a92:	4b71      	ldr	r3, [pc, #452]	; (401c58 <GLCD_Initialise+0x274>)
  401a94:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401a96:	2000      	movs	r0, #0
  401a98:	4b70      	ldr	r3, [pc, #448]	; (401c5c <GLCD_Initialise+0x278>)
  401a9a:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_POWER_CONTROL1); //Power control
  401a9c:	20c0      	movs	r0, #192	; 0xc0
  401a9e:	4b6e      	ldr	r3, [pc, #440]	; (401c58 <GLCD_Initialise+0x274>)
  401aa0:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x23); //VRH[5:0]
  401aa2:	2023      	movs	r0, #35	; 0x23
  401aa4:	4b6d      	ldr	r3, [pc, #436]	; (401c5c <GLCD_Initialise+0x278>)
  401aa6:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_POWER_CONTROL2); //Power control
  401aa8:	20c1      	movs	r0, #193	; 0xc1
  401aaa:	4b6b      	ldr	r3, [pc, #428]	; (401c58 <GLCD_Initialise+0x274>)
  401aac:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x10); //SAP[2:0];BT[3:0]
  401aae:	2010      	movs	r0, #16
  401ab0:	4b6a      	ldr	r3, [pc, #424]	; (401c5c <GLCD_Initialise+0x278>)
  401ab2:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(0xC2); //unbekannt!
  401ab4:	20c2      	movs	r0, #194	; 0xc2
  401ab6:	4b68      	ldr	r3, [pc, #416]	; (401c58 <GLCD_Initialise+0x274>)
  401ab8:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x11);
  401aba:	2011      	movs	r0, #17
  401abc:	4b67      	ldr	r3, [pc, #412]	; (401c5c <GLCD_Initialise+0x278>)
  401abe:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_VCOM_CONTROL1); //VCM control
  401ac0:	20c5      	movs	r0, #197	; 0xc5
  401ac2:	4b65      	ldr	r3, [pc, #404]	; (401c58 <GLCD_Initialise+0x274>)
  401ac4:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xc3); //(0x3d); //Contrast 3e
  401ac6:	20c3      	movs	r0, #195	; 0xc3
  401ac8:	4b64      	ldr	r3, [pc, #400]	; (401c5c <GLCD_Initialise+0x278>)
  401aca:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x20); //(0x30); //28
  401acc:	2020      	movs	r0, #32
  401ace:	4b63      	ldr	r3, [pc, #396]	; (401c5c <GLCD_Initialise+0x278>)
  401ad0:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_VCOM_CONTROL2); //VCM control2
  401ad2:	20c7      	movs	r0, #199	; 0xc7
  401ad4:	4b60      	ldr	r3, [pc, #384]	; (401c58 <GLCD_Initialise+0x274>)
  401ad6:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xbb); //--
  401ad8:	20bb      	movs	r0, #187	; 0xbb
  401ada:	4b60      	ldr	r3, [pc, #384]	; (401c5c <GLCD_Initialise+0x278>)
  401adc:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_PIXEL_FORMAT_SET);
  401ade:	203a      	movs	r0, #58	; 0x3a
  401ae0:	4b5d      	ldr	r3, [pc, #372]	; (401c58 <GLCD_Initialise+0x274>)
  401ae2:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x55);
  401ae4:	2055      	movs	r0, #85	; 0x55
  401ae6:	4b5d      	ldr	r3, [pc, #372]	; (401c5c <GLCD_Initialise+0x278>)
  401ae8:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_MEMORY_CONTROL); // Memory Access Control
  401aea:	2036      	movs	r0, #54	; 0x36
  401aec:	4b5a      	ldr	r3, [pc, #360]	; (401c58 <GLCD_Initialise+0x274>)
  401aee:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x08);
  401af0:	2008      	movs	r0, #8
  401af2:	4b5a      	ldr	r3, [pc, #360]	; (401c5c <GLCD_Initialise+0x278>)
  401af4:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_FRAME_CONTROL_NORMAL);
  401af6:	20b1      	movs	r0, #177	; 0xb1
  401af8:	4b57      	ldr	r3, [pc, #348]	; (401c58 <GLCD_Initialise+0x274>)
  401afa:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401afc:	2000      	movs	r0, #0
  401afe:	4b57      	ldr	r3, [pc, #348]	; (401c5c <GLCD_Initialise+0x278>)
  401b00:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x11);
  401b02:	2011      	movs	r0, #17
  401b04:	4b55      	ldr	r3, [pc, #340]	; (401c5c <GLCD_Initialise+0x278>)
  401b06:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_DISPLAY_FUNCTION_CONTROL); // Display Function Control
  401b08:	20b6      	movs	r0, #182	; 0xb6
  401b0a:	4b53      	ldr	r3, [pc, #332]	; (401c58 <GLCD_Initialise+0x274>)
  401b0c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x08);
  401b0e:	2008      	movs	r0, #8
  401b10:	4b52      	ldr	r3, [pc, #328]	; (401c5c <GLCD_Initialise+0x278>)
  401b12:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x82);
  401b14:	2082      	movs	r0, #130	; 0x82
  401b16:	4b51      	ldr	r3, [pc, #324]	; (401c5c <GLCD_Initialise+0x278>)
  401b18:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x27);
  401b1a:	2027      	movs	r0, #39	; 0x27
  401b1c:	4b4f      	ldr	r3, [pc, #316]	; (401c5c <GLCD_Initialise+0x278>)
  401b1e:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_GAMMA_SET); //Gamma curve selected
  401b20:	2026      	movs	r0, #38	; 0x26
  401b22:	4b4d      	ldr	r3, [pc, #308]	; (401c58 <GLCD_Initialise+0x274>)
  401b24:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x01);
  401b26:	2001      	movs	r0, #1
  401b28:	4b4c      	ldr	r3, [pc, #304]	; (401c5c <GLCD_Initialise+0x278>)
  401b2a:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_POSITIVE_GAMMA_CORRECTION); //Set Gamma
  401b2c:	20e0      	movs	r0, #224	; 0xe0
  401b2e:	4b4a      	ldr	r3, [pc, #296]	; (401c58 <GLCD_Initialise+0x274>)
  401b30:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP63 >> 4);
  401b32:	200f      	movs	r0, #15
  401b34:	4b49      	ldr	r3, [pc, #292]	; (401c5c <GLCD_Initialise+0x278>)
  401b36:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP62 >> 2);
  401b38:	203f      	movs	r0, #63	; 0x3f
  401b3a:	4b48      	ldr	r3, [pc, #288]	; (401c5c <GLCD_Initialise+0x278>)
  401b3c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP61 >> 2);
  401b3e:	202f      	movs	r0, #47	; 0x2f
  401b40:	4b46      	ldr	r3, [pc, #280]	; (401c5c <GLCD_Initialise+0x278>)
  401b42:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP59 >> 4);
  401b44:	200c      	movs	r0, #12
  401b46:	4b45      	ldr	r3, [pc, #276]	; (401c5c <GLCD_Initialise+0x278>)
  401b48:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP57 >> 3);
  401b4a:	2010      	movs	r0, #16
  401b4c:	4b43      	ldr	r3, [pc, #268]	; (401c5c <GLCD_Initialise+0x278>)
  401b4e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP50 >> 4);
  401b50:	200a      	movs	r0, #10
  401b52:	4b42      	ldr	r3, [pc, #264]	; (401c5c <GLCD_Initialise+0x278>)
  401b54:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP43 >> 1);
  401b56:	2053      	movs	r0, #83	; 0x53
  401b58:	4b40      	ldr	r3, [pc, #256]	; (401c5c <GLCD_Initialise+0x278>)
  401b5a:	4798      	blx	r3
	COLOUR_GLCD_Data_Write (VP27 + (VP36 >> 4));
  401b5c:	20d5      	movs	r0, #213	; 0xd5
  401b5e:	4b3f      	ldr	r3, [pc, #252]	; (401c5c <GLCD_Initialise+0x278>)
  401b60:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP20 >> 1);
  401b62:	2040      	movs	r0, #64	; 0x40
  401b64:	4b3d      	ldr	r3, [pc, #244]	; (401c5c <GLCD_Initialise+0x278>)
  401b66:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP13 >> 4);
  401b68:	200a      	movs	r0, #10
  401b6a:	4b3c      	ldr	r3, [pc, #240]	; (401c5c <GLCD_Initialise+0x278>)
  401b6c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP6 >> 3);
  401b6e:	2013      	movs	r0, #19
  401b70:	4b3a      	ldr	r3, [pc, #232]	; (401c5c <GLCD_Initialise+0x278>)
  401b72:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP4 >> 4);
  401b74:	2003      	movs	r0, #3
  401b76:	4b39      	ldr	r3, [pc, #228]	; (401c5c <GLCD_Initialise+0x278>)
  401b78:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP2 >> 2);
  401b7a:	2008      	movs	r0, #8
  401b7c:	4b37      	ldr	r3, [pc, #220]	; (401c5c <GLCD_Initialise+0x278>)
  401b7e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP1 >> 2);
  401b80:	2003      	movs	r0, #3
  401b82:	4b36      	ldr	r3, [pc, #216]	; (401c5c <GLCD_Initialise+0x278>)
  401b84:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(VP0 >> 4);
  401b86:	2000      	movs	r0, #0
  401b88:	4b34      	ldr	r3, [pc, #208]	; (401c5c <GLCD_Initialise+0x278>)
  401b8a:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_NEGATIVE_GAMMA_CORRECTION);
  401b8c:	20e1      	movs	r0, #225	; 0xe1
  401b8e:	4b32      	ldr	r3, [pc, #200]	; (401c58 <GLCD_Initialise+0x274>)
  401b90:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401b92:	2000      	movs	r0, #0
  401b94:	4b31      	ldr	r3, [pc, #196]	; (401c5c <GLCD_Initialise+0x278>)
  401b96:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401b98:	2000      	movs	r0, #0
  401b9a:	4b30      	ldr	r3, [pc, #192]	; (401c5c <GLCD_Initialise+0x278>)
  401b9c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x10);
  401b9e:	2010      	movs	r0, #16
  401ba0:	4b2e      	ldr	r3, [pc, #184]	; (401c5c <GLCD_Initialise+0x278>)
  401ba2:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x03);
  401ba4:	2003      	movs	r0, #3
  401ba6:	4b2d      	ldr	r3, [pc, #180]	; (401c5c <GLCD_Initialise+0x278>)
  401ba8:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x0f);
  401baa:	200f      	movs	r0, #15
  401bac:	4b2b      	ldr	r3, [pc, #172]	; (401c5c <GLCD_Initialise+0x278>)
  401bae:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x05);
  401bb0:	2005      	movs	r0, #5
  401bb2:	4b2a      	ldr	r3, [pc, #168]	; (401c5c <GLCD_Initialise+0x278>)
  401bb4:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x2c);
  401bb6:	202c      	movs	r0, #44	; 0x2c
  401bb8:	4b28      	ldr	r3, [pc, #160]	; (401c5c <GLCD_Initialise+0x278>)
  401bba:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xa2);
  401bbc:	20a2      	movs	r0, #162	; 0xa2
  401bbe:	4b27      	ldr	r3, [pc, #156]	; (401c5c <GLCD_Initialise+0x278>)
  401bc0:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x3f);
  401bc2:	203f      	movs	r0, #63	; 0x3f
  401bc4:	4b25      	ldr	r3, [pc, #148]	; (401c5c <GLCD_Initialise+0x278>)
  401bc6:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x05);
  401bc8:	2005      	movs	r0, #5
  401bca:	4b24      	ldr	r3, [pc, #144]	; (401c5c <GLCD_Initialise+0x278>)
  401bcc:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x0e);
  401bce:	200e      	movs	r0, #14
  401bd0:	4b22      	ldr	r3, [pc, #136]	; (401c5c <GLCD_Initialise+0x278>)
  401bd2:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x0c);
  401bd4:	200c      	movs	r0, #12
  401bd6:	4b21      	ldr	r3, [pc, #132]	; (401c5c <GLCD_Initialise+0x278>)
  401bd8:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x37);
  401bda:	2037      	movs	r0, #55	; 0x37
  401bdc:	4b1f      	ldr	r3, [pc, #124]	; (401c5c <GLCD_Initialise+0x278>)
  401bde:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x3c);
  401be0:	203c      	movs	r0, #60	; 0x3c
  401be2:	4b1e      	ldr	r3, [pc, #120]	; (401c5c <GLCD_Initialise+0x278>)
  401be4:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x0F);
  401be6:	200f      	movs	r0, #15
  401be8:	4b1c      	ldr	r3, [pc, #112]	; (401c5c <GLCD_Initialise+0x278>)
  401bea:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_SLEEP_OUT); //Exit Sleep
  401bec:	2011      	movs	r0, #17
  401bee:	4b1a      	ldr	r3, [pc, #104]	; (401c58 <GLCD_Initialise+0x274>)
  401bf0:	4798      	blx	r3
	delayms(120);
  401bf2:	2078      	movs	r0, #120	; 0x78
  401bf4:	4b1a      	ldr	r3, [pc, #104]	; (401c60 <GLCD_Initialise+0x27c>)
  401bf6:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_ON); //Display on
  401bf8:	2029      	movs	r0, #41	; 0x29
  401bfa:	4b17      	ldr	r3, [pc, #92]	; (401c58 <GLCD_Initialise+0x274>)
  401bfc:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_COLOR_SET);
  401bfe:	202d      	movs	r0, #45	; 0x2d
  401c00:	4b15      	ldr	r3, [pc, #84]	; (401c58 <GLCD_Initialise+0x274>)
  401c02:	4798      	blx	r3
	uint8_t i;
	for (i=0;i<32;i++) COLOUR_GLCD_Data_Write(i*2);//red
  401c04:	2300      	movs	r3, #0
  401c06:	71fb      	strb	r3, [r7, #7]
  401c08:	e009      	b.n	401c1e <GLCD_Initialise+0x23a>
  401c0a:	79fb      	ldrb	r3, [r7, #7]
  401c0c:	b29b      	uxth	r3, r3
  401c0e:	005b      	lsls	r3, r3, #1
  401c10:	b29b      	uxth	r3, r3
  401c12:	4618      	mov	r0, r3
  401c14:	4b11      	ldr	r3, [pc, #68]	; (401c5c <GLCD_Initialise+0x278>)
  401c16:	4798      	blx	r3
  401c18:	79fb      	ldrb	r3, [r7, #7]
  401c1a:	3301      	adds	r3, #1
  401c1c:	71fb      	strb	r3, [r7, #7]
  401c1e:	79fb      	ldrb	r3, [r7, #7]
  401c20:	2b1f      	cmp	r3, #31
  401c22:	d9f2      	bls.n	401c0a <GLCD_Initialise+0x226>
	for (i=0;i<64;i++) COLOUR_GLCD_Data_Write(i); //green
  401c24:	2300      	movs	r3, #0
  401c26:	71fb      	strb	r3, [r7, #7]
  401c28:	e007      	b.n	401c3a <GLCD_Initialise+0x256>
  401c2a:	79fb      	ldrb	r3, [r7, #7]
  401c2c:	b29b      	uxth	r3, r3
  401c2e:	4618      	mov	r0, r3
  401c30:	4b0a      	ldr	r3, [pc, #40]	; (401c5c <GLCD_Initialise+0x278>)
  401c32:	4798      	blx	r3
  401c34:	79fb      	ldrb	r3, [r7, #7]
  401c36:	3301      	adds	r3, #1
  401c38:	71fb      	strb	r3, [r7, #7]
  401c3a:	79fb      	ldrb	r3, [r7, #7]
  401c3c:	2b3f      	cmp	r3, #63	; 0x3f
  401c3e:	d9f4      	bls.n	401c2a <GLCD_Initialise+0x246>
	for (i=0;i<32;i++) COLOUR_GLCD_Data_Write(i*2);//blue
  401c40:	2300      	movs	r3, #0
  401c42:	71fb      	strb	r3, [r7, #7]
  401c44:	e018      	b.n	401c78 <GLCD_Initialise+0x294>
  401c46:	bf00      	nop
  401c48:	00400a6d 	.word	0x00400a6d
  401c4c:	40080000 	.word	0x40080000
  401c50:	4c4c0808 	.word	0x4c4c0808
  401c54:	0098000f 	.word	0x0098000f
  401c58:	004019a1 	.word	0x004019a1
  401c5c:	004019c1 	.word	0x004019c1
  401c60:	00400a39 	.word	0x00400a39
  401c64:	79fb      	ldrb	r3, [r7, #7]
  401c66:	b29b      	uxth	r3, r3
  401c68:	005b      	lsls	r3, r3, #1
  401c6a:	b29b      	uxth	r3, r3
  401c6c:	4618      	mov	r0, r3
  401c6e:	4b17      	ldr	r3, [pc, #92]	; (401ccc <GLCD_Initialise+0x2e8>)
  401c70:	4798      	blx	r3
  401c72:	79fb      	ldrb	r3, [r7, #7]
  401c74:	3301      	adds	r3, #1
  401c76:	71fb      	strb	r3, [r7, #7]
  401c78:	79fb      	ldrb	r3, [r7, #7]
  401c7a:	2b1f      	cmp	r3, #31
  401c7c:	d9f2      	bls.n	401c64 <GLCD_Initialise+0x280>
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_COLUMN_ADDRESS_SET );
  401c7e:	202a      	movs	r0, #42	; 0x2a
  401c80:	4b13      	ldr	r3, [pc, #76]	; (401cd0 <GLCD_Initialise+0x2ec>)
  401c82:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0);
  401c84:	2000      	movs	r0, #0
  401c86:	4b11      	ldr	r3, [pc, #68]	; (401ccc <GLCD_Initialise+0x2e8>)
  401c88:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401c8a:	2000      	movs	r0, #0
  401c8c:	4b0f      	ldr	r3, [pc, #60]	; (401ccc <GLCD_Initialise+0x2e8>)
  401c8e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0);
  401c90:	2000      	movs	r0, #0
  401c92:	4b0e      	ldr	r3, [pc, #56]	; (401ccc <GLCD_Initialise+0x2e8>)
  401c94:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xff);
  401c96:	20ff      	movs	r0, #255	; 0xff
  401c98:	4b0c      	ldr	r3, [pc, #48]	; (401ccc <GLCD_Initialise+0x2e8>)
  401c9a:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_PAGE_ADDRESS_SET);
  401c9c:	202b      	movs	r0, #43	; 0x2b
  401c9e:	4b0c      	ldr	r3, [pc, #48]	; (401cd0 <GLCD_Initialise+0x2ec>)
  401ca0:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0);
  401ca2:	2000      	movs	r0, #0
  401ca4:	4b09      	ldr	r3, [pc, #36]	; (401ccc <GLCD_Initialise+0x2e8>)
  401ca6:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0x00);
  401ca8:	2000      	movs	r0, #0
  401caa:	4b08      	ldr	r3, [pc, #32]	; (401ccc <GLCD_Initialise+0x2e8>)
  401cac:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0);
  401cae:	2000      	movs	r0, #0
  401cb0:	4b06      	ldr	r3, [pc, #24]	; (401ccc <GLCD_Initialise+0x2e8>)
  401cb2:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(0xff);
  401cb4:	20ff      	movs	r0, #255	; 0xff
  401cb6:	4b05      	ldr	r3, [pc, #20]	; (401ccc <GLCD_Initialise+0x2e8>)
  401cb8:	4798      	blx	r3
	COLOUR_GLCD_write_address_data(ili9341_DISPLAY_MEMORY_CONTROL,ili9341_MY_1 + ili9341_BGR);
  401cba:	2188      	movs	r1, #136	; 0x88
  401cbc:	2036      	movs	r0, #54	; 0x36
  401cbe:	4b05      	ldr	r3, [pc, #20]	; (401cd4 <GLCD_Initialise+0x2f0>)
  401cc0:	4798      	blx	r3
	//BGR = blue-green-red
}
  401cc2:	bf00      	nop
  401cc4:	3708      	adds	r7, #8
  401cc6:	46bd      	mov	sp, r7
  401cc8:	bd80      	pop	{r7, pc}
  401cca:	bf00      	nop
  401ccc:	004019c1 	.word	0x004019c1
  401cd0:	004019a1 	.word	0x004019a1
  401cd4:	0040194d 	.word	0x0040194d

00401cd8 <concatenateColour>:

int16_t concatenateColour(unsigned char red, unsigned char green, unsigned char blue){
  401cd8:	b480      	push	{r7}
  401cda:	b085      	sub	sp, #20
  401cdc:	af00      	add	r7, sp, #0
  401cde:	4603      	mov	r3, r0
  401ce0:	71fb      	strb	r3, [r7, #7]
  401ce2:	460b      	mov	r3, r1
  401ce4:	71bb      	strb	r3, [r7, #6]
  401ce6:	4613      	mov	r3, r2
  401ce8:	717b      	strb	r3, [r7, #5]
	int16_t colour = red;
  401cea:	79fb      	ldrb	r3, [r7, #7]
  401cec:	81fb      	strh	r3, [r7, #14]
	colour = colour << 5;
  401cee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  401cf2:	015b      	lsls	r3, r3, #5
  401cf4:	81fb      	strh	r3, [r7, #14]
	colour += green;
  401cf6:	79bb      	ldrb	r3, [r7, #6]
  401cf8:	b29a      	uxth	r2, r3
  401cfa:	89fb      	ldrh	r3, [r7, #14]
  401cfc:	4413      	add	r3, r2
  401cfe:	b29b      	uxth	r3, r3
  401d00:	81fb      	strh	r3, [r7, #14]
	colour = colour << 6;
  401d02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  401d06:	019b      	lsls	r3, r3, #6
  401d08:	81fb      	strh	r3, [r7, #14]
	colour += blue;
  401d0a:	797b      	ldrb	r3, [r7, #5]
  401d0c:	b29a      	uxth	r2, r3
  401d0e:	89fb      	ldrh	r3, [r7, #14]
  401d10:	4413      	add	r3, r2
  401d12:	b29b      	uxth	r3, r3
  401d14:	81fb      	strh	r3, [r7, #14]
	return colour;
  401d16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
  401d1a:	4618      	mov	r0, r3
  401d1c:	3714      	adds	r7, #20
  401d1e:	46bd      	mov	sp, r7
  401d20:	bc80      	pop	{r7}
  401d22:	4770      	bx	lr

00401d24 <GLCD_SetColouredPixel>:


void GLCD_SetColouredPixel(unsigned short x, unsigned short y, unsigned char red, unsigned char green, unsigned char blue){
  401d24:	b590      	push	{r4, r7, lr}
  401d26:	b085      	sub	sp, #20
  401d28:	af00      	add	r7, sp, #0
  401d2a:	4604      	mov	r4, r0
  401d2c:	4608      	mov	r0, r1
  401d2e:	4611      	mov	r1, r2
  401d30:	461a      	mov	r2, r3
  401d32:	4623      	mov	r3, r4
  401d34:	80fb      	strh	r3, [r7, #6]
  401d36:	4603      	mov	r3, r0
  401d38:	80bb      	strh	r3, [r7, #4]
  401d3a:	460b      	mov	r3, r1
  401d3c:	70fb      	strb	r3, [r7, #3]
  401d3e:	4613      	mov	r3, r2
  401d40:	70bb      	strb	r3, [r7, #2]
	// concatenate the chars
	int16_t colour = red;
  401d42:	78fb      	ldrb	r3, [r7, #3]
  401d44:	81fb      	strh	r3, [r7, #14]
	colour = colour << 5;
  401d46:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  401d4a:	015b      	lsls	r3, r3, #5
  401d4c:	81fb      	strh	r3, [r7, #14]
	colour += green;
  401d4e:	78bb      	ldrb	r3, [r7, #2]
  401d50:	b29a      	uxth	r2, r3
  401d52:	89fb      	ldrh	r3, [r7, #14]
  401d54:	4413      	add	r3, r2
  401d56:	b29b      	uxth	r3, r3
  401d58:	81fb      	strh	r3, [r7, #14]
	colour = colour << 6;
  401d5a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  401d5e:	019b      	lsls	r3, r3, #6
  401d60:	81fb      	strh	r3, [r7, #14]
	colour += blue;
  401d62:	f897 3020 	ldrb.w	r3, [r7, #32]
  401d66:	b29a      	uxth	r2, r3
  401d68:	89fb      	ldrh	r3, [r7, #14]
  401d6a:	4413      	add	r3, r2
  401d6c:	b29b      	uxth	r3, r3
  401d6e:	81fb      	strh	r3, [r7, #14]
	// select the pixel to write to
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_COLUMN_ADDRESS_SET);
  401d70:	202a      	movs	r0, #42	; 0x2a
  401d72:	4b20      	ldr	r3, [pc, #128]	; (401df4 <GLCD_SetColouredPixel+0xd0>)
  401d74:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(x >> 8);
  401d76:	88fb      	ldrh	r3, [r7, #6]
  401d78:	0a1b      	lsrs	r3, r3, #8
  401d7a:	b29b      	uxth	r3, r3
  401d7c:	4618      	mov	r0, r3
  401d7e:	4b1e      	ldr	r3, [pc, #120]	; (401df8 <GLCD_SetColouredPixel+0xd4>)
  401d80:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(x & 0x00FF);
  401d82:	88fb      	ldrh	r3, [r7, #6]
  401d84:	b2db      	uxtb	r3, r3
  401d86:	b29b      	uxth	r3, r3
  401d88:	4618      	mov	r0, r3
  401d8a:	4b1b      	ldr	r3, [pc, #108]	; (401df8 <GLCD_SetColouredPixel+0xd4>)
  401d8c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(x >> 8);
  401d8e:	88fb      	ldrh	r3, [r7, #6]
  401d90:	0a1b      	lsrs	r3, r3, #8
  401d92:	b29b      	uxth	r3, r3
  401d94:	4618      	mov	r0, r3
  401d96:	4b18      	ldr	r3, [pc, #96]	; (401df8 <GLCD_SetColouredPixel+0xd4>)
  401d98:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(x & 0x00FF);
  401d9a:	88fb      	ldrh	r3, [r7, #6]
  401d9c:	b2db      	uxtb	r3, r3
  401d9e:	b29b      	uxth	r3, r3
  401da0:	4618      	mov	r0, r3
  401da2:	4b15      	ldr	r3, [pc, #84]	; (401df8 <GLCD_SetColouredPixel+0xd4>)
  401da4:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_PAGE_ADDRESS_SET);
  401da6:	202b      	movs	r0, #43	; 0x2b
  401da8:	4b12      	ldr	r3, [pc, #72]	; (401df4 <GLCD_SetColouredPixel+0xd0>)
  401daa:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(y >> 8);
  401dac:	88bb      	ldrh	r3, [r7, #4]
  401dae:	0a1b      	lsrs	r3, r3, #8
  401db0:	b29b      	uxth	r3, r3
  401db2:	4618      	mov	r0, r3
  401db4:	4b10      	ldr	r3, [pc, #64]	; (401df8 <GLCD_SetColouredPixel+0xd4>)
  401db6:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(y & 0x00FF);
  401db8:	88bb      	ldrh	r3, [r7, #4]
  401dba:	b2db      	uxtb	r3, r3
  401dbc:	b29b      	uxth	r3, r3
  401dbe:	4618      	mov	r0, r3
  401dc0:	4b0d      	ldr	r3, [pc, #52]	; (401df8 <GLCD_SetColouredPixel+0xd4>)
  401dc2:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(y >> 8);
  401dc4:	88bb      	ldrh	r3, [r7, #4]
  401dc6:	0a1b      	lsrs	r3, r3, #8
  401dc8:	b29b      	uxth	r3, r3
  401dca:	4618      	mov	r0, r3
  401dcc:	4b0a      	ldr	r3, [pc, #40]	; (401df8 <GLCD_SetColouredPixel+0xd4>)
  401dce:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(y & 0x00FF);
  401dd0:	88bb      	ldrh	r3, [r7, #4]
  401dd2:	b2db      	uxtb	r3, r3
  401dd4:	b29b      	uxth	r3, r3
  401dd6:	4618      	mov	r0, r3
  401dd8:	4b07      	ldr	r3, [pc, #28]	; (401df8 <GLCD_SetColouredPixel+0xd4>)
  401dda:	4798      	blx	r3
	// write the colour
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_MEMORY_WRITE);
  401ddc:	202c      	movs	r0, #44	; 0x2c
  401dde:	4b05      	ldr	r3, [pc, #20]	; (401df4 <GLCD_SetColouredPixel+0xd0>)
  401de0:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(colour);
  401de2:	89fb      	ldrh	r3, [r7, #14]
  401de4:	4618      	mov	r0, r3
  401de6:	4b04      	ldr	r3, [pc, #16]	; (401df8 <GLCD_SetColouredPixel+0xd4>)
  401de8:	4798      	blx	r3
}
  401dea:	bf00      	nop
  401dec:	3714      	adds	r7, #20
  401dee:	46bd      	mov	sp, r7
  401df0:	bd90      	pop	{r4, r7, pc}
  401df2:	bf00      	nop
  401df4:	004019a1 	.word	0x004019a1
  401df8:	004019c1 	.word	0x004019c1

00401dfc <COLOUR_GLCD_setXY>:

void COLOUR_GLCD_setXY(unsigned short x1_axis, unsigned short y1_axis, unsigned short x2_axis, unsigned short y2_axis){
  401dfc:	b590      	push	{r4, r7, lr}
  401dfe:	b085      	sub	sp, #20
  401e00:	af02      	add	r7, sp, #8
  401e02:	4604      	mov	r4, r0
  401e04:	4608      	mov	r0, r1
  401e06:	4611      	mov	r1, r2
  401e08:	461a      	mov	r2, r3
  401e0a:	4623      	mov	r3, r4
  401e0c:	80fb      	strh	r3, [r7, #6]
  401e0e:	4603      	mov	r3, r0
  401e10:	80bb      	strh	r3, [r7, #4]
  401e12:	460b      	mov	r3, r1
  401e14:	807b      	strh	r3, [r7, #2]
  401e16:	4613      	mov	r3, r2
  401e18:	803b      	strh	r3, [r7, #0]
	printf("x: %i-%i y: %i-%i\n", x1_axis, x2_axis, y1_axis, y2_axis);
  401e1a:	88f9      	ldrh	r1, [r7, #6]
  401e1c:	887a      	ldrh	r2, [r7, #2]
  401e1e:	88b8      	ldrh	r0, [r7, #4]
  401e20:	883b      	ldrh	r3, [r7, #0]
  401e22:	9300      	str	r3, [sp, #0]
  401e24:	4603      	mov	r3, r0
  401e26:	481e      	ldr	r0, [pc, #120]	; (401ea0 <COLOUR_GLCD_setXY+0xa4>)
  401e28:	4c1e      	ldr	r4, [pc, #120]	; (401ea4 <COLOUR_GLCD_setXY+0xa8>)
  401e2a:	47a0      	blx	r4
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_COLUMN_ADDRESS_SET);
  401e2c:	202a      	movs	r0, #42	; 0x2a
  401e2e:	4b1e      	ldr	r3, [pc, #120]	; (401ea8 <COLOUR_GLCD_setXY+0xac>)
  401e30:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(x1_axis >> 8);
  401e32:	88fb      	ldrh	r3, [r7, #6]
  401e34:	0a1b      	lsrs	r3, r3, #8
  401e36:	b29b      	uxth	r3, r3
  401e38:	4618      	mov	r0, r3
  401e3a:	4b1c      	ldr	r3, [pc, #112]	; (401eac <COLOUR_GLCD_setXY+0xb0>)
  401e3c:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(x1_axis & 0x00FF);
  401e3e:	88fb      	ldrh	r3, [r7, #6]
  401e40:	b2db      	uxtb	r3, r3
  401e42:	b29b      	uxth	r3, r3
  401e44:	4618      	mov	r0, r3
  401e46:	4b19      	ldr	r3, [pc, #100]	; (401eac <COLOUR_GLCD_setXY+0xb0>)
  401e48:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(x2_axis >> 8);
  401e4a:	887b      	ldrh	r3, [r7, #2]
  401e4c:	0a1b      	lsrs	r3, r3, #8
  401e4e:	b29b      	uxth	r3, r3
  401e50:	4618      	mov	r0, r3
  401e52:	4b16      	ldr	r3, [pc, #88]	; (401eac <COLOUR_GLCD_setXY+0xb0>)
  401e54:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(x2_axis & 0x00FF);
  401e56:	887b      	ldrh	r3, [r7, #2]
  401e58:	b2db      	uxtb	r3, r3
  401e5a:	b29b      	uxth	r3, r3
  401e5c:	4618      	mov	r0, r3
  401e5e:	4b13      	ldr	r3, [pc, #76]	; (401eac <COLOUR_GLCD_setXY+0xb0>)
  401e60:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_PAGE_ADDRESS_SET);
  401e62:	202b      	movs	r0, #43	; 0x2b
  401e64:	4b10      	ldr	r3, [pc, #64]	; (401ea8 <COLOUR_GLCD_setXY+0xac>)
  401e66:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(y1_axis >> 8);
  401e68:	88bb      	ldrh	r3, [r7, #4]
  401e6a:	0a1b      	lsrs	r3, r3, #8
  401e6c:	b29b      	uxth	r3, r3
  401e6e:	4618      	mov	r0, r3
  401e70:	4b0e      	ldr	r3, [pc, #56]	; (401eac <COLOUR_GLCD_setXY+0xb0>)
  401e72:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(y1_axis & 0x00FF);
  401e74:	88bb      	ldrh	r3, [r7, #4]
  401e76:	b2db      	uxtb	r3, r3
  401e78:	b29b      	uxth	r3, r3
  401e7a:	4618      	mov	r0, r3
  401e7c:	4b0b      	ldr	r3, [pc, #44]	; (401eac <COLOUR_GLCD_setXY+0xb0>)
  401e7e:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(y2_axis >> 8);
  401e80:	883b      	ldrh	r3, [r7, #0]
  401e82:	0a1b      	lsrs	r3, r3, #8
  401e84:	b29b      	uxth	r3, r3
  401e86:	4618      	mov	r0, r3
  401e88:	4b08      	ldr	r3, [pc, #32]	; (401eac <COLOUR_GLCD_setXY+0xb0>)
  401e8a:	4798      	blx	r3
	COLOUR_GLCD_Data_Write(y2_axis & 0x00FF);
  401e8c:	883b      	ldrh	r3, [r7, #0]
  401e8e:	b2db      	uxtb	r3, r3
  401e90:	b29b      	uxth	r3, r3
  401e92:	4618      	mov	r0, r3
  401e94:	4b05      	ldr	r3, [pc, #20]	; (401eac <COLOUR_GLCD_setXY+0xb0>)
  401e96:	4798      	blx	r3
}
  401e98:	bf00      	nop
  401e9a:	370c      	adds	r7, #12
  401e9c:	46bd      	mov	sp, r7
  401e9e:	bd90      	pop	{r4, r7, pc}
  401ea0:	004090a0 	.word	0x004090a0
  401ea4:	00402331 	.word	0x00402331
  401ea8:	004019a1 	.word	0x004019a1
  401eac:	004019c1 	.word	0x004019c1

00401eb0 <COLOUR_GLCD_setWholeDisplay>:

void COLOUR_GLCD_setWholeDisplay() {COLOUR_GLCD_setXY(0, 0, 239, 319);}
  401eb0:	b598      	push	{r3, r4, r7, lr}
  401eb2:	af00      	add	r7, sp, #0
  401eb4:	f240 133f 	movw	r3, #319	; 0x13f
  401eb8:	22ef      	movs	r2, #239	; 0xef
  401eba:	2100      	movs	r1, #0
  401ebc:	2000      	movs	r0, #0
  401ebe:	4c02      	ldr	r4, [pc, #8]	; (401ec8 <COLOUR_GLCD_setWholeDisplay+0x18>)
  401ec0:	47a0      	blx	r4
  401ec2:	bf00      	nop
  401ec4:	bd98      	pop	{r3, r4, r7, pc}
  401ec6:	bf00      	nop
  401ec8:	00401dfd 	.word	0x00401dfd

00401ecc <main>:


int main(void)
{
  401ecc:	b590      	push	{r4, r7, lr}
  401ece:	b089      	sub	sp, #36	; 0x24
  401ed0:	af02      	add	r7, sp, #8
	/* Initialize the SAM system */
	SystemClkInit();
  401ed2:	4b87      	ldr	r3, [pc, #540]	; (4020f0 <main+0x224>)
  401ed4:	4798      	blx	r3
	SystemInit();
  401ed6:	4b87      	ldr	r3, [pc, #540]	; (4020f4 <main+0x228>)
  401ed8:	4798      	blx	r3
	soft_reset();				//reset VS1053, LCD, SI4684,  ...
  401eda:	4b87      	ldr	r3, [pc, #540]	; (4020f8 <main+0x22c>)
  401edc:	4798      	blx	r3
	SCB_InvalidateDCache();		//after reset, you must invalidate each cache before enabling it.
  401ede:	4b87      	ldr	r3, [pc, #540]	; (4020fc <main+0x230>)
  401ee0:	4798      	blx	r3
	SCB_InvalidateICache();
  401ee2:	4b87      	ldr	r3, [pc, #540]	; (402100 <main+0x234>)
  401ee4:	4798      	blx	r3
	WDT_Disable(WDT);
  401ee6:	4887      	ldr	r0, [pc, #540]	; (402104 <main+0x238>)
  401ee8:	4b87      	ldr	r3, [pc, #540]	; (402108 <main+0x23c>)
  401eea:	4798      	blx	r3
	MPU_Configure();
  401eec:	4b87      	ldr	r3, [pc, #540]	; (40210c <main+0x240>)
  401eee:	4798      	blx	r3
	SCB_EnableICache();
  401ef0:	4b87      	ldr	r3, [pc, #540]	; (402110 <main+0x244>)
  401ef2:	4798      	blx	r3
	board_init();
  401ef4:	4b87      	ldr	r3, [pc, #540]	; (402114 <main+0x248>)
  401ef6:	4798      	blx	r3
	dbgu_uart_init();
  401ef8:	4b87      	ldr	r3, [pc, #540]	; (402118 <main+0x24c>)
  401efa:	4798      	blx	r3
	calibrate_delayus();
  401efc:	4b87      	ldr	r3, [pc, #540]	; (40211c <main+0x250>)
  401efe:	4798      	blx	r3
	SCB_DisableDCache();		// disable data cache - Bentigt?
  401f00:	4b87      	ldr	r3, [pc, #540]	; (402120 <main+0x254>)
  401f02:	4798      	blx	r3
	sdram_init();
  401f04:	4b87      	ldr	r3, [pc, #540]	; (402124 <main+0x258>)
  401f06:	4798      	blx	r3
	GLCD_Initialise();
  401f08:	4b87      	ldr	r3, [pc, #540]	; (402128 <main+0x25c>)
  401f0a:	4798      	blx	r3
	
	
	
	dbgu_puts ("looking for display type\n");
  401f0c:	4887      	ldr	r0, [pc, #540]	; (40212c <main+0x260>)
  401f0e:	4b88      	ldr	r3, [pc, #544]	; (402130 <main+0x264>)
  401f10:	4798      	blx	r3
	#define DISPLAY_SSD1289_ID 0x8989
	#define DISPLAY_ILI9341_ID 0x009341
	COLOUR_GLCD_Instruction_Write(0);
  401f12:	2000      	movs	r0, #0
  401f14:	4b87      	ldr	r3, [pc, #540]	; (402134 <main+0x268>)
  401f16:	4798      	blx	r3
	if (COLOUR_GLCD_Data_Read() == DISPLAY_SSD1289_ID)
  401f18:	4b87      	ldr	r3, [pc, #540]	; (402138 <main+0x26c>)
  401f1a:	4798      	blx	r3
  401f1c:	4603      	mov	r3, r0
  401f1e:	461a      	mov	r2, r3
  401f20:	f648 1389 	movw	r3, #35209	; 0x8989
  401f24:	429a      	cmp	r2, r3
  401f26:	d102      	bne.n	401f2e <main+0x62>
	dbgu_puts ("LCD Display SSD1289 found!\n");
  401f28:	4884      	ldr	r0, [pc, #528]	; (40213c <main+0x270>)
  401f2a:	4b81      	ldr	r3, [pc, #516]	; (402130 <main+0x264>)
  401f2c:	4798      	blx	r3
	uint32_t display_id = 0;
  401f2e:	2300      	movs	r3, #0
  401f30:	607b      	str	r3, [r7, #4]
	COLOUR_GLCD_Instruction_Write(0xd3);
  401f32:	20d3      	movs	r0, #211	; 0xd3
  401f34:	4b7f      	ldr	r3, [pc, #508]	; (402134 <main+0x268>)
  401f36:	4798      	blx	r3
	display_id = COLOUR_GLCD_Data_Read() & 0x00ff;
  401f38:	4b7f      	ldr	r3, [pc, #508]	; (402138 <main+0x26c>)
  401f3a:	4798      	blx	r3
  401f3c:	4603      	mov	r3, r0
  401f3e:	b2db      	uxtb	r3, r3
  401f40:	607b      	str	r3, [r7, #4]
	display_id = COLOUR_GLCD_Data_Read() & 0x00ff;
  401f42:	4b7d      	ldr	r3, [pc, #500]	; (402138 <main+0x26c>)
  401f44:	4798      	blx	r3
  401f46:	4603      	mov	r3, r0
  401f48:	b2db      	uxtb	r3, r3
  401f4a:	607b      	str	r3, [r7, #4]
	display_id = (display_id <<8) | (COLOUR_GLCD_Data_Read() & 0x00ff);
  401f4c:	687b      	ldr	r3, [r7, #4]
  401f4e:	021c      	lsls	r4, r3, #8
  401f50:	4b79      	ldr	r3, [pc, #484]	; (402138 <main+0x26c>)
  401f52:	4798      	blx	r3
  401f54:	4603      	mov	r3, r0
  401f56:	b2db      	uxtb	r3, r3
  401f58:	4323      	orrs	r3, r4
  401f5a:	607b      	str	r3, [r7, #4]
	display_id = (display_id <<8) | (COLOUR_GLCD_Data_Read() & 0x00ff);
  401f5c:	687b      	ldr	r3, [r7, #4]
  401f5e:	021c      	lsls	r4, r3, #8
  401f60:	4b75      	ldr	r3, [pc, #468]	; (402138 <main+0x26c>)
  401f62:	4798      	blx	r3
  401f64:	4603      	mov	r3, r0
  401f66:	b2db      	uxtb	r3, r3
  401f68:	4323      	orrs	r3, r4
  401f6a:	607b      	str	r3, [r7, #4]
	if (display_id == DISPLAY_ILI9341_ID)
  401f6c:	687b      	ldr	r3, [r7, #4]
  401f6e:	f249 3241 	movw	r2, #37697	; 0x9341
  401f72:	4293      	cmp	r3, r2
  401f74:	d102      	bne.n	401f7c <main+0xb0>
	dbgu_puts ("LCD Display ILI9341 found!\n");
  401f76:	4872      	ldr	r0, [pc, #456]	; (402140 <main+0x274>)
  401f78:	4b6d      	ldr	r3, [pc, #436]	; (402130 <main+0x264>)
  401f7a:	4798      	blx	r3
	
	
	COLOUR_GLCD_setWholeDisplay();
  401f7c:	4b71      	ldr	r3, [pc, #452]	; (402144 <main+0x278>)
  401f7e:	4798      	blx	r3
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_MEMORY_WRITE);
  401f80:	202c      	movs	r0, #44	; 0x2c
  401f82:	4b6c      	ldr	r3, [pc, #432]	; (402134 <main+0x268>)
  401f84:	4798      	blx	r3
	for (int i = 0; i < 320*240; i++)
  401f86:	2300      	movs	r3, #0
  401f88:	617b      	str	r3, [r7, #20]
  401f8a:	e006      	b.n	401f9a <main+0xce>
	{
		COLOUR_GLCD_Data_Write(0xffff);
  401f8c:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401f90:	4b6d      	ldr	r3, [pc, #436]	; (402148 <main+0x27c>)
  401f92:	4798      	blx	r3
	for (int i = 0; i < 320*240; i++)
  401f94:	697b      	ldr	r3, [r7, #20]
  401f96:	3301      	adds	r3, #1
  401f98:	617b      	str	r3, [r7, #20]
  401f9a:	697b      	ldr	r3, [r7, #20]
  401f9c:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
  401fa0:	dbf4      	blt.n	401f8c <main+0xc0>
	}
	
	COLOUR_GLCD_setXY(100,200,109,209);
  401fa2:	23d1      	movs	r3, #209	; 0xd1
  401fa4:	226d      	movs	r2, #109	; 0x6d
  401fa6:	21c8      	movs	r1, #200	; 0xc8
  401fa8:	2064      	movs	r0, #100	; 0x64
  401faa:	4c68      	ldr	r4, [pc, #416]	; (40214c <main+0x280>)
  401fac:	47a0      	blx	r4
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_MEMORY_WRITE);
  401fae:	202c      	movs	r0, #44	; 0x2c
  401fb0:	4b60      	ldr	r3, [pc, #384]	; (402134 <main+0x268>)
  401fb2:	4798      	blx	r3
	for (int i = 0; i < 100; i++)
  401fb4:	2300      	movs	r3, #0
  401fb6:	613b      	str	r3, [r7, #16]
  401fb8:	e00c      	b.n	401fd4 <main+0x108>
	{
		COLOUR_GLCD_Data_Write(concatenateColour(0xff, 0, 0));
  401fba:	2200      	movs	r2, #0
  401fbc:	2100      	movs	r1, #0
  401fbe:	20ff      	movs	r0, #255	; 0xff
  401fc0:	4b63      	ldr	r3, [pc, #396]	; (402150 <main+0x284>)
  401fc2:	4798      	blx	r3
  401fc4:	4603      	mov	r3, r0
  401fc6:	b29b      	uxth	r3, r3
  401fc8:	4618      	mov	r0, r3
  401fca:	4b5f      	ldr	r3, [pc, #380]	; (402148 <main+0x27c>)
  401fcc:	4798      	blx	r3
	for (int i = 0; i < 100; i++)
  401fce:	693b      	ldr	r3, [r7, #16]
  401fd0:	3301      	adds	r3, #1
  401fd2:	613b      	str	r3, [r7, #16]
  401fd4:	693b      	ldr	r3, [r7, #16]
  401fd6:	2b63      	cmp	r3, #99	; 0x63
  401fd8:	ddef      	ble.n	401fba <main+0xee>
	}
	
	COLOUR_GLCD_setXY(100,210,109,219);
  401fda:	23db      	movs	r3, #219	; 0xdb
  401fdc:	226d      	movs	r2, #109	; 0x6d
  401fde:	21d2      	movs	r1, #210	; 0xd2
  401fe0:	2064      	movs	r0, #100	; 0x64
  401fe2:	4c5a      	ldr	r4, [pc, #360]	; (40214c <main+0x280>)
  401fe4:	47a0      	blx	r4
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_MEMORY_WRITE);
  401fe6:	202c      	movs	r0, #44	; 0x2c
  401fe8:	4b52      	ldr	r3, [pc, #328]	; (402134 <main+0x268>)
  401fea:	4798      	blx	r3
	for (int i = 0; i < 100; i++)
  401fec:	2300      	movs	r3, #0
  401fee:	60fb      	str	r3, [r7, #12]
  401ff0:	e00c      	b.n	40200c <main+0x140>
	{
		COLOUR_GLCD_Data_Write(concatenateColour(0, 0xff, 0));
  401ff2:	2200      	movs	r2, #0
  401ff4:	21ff      	movs	r1, #255	; 0xff
  401ff6:	2000      	movs	r0, #0
  401ff8:	4b55      	ldr	r3, [pc, #340]	; (402150 <main+0x284>)
  401ffa:	4798      	blx	r3
  401ffc:	4603      	mov	r3, r0
  401ffe:	b29b      	uxth	r3, r3
  402000:	4618      	mov	r0, r3
  402002:	4b51      	ldr	r3, [pc, #324]	; (402148 <main+0x27c>)
  402004:	4798      	blx	r3
	for (int i = 0; i < 100; i++)
  402006:	68fb      	ldr	r3, [r7, #12]
  402008:	3301      	adds	r3, #1
  40200a:	60fb      	str	r3, [r7, #12]
  40200c:	68fb      	ldr	r3, [r7, #12]
  40200e:	2b63      	cmp	r3, #99	; 0x63
  402010:	ddef      	ble.n	401ff2 <main+0x126>
	}
	
	COLOUR_GLCD_setXY(100,220,109,229);
  402012:	23e5      	movs	r3, #229	; 0xe5
  402014:	226d      	movs	r2, #109	; 0x6d
  402016:	21dc      	movs	r1, #220	; 0xdc
  402018:	2064      	movs	r0, #100	; 0x64
  40201a:	4c4c      	ldr	r4, [pc, #304]	; (40214c <main+0x280>)
  40201c:	47a0      	blx	r4
	COLOUR_GLCD_Instruction_Write(ili9341_DISPLAY_MEMORY_WRITE);
  40201e:	202c      	movs	r0, #44	; 0x2c
  402020:	4b44      	ldr	r3, [pc, #272]	; (402134 <main+0x268>)
  402022:	4798      	blx	r3
	for (int i = 0; i < 100; i++)
  402024:	2300      	movs	r3, #0
  402026:	60bb      	str	r3, [r7, #8]
  402028:	e00c      	b.n	402044 <main+0x178>
	{
		COLOUR_GLCD_Data_Write(concatenateColour(0, 0, 0xff));
  40202a:	22ff      	movs	r2, #255	; 0xff
  40202c:	2100      	movs	r1, #0
  40202e:	2000      	movs	r0, #0
  402030:	4b47      	ldr	r3, [pc, #284]	; (402150 <main+0x284>)
  402032:	4798      	blx	r3
  402034:	4603      	mov	r3, r0
  402036:	b29b      	uxth	r3, r3
  402038:	4618      	mov	r0, r3
  40203a:	4b43      	ldr	r3, [pc, #268]	; (402148 <main+0x27c>)
  40203c:	4798      	blx	r3
	for (int i = 0; i < 100; i++)
  40203e:	68bb      	ldr	r3, [r7, #8]
  402040:	3301      	adds	r3, #1
  402042:	60bb      	str	r3, [r7, #8]
  402044:	68bb      	ldr	r3, [r7, #8]
  402046:	2b63      	cmp	r3, #99	; 0x63
  402048:	ddef      	ble.n	40202a <main+0x15e>
	}
	
	GLCD_SetColouredPixel(100, 100, 0x00, 0x2f, 0x00);
  40204a:	2300      	movs	r3, #0
  40204c:	9300      	str	r3, [sp, #0]
  40204e:	232f      	movs	r3, #47	; 0x2f
  402050:	2200      	movs	r2, #0
  402052:	2164      	movs	r1, #100	; 0x64
  402054:	2064      	movs	r0, #100	; 0x64
  402056:	4c3f      	ldr	r4, [pc, #252]	; (402154 <main+0x288>)
  402058:	47a0      	blx	r4
	GLCD_SetColouredPixel(101, 100, 0x2f, 0x00, 0x00);
  40205a:	2300      	movs	r3, #0
  40205c:	9300      	str	r3, [sp, #0]
  40205e:	2300      	movs	r3, #0
  402060:	222f      	movs	r2, #47	; 0x2f
  402062:	2164      	movs	r1, #100	; 0x64
  402064:	2065      	movs	r0, #101	; 0x65
  402066:	4c3b      	ldr	r4, [pc, #236]	; (402154 <main+0x288>)
  402068:	47a0      	blx	r4
	GLCD_SetColouredPixel(102, 100, 0x00, 0x00, 0x2f);
  40206a:	232f      	movs	r3, #47	; 0x2f
  40206c:	9300      	str	r3, [sp, #0]
  40206e:	2300      	movs	r3, #0
  402070:	2200      	movs	r2, #0
  402072:	2164      	movs	r1, #100	; 0x64
  402074:	2066      	movs	r0, #102	; 0x66
  402076:	4c37      	ldr	r4, [pc, #220]	; (402154 <main+0x288>)
  402078:	47a0      	blx	r4

	
    while (1)
    {
		delayms(1000);
  40207a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  40207e:	4b36      	ldr	r3, [pc, #216]	; (402158 <main+0x28c>)
  402080:	4798      	blx	r3
		
		#define DISPLAY_SSD1289_ID 0x8989
		#define DISPLAY_ILI9341_ID 0x009341
		COLOUR_GLCD_Instruction_Write(0);
  402082:	2000      	movs	r0, #0
  402084:	4b2b      	ldr	r3, [pc, #172]	; (402134 <main+0x268>)
  402086:	4798      	blx	r3
		if (COLOUR_GLCD_Data_Read() == DISPLAY_SSD1289_ID)
  402088:	4b2b      	ldr	r3, [pc, #172]	; (402138 <main+0x26c>)
  40208a:	4798      	blx	r3
  40208c:	4603      	mov	r3, r0
  40208e:	461a      	mov	r2, r3
  402090:	f648 1389 	movw	r3, #35209	; 0x8989
  402094:	429a      	cmp	r2, r3
  402096:	d102      	bne.n	40209e <main+0x1d2>
		dbgu_puts ("LCD Display SSD1289 found!\n");
  402098:	4828      	ldr	r0, [pc, #160]	; (40213c <main+0x270>)
  40209a:	4b25      	ldr	r3, [pc, #148]	; (402130 <main+0x264>)
  40209c:	4798      	blx	r3
		uint32_t display_id = 0;
  40209e:	2300      	movs	r3, #0
  4020a0:	603b      	str	r3, [r7, #0]
		COLOUR_GLCD_Instruction_Write(0xd3);
  4020a2:	20d3      	movs	r0, #211	; 0xd3
  4020a4:	4b23      	ldr	r3, [pc, #140]	; (402134 <main+0x268>)
  4020a6:	4798      	blx	r3
		display_id = COLOUR_GLCD_Data_Read() & 0x00ff;
  4020a8:	4b23      	ldr	r3, [pc, #140]	; (402138 <main+0x26c>)
  4020aa:	4798      	blx	r3
  4020ac:	4603      	mov	r3, r0
  4020ae:	b2db      	uxtb	r3, r3
  4020b0:	603b      	str	r3, [r7, #0]
		display_id = COLOUR_GLCD_Data_Read() & 0x00ff;
  4020b2:	4b21      	ldr	r3, [pc, #132]	; (402138 <main+0x26c>)
  4020b4:	4798      	blx	r3
  4020b6:	4603      	mov	r3, r0
  4020b8:	b2db      	uxtb	r3, r3
  4020ba:	603b      	str	r3, [r7, #0]
		display_id = (display_id <<8) | (COLOUR_GLCD_Data_Read() & 0x00ff);
  4020bc:	683b      	ldr	r3, [r7, #0]
  4020be:	021c      	lsls	r4, r3, #8
  4020c0:	4b1d      	ldr	r3, [pc, #116]	; (402138 <main+0x26c>)
  4020c2:	4798      	blx	r3
  4020c4:	4603      	mov	r3, r0
  4020c6:	b2db      	uxtb	r3, r3
  4020c8:	4323      	orrs	r3, r4
  4020ca:	603b      	str	r3, [r7, #0]
		display_id = (display_id <<8) | (COLOUR_GLCD_Data_Read() & 0x00ff);
  4020cc:	683b      	ldr	r3, [r7, #0]
  4020ce:	021c      	lsls	r4, r3, #8
  4020d0:	4b19      	ldr	r3, [pc, #100]	; (402138 <main+0x26c>)
  4020d2:	4798      	blx	r3
  4020d4:	4603      	mov	r3, r0
  4020d6:	b2db      	uxtb	r3, r3
  4020d8:	4323      	orrs	r3, r4
  4020da:	603b      	str	r3, [r7, #0]
		if (display_id == DISPLAY_ILI9341_ID)
  4020dc:	683b      	ldr	r3, [r7, #0]
  4020de:	f249 3241 	movw	r2, #37697	; 0x9341
  4020e2:	4293      	cmp	r3, r2
  4020e4:	d1c9      	bne.n	40207a <main+0x1ae>
		dbgu_puts ("LCD Display ILI9341 found!\n");
  4020e6:	4816      	ldr	r0, [pc, #88]	; (402140 <main+0x274>)
  4020e8:	4b11      	ldr	r3, [pc, #68]	; (402130 <main+0x264>)
  4020ea:	4798      	blx	r3
    {
  4020ec:	e7c5      	b.n	40207a <main+0x1ae>
  4020ee:	bf00      	nop
  4020f0:	00400ae1 	.word	0x00400ae1
  4020f4:	004016c1 	.word	0x004016c1
  4020f8:	00400979 	.word	0x00400979
  4020fc:	004017d9 	.word	0x004017d9
  402100:	00401711 	.word	0x00401711
  402104:	400e1850 	.word	0x400e1850
  402108:	0040186d 	.word	0x0040186d
  40210c:	0040221d 	.word	0x0040221d
  402110:	004016dd 	.word	0x004016dd
  402114:	0040038d 	.word	0x0040038d
  402118:	00401025 	.word	0x00401025
  40211c:	00400c8d 	.word	0x00400c8d
  402120:	00401739 	.word	0x00401739
  402124:	00401889 	.word	0x00401889
  402128:	004019e5 	.word	0x004019e5
  40212c:	004090b4 	.word	0x004090b4
  402130:	00401175 	.word	0x00401175
  402134:	004019a1 	.word	0x004019a1
  402138:	00401985 	.word	0x00401985
  40213c:	004090d0 	.word	0x004090d0
  402140:	004090ec 	.word	0x004090ec
  402144:	00401eb1 	.word	0x00401eb1
  402148:	004019c1 	.word	0x004019c1
  40214c:	00401dfd 	.word	0x00401dfd
  402150:	00401cd9 	.word	0x00401cd9
  402154:	00401d25 	.word	0x00401d25
  402158:	00400a39 	.word	0x00400a39

0040215c <MPU_Enable>:
 * \brief Enables the MPU module.
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void MPU_Enable(uint32_t dwMPUEnable)
{
  40215c:	b480      	push	{r7}
  40215e:	b083      	sub	sp, #12
  402160:	af00      	add	r7, sp, #0
  402162:	6078      	str	r0, [r7, #4]
	MPU->CTRL = dwMPUEnable;
  402164:	4a03      	ldr	r2, [pc, #12]	; (402174 <MPU_Enable+0x18>)
  402166:	687b      	ldr	r3, [r7, #4]
  402168:	6053      	str	r3, [r2, #4]
}
  40216a:	bf00      	nop
  40216c:	370c      	adds	r7, #12
  40216e:	46bd      	mov	sp, r7
  402170:	bc80      	pop	{r7}
  402172:	4770      	bx	lr
  402174:	e000ed90 	.word	0xe000ed90

00402178 <MPU_SetRegionNum>:
 * \brief Set active memory region.
 *
 * \param dwRegionNum  The memory region to be active.
 */
void MPU_SetRegionNum(uint32_t dwRegionNum)
{
  402178:	b480      	push	{r7}
  40217a:	b083      	sub	sp, #12
  40217c:	af00      	add	r7, sp, #0
  40217e:	6078      	str	r0, [r7, #4]
	MPU->RNR = dwRegionNum;
  402180:	4a03      	ldr	r2, [pc, #12]	; (402190 <MPU_SetRegionNum+0x18>)
  402182:	687b      	ldr	r3, [r7, #4]
  402184:	6093      	str	r3, [r2, #8]
}
  402186:	bf00      	nop
  402188:	370c      	adds	r7, #12
  40218a:	46bd      	mov	sp, r7
  40218c:	bc80      	pop	{r7}
  40218e:	4770      	bx	lr
  402190:	e000ed90 	.word	0xe000ed90

00402194 <MPU_DisableRegion>:

/**
 * \brief Disable the current active region.
 */
extern void MPU_DisableRegion(void)
{
  402194:	b480      	push	{r7}
  402196:	af00      	add	r7, sp, #0
	MPU->RASR &= 0xfffffffe;
  402198:	4a04      	ldr	r2, [pc, #16]	; (4021ac <MPU_DisableRegion+0x18>)
  40219a:	4b04      	ldr	r3, [pc, #16]	; (4021ac <MPU_DisableRegion+0x18>)
  40219c:	691b      	ldr	r3, [r3, #16]
  40219e:	f023 0301 	bic.w	r3, r3, #1
  4021a2:	6113      	str	r3, [r2, #16]
}
  4021a4:	bf00      	nop
  4021a6:	46bd      	mov	sp, r7
  4021a8:	bc80      	pop	{r7}
  4021aa:	4770      	bx	lr
  4021ac:	e000ed90 	.word	0xe000ed90

004021b0 <MPU_SetRegion>:
 *
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void MPU_SetRegion(uint32_t dwRegionBaseAddr, uint32_t dwRegionAttr)
{
  4021b0:	b480      	push	{r7}
  4021b2:	b083      	sub	sp, #12
  4021b4:	af00      	add	r7, sp, #0
  4021b6:	6078      	str	r0, [r7, #4]
  4021b8:	6039      	str	r1, [r7, #0]
	MPU->RBAR = dwRegionBaseAddr;
  4021ba:	4a05      	ldr	r2, [pc, #20]	; (4021d0 <MPU_SetRegion+0x20>)
  4021bc:	687b      	ldr	r3, [r7, #4]
  4021be:	60d3      	str	r3, [r2, #12]
	MPU->RASR = dwRegionAttr;
  4021c0:	4a03      	ldr	r2, [pc, #12]	; (4021d0 <MPU_SetRegion+0x20>)
  4021c2:	683b      	ldr	r3, [r7, #0]
  4021c4:	6113      	str	r3, [r2, #16]
}
  4021c6:	bf00      	nop
  4021c8:	370c      	adds	r7, #12
  4021ca:	46bd      	mov	sp, r7
  4021cc:	bc80      	pop	{r7}
  4021ce:	4770      	bx	lr
  4021d0:	e000ed90 	.word	0xe000ed90

004021d4 <MPU_UpdateRegions>:
 *
 *  \return Unused (ANSI-C compatibility).
 */
void MPU_UpdateRegions(uint32_t dwRegionNum, uint32_t dwRegionBaseAddr,
						uint32_t dwRegionAttr)
{
  4021d4:	b580      	push	{r7, lr}
  4021d6:	b084      	sub	sp, #16
  4021d8:	af00      	add	r7, sp, #0
  4021da:	60f8      	str	r0, [r7, #12]
  4021dc:	60b9      	str	r1, [r7, #8]
  4021de:	607a      	str	r2, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4021e0:	b672      	cpsid	i
  __ASM volatile ("dsb");
  4021e2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4021e6:	f3bf 8f6f 	isb	sy
	/* Clean up data and instruction buffer */
	__DSB();
	__ISB();

	/* Set active region */
	MPU_SetRegionNum(dwRegionNum);
  4021ea:	68f8      	ldr	r0, [r7, #12]
  4021ec:	4b08      	ldr	r3, [pc, #32]	; (402210 <MPU_UpdateRegions+0x3c>)
  4021ee:	4798      	blx	r3

	/* Disable region */
	MPU_DisableRegion();
  4021f0:	4b08      	ldr	r3, [pc, #32]	; (402214 <MPU_UpdateRegions+0x40>)
  4021f2:	4798      	blx	r3

	/* Update region attribute */
	MPU_SetRegion(dwRegionBaseAddr, dwRegionAttr);
  4021f4:	6879      	ldr	r1, [r7, #4]
  4021f6:	68b8      	ldr	r0, [r7, #8]
  4021f8:	4b07      	ldr	r3, [pc, #28]	; (402218 <MPU_UpdateRegions+0x44>)
  4021fa:	4798      	blx	r3
  __ASM volatile ("dsb");
  4021fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402200:	f3bf 8f6f 	isb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402204:	b662      	cpsie	i
	__DSB();
	__ISB();

	/* Enable the interrupt */
	__enable_irq();
}
  402206:	bf00      	nop
  402208:	3710      	adds	r7, #16
  40220a:	46bd      	mov	sp, r7
  40220c:	bd80      	pop	{r7, pc}
  40220e:	bf00      	nop
  402210:	00402179 	.word	0x00402179
  402214:	00402195 	.word	0x00402195
  402218:	004021b1 	.word	0x004021b1

0040221c <MPU_Configure>:
#define MPU_REGION0					MPU_EXT_EBI_REGION
#define MPU_REGION0_BASE_ADDRESS	EXT_EBI_START_ADDRESS
#define MPU_REGION0_ATTRIBUTE       MPU_ENABLE | MPU_REGION_SIZE | MPU_ATTRIBUTE                             //MPU_RSAR register

void MPU_Configure (void)
{
  40221c:	b580      	push	{r7, lr}
  40221e:	af00      	add	r7, sp, #0
	MPU_UpdateRegions(MPU_REGION0,MPU_REGION0_BASE_ADDRESS,MPU_REGION0_ATTRIBUTE);
  402220:	4a05      	ldr	r2, [pc, #20]	; (402238 <MPU_Configure+0x1c>)
  402222:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
  402226:	2007      	movs	r0, #7
  402228:	4b04      	ldr	r3, [pc, #16]	; (40223c <MPU_Configure+0x20>)
  40222a:	4798      	blx	r3
	MPU_Enable(MPU_REGION0);
  40222c:	2007      	movs	r0, #7
  40222e:	4b04      	ldr	r3, [pc, #16]	; (402240 <MPU_Configure+0x24>)
  402230:	4798      	blx	r3
  402232:	bf00      	nop
  402234:	bd80      	pop	{r7, pc}
  402236:	bf00      	nop
  402238:	13000037 	.word	0x13000037
  40223c:	004021d5 	.word	0x004021d5
  402240:	0040215d 	.word	0x0040215d

00402244 <__libc_init_array>:
  402244:	b570      	push	{r4, r5, r6, lr}
  402246:	4e0f      	ldr	r6, [pc, #60]	; (402284 <__libc_init_array+0x40>)
  402248:	4d0f      	ldr	r5, [pc, #60]	; (402288 <__libc_init_array+0x44>)
  40224a:	1b76      	subs	r6, r6, r5
  40224c:	10b6      	asrs	r6, r6, #2
  40224e:	bf18      	it	ne
  402250:	2400      	movne	r4, #0
  402252:	d005      	beq.n	402260 <__libc_init_array+0x1c>
  402254:	3401      	adds	r4, #1
  402256:	f855 3b04 	ldr.w	r3, [r5], #4
  40225a:	4798      	blx	r3
  40225c:	42a6      	cmp	r6, r4
  40225e:	d1f9      	bne.n	402254 <__libc_init_array+0x10>
  402260:	4e0a      	ldr	r6, [pc, #40]	; (40228c <__libc_init_array+0x48>)
  402262:	4d0b      	ldr	r5, [pc, #44]	; (402290 <__libc_init_array+0x4c>)
  402264:	1b76      	subs	r6, r6, r5
  402266:	f007 f8a7 	bl	4093b8 <_init>
  40226a:	10b6      	asrs	r6, r6, #2
  40226c:	bf18      	it	ne
  40226e:	2400      	movne	r4, #0
  402270:	d006      	beq.n	402280 <__libc_init_array+0x3c>
  402272:	3401      	adds	r4, #1
  402274:	f855 3b04 	ldr.w	r3, [r5], #4
  402278:	4798      	blx	r3
  40227a:	42a6      	cmp	r6, r4
  40227c:	d1f9      	bne.n	402272 <__libc_init_array+0x2e>
  40227e:	bd70      	pop	{r4, r5, r6, pc}
  402280:	bd70      	pop	{r4, r5, r6, pc}
  402282:	bf00      	nop
  402284:	004093c4 	.word	0x004093c4
  402288:	004093c4 	.word	0x004093c4
  40228c:	004093cc 	.word	0x004093cc
  402290:	004093c4 	.word	0x004093c4

00402294 <memset>:
  402294:	b470      	push	{r4, r5, r6}
  402296:	0786      	lsls	r6, r0, #30
  402298:	d046      	beq.n	402328 <memset+0x94>
  40229a:	1e54      	subs	r4, r2, #1
  40229c:	2a00      	cmp	r2, #0
  40229e:	d041      	beq.n	402324 <memset+0x90>
  4022a0:	b2ca      	uxtb	r2, r1
  4022a2:	4603      	mov	r3, r0
  4022a4:	e002      	b.n	4022ac <memset+0x18>
  4022a6:	f114 34ff 	adds.w	r4, r4, #4294967295
  4022aa:	d33b      	bcc.n	402324 <memset+0x90>
  4022ac:	f803 2b01 	strb.w	r2, [r3], #1
  4022b0:	079d      	lsls	r5, r3, #30
  4022b2:	d1f8      	bne.n	4022a6 <memset+0x12>
  4022b4:	2c03      	cmp	r4, #3
  4022b6:	d92e      	bls.n	402316 <memset+0x82>
  4022b8:	b2cd      	uxtb	r5, r1
  4022ba:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4022be:	2c0f      	cmp	r4, #15
  4022c0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4022c4:	d919      	bls.n	4022fa <memset+0x66>
  4022c6:	f103 0210 	add.w	r2, r3, #16
  4022ca:	4626      	mov	r6, r4
  4022cc:	3e10      	subs	r6, #16
  4022ce:	2e0f      	cmp	r6, #15
  4022d0:	f842 5c10 	str.w	r5, [r2, #-16]
  4022d4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4022d8:	f842 5c08 	str.w	r5, [r2, #-8]
  4022dc:	f842 5c04 	str.w	r5, [r2, #-4]
  4022e0:	f102 0210 	add.w	r2, r2, #16
  4022e4:	d8f2      	bhi.n	4022cc <memset+0x38>
  4022e6:	f1a4 0210 	sub.w	r2, r4, #16
  4022ea:	f022 020f 	bic.w	r2, r2, #15
  4022ee:	f004 040f 	and.w	r4, r4, #15
  4022f2:	3210      	adds	r2, #16
  4022f4:	2c03      	cmp	r4, #3
  4022f6:	4413      	add	r3, r2
  4022f8:	d90d      	bls.n	402316 <memset+0x82>
  4022fa:	461e      	mov	r6, r3
  4022fc:	4622      	mov	r2, r4
  4022fe:	3a04      	subs	r2, #4
  402300:	2a03      	cmp	r2, #3
  402302:	f846 5b04 	str.w	r5, [r6], #4
  402306:	d8fa      	bhi.n	4022fe <memset+0x6a>
  402308:	1f22      	subs	r2, r4, #4
  40230a:	f022 0203 	bic.w	r2, r2, #3
  40230e:	3204      	adds	r2, #4
  402310:	4413      	add	r3, r2
  402312:	f004 0403 	and.w	r4, r4, #3
  402316:	b12c      	cbz	r4, 402324 <memset+0x90>
  402318:	b2c9      	uxtb	r1, r1
  40231a:	441c      	add	r4, r3
  40231c:	f803 1b01 	strb.w	r1, [r3], #1
  402320:	429c      	cmp	r4, r3
  402322:	d1fb      	bne.n	40231c <memset+0x88>
  402324:	bc70      	pop	{r4, r5, r6}
  402326:	4770      	bx	lr
  402328:	4614      	mov	r4, r2
  40232a:	4603      	mov	r3, r0
  40232c:	e7c2      	b.n	4022b4 <memset+0x20>
  40232e:	bf00      	nop

00402330 <printf>:
  402330:	b40f      	push	{r0, r1, r2, r3}
  402332:	b500      	push	{lr}
  402334:	4907      	ldr	r1, [pc, #28]	; (402354 <printf+0x24>)
  402336:	b083      	sub	sp, #12
  402338:	ab04      	add	r3, sp, #16
  40233a:	6808      	ldr	r0, [r1, #0]
  40233c:	f853 2b04 	ldr.w	r2, [r3], #4
  402340:	6881      	ldr	r1, [r0, #8]
  402342:	9301      	str	r3, [sp, #4]
  402344:	f001 fb82 	bl	403a4c <_vfprintf_r>
  402348:	b003      	add	sp, #12
  40234a:	f85d eb04 	ldr.w	lr, [sp], #4
  40234e:	b004      	add	sp, #16
  402350:	4770      	bx	lr
  402352:	bf00      	nop
  402354:	20400008 	.word	0x20400008

00402358 <_puts_r>:
  402358:	b5f0      	push	{r4, r5, r6, r7, lr}
  40235a:	4605      	mov	r5, r0
  40235c:	b089      	sub	sp, #36	; 0x24
  40235e:	4608      	mov	r0, r1
  402360:	460c      	mov	r4, r1
  402362:	f000 f88d 	bl	402480 <strlen>
  402366:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402368:	4f21      	ldr	r7, [pc, #132]	; (4023f0 <_puts_r+0x98>)
  40236a:	9404      	str	r4, [sp, #16]
  40236c:	2601      	movs	r6, #1
  40236e:	1c44      	adds	r4, r0, #1
  402370:	a904      	add	r1, sp, #16
  402372:	2202      	movs	r2, #2
  402374:	9403      	str	r4, [sp, #12]
  402376:	9005      	str	r0, [sp, #20]
  402378:	68ac      	ldr	r4, [r5, #8]
  40237a:	9706      	str	r7, [sp, #24]
  40237c:	9607      	str	r6, [sp, #28]
  40237e:	9101      	str	r1, [sp, #4]
  402380:	9202      	str	r2, [sp, #8]
  402382:	b353      	cbz	r3, 4023da <_puts_r+0x82>
  402384:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402386:	f013 0f01 	tst.w	r3, #1
  40238a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40238e:	b29a      	uxth	r2, r3
  402390:	d101      	bne.n	402396 <_puts_r+0x3e>
  402392:	0590      	lsls	r0, r2, #22
  402394:	d525      	bpl.n	4023e2 <_puts_r+0x8a>
  402396:	0491      	lsls	r1, r2, #18
  402398:	d406      	bmi.n	4023a8 <_puts_r+0x50>
  40239a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40239c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4023a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4023a4:	81a3      	strh	r3, [r4, #12]
  4023a6:	6662      	str	r2, [r4, #100]	; 0x64
  4023a8:	4628      	mov	r0, r5
  4023aa:	aa01      	add	r2, sp, #4
  4023ac:	4621      	mov	r1, r4
  4023ae:	f004 f971 	bl	406694 <__sfvwrite_r>
  4023b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4023b4:	2800      	cmp	r0, #0
  4023b6:	bf0c      	ite	eq
  4023b8:	250a      	moveq	r5, #10
  4023ba:	f04f 35ff 	movne.w	r5, #4294967295
  4023be:	07da      	lsls	r2, r3, #31
  4023c0:	d402      	bmi.n	4023c8 <_puts_r+0x70>
  4023c2:	89a3      	ldrh	r3, [r4, #12]
  4023c4:	059b      	lsls	r3, r3, #22
  4023c6:	d502      	bpl.n	4023ce <_puts_r+0x76>
  4023c8:	4628      	mov	r0, r5
  4023ca:	b009      	add	sp, #36	; 0x24
  4023cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4023ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4023d0:	f004 fb24 	bl	406a1c <__retarget_lock_release_recursive>
  4023d4:	4628      	mov	r0, r5
  4023d6:	b009      	add	sp, #36	; 0x24
  4023d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4023da:	4628      	mov	r0, r5
  4023dc:	f003 ff4e 	bl	40627c <__sinit>
  4023e0:	e7d0      	b.n	402384 <_puts_r+0x2c>
  4023e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4023e4:	f004 fb18 	bl	406a18 <__retarget_lock_acquire_recursive>
  4023e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4023ec:	b29a      	uxth	r2, r3
  4023ee:	e7d2      	b.n	402396 <_puts_r+0x3e>
  4023f0:	0040910c 	.word	0x0040910c

004023f4 <puts>:
  4023f4:	4b02      	ldr	r3, [pc, #8]	; (402400 <puts+0xc>)
  4023f6:	4601      	mov	r1, r0
  4023f8:	6818      	ldr	r0, [r3, #0]
  4023fa:	f7ff bfad 	b.w	402358 <_puts_r>
  4023fe:	bf00      	nop
  402400:	20400008 	.word	0x20400008

00402404 <sprintf>:
  402404:	b40e      	push	{r1, r2, r3}
  402406:	b5f0      	push	{r4, r5, r6, r7, lr}
  402408:	b09c      	sub	sp, #112	; 0x70
  40240a:	ab21      	add	r3, sp, #132	; 0x84
  40240c:	490f      	ldr	r1, [pc, #60]	; (40244c <sprintf+0x48>)
  40240e:	f853 2b04 	ldr.w	r2, [r3], #4
  402412:	9301      	str	r3, [sp, #4]
  402414:	4605      	mov	r5, r0
  402416:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40241a:	6808      	ldr	r0, [r1, #0]
  40241c:	9502      	str	r5, [sp, #8]
  40241e:	f44f 7702 	mov.w	r7, #520	; 0x208
  402422:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402426:	a902      	add	r1, sp, #8
  402428:	9506      	str	r5, [sp, #24]
  40242a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40242e:	9404      	str	r4, [sp, #16]
  402430:	9407      	str	r4, [sp, #28]
  402432:	f8ad 6016 	strh.w	r6, [sp, #22]
  402436:	f000 f891 	bl	40255c <_svfprintf_r>
  40243a:	9b02      	ldr	r3, [sp, #8]
  40243c:	2200      	movs	r2, #0
  40243e:	701a      	strb	r2, [r3, #0]
  402440:	b01c      	add	sp, #112	; 0x70
  402442:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402446:	b003      	add	sp, #12
  402448:	4770      	bx	lr
  40244a:	bf00      	nop
  40244c:	20400008 	.word	0x20400008
	...

00402480 <strlen>:
  402480:	f890 f000 	pld	[r0]
  402484:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402488:	f020 0107 	bic.w	r1, r0, #7
  40248c:	f06f 0c00 	mvn.w	ip, #0
  402490:	f010 0407 	ands.w	r4, r0, #7
  402494:	f891 f020 	pld	[r1, #32]
  402498:	f040 8049 	bne.w	40252e <strlen+0xae>
  40249c:	f04f 0400 	mov.w	r4, #0
  4024a0:	f06f 0007 	mvn.w	r0, #7
  4024a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4024a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4024ac:	f100 0008 	add.w	r0, r0, #8
  4024b0:	fa82 f24c 	uadd8	r2, r2, ip
  4024b4:	faa4 f28c 	sel	r2, r4, ip
  4024b8:	fa83 f34c 	uadd8	r3, r3, ip
  4024bc:	faa2 f38c 	sel	r3, r2, ip
  4024c0:	bb4b      	cbnz	r3, 402516 <strlen+0x96>
  4024c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4024c6:	fa82 f24c 	uadd8	r2, r2, ip
  4024ca:	f100 0008 	add.w	r0, r0, #8
  4024ce:	faa4 f28c 	sel	r2, r4, ip
  4024d2:	fa83 f34c 	uadd8	r3, r3, ip
  4024d6:	faa2 f38c 	sel	r3, r2, ip
  4024da:	b9e3      	cbnz	r3, 402516 <strlen+0x96>
  4024dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4024e0:	fa82 f24c 	uadd8	r2, r2, ip
  4024e4:	f100 0008 	add.w	r0, r0, #8
  4024e8:	faa4 f28c 	sel	r2, r4, ip
  4024ec:	fa83 f34c 	uadd8	r3, r3, ip
  4024f0:	faa2 f38c 	sel	r3, r2, ip
  4024f4:	b97b      	cbnz	r3, 402516 <strlen+0x96>
  4024f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4024fa:	f101 0120 	add.w	r1, r1, #32
  4024fe:	fa82 f24c 	uadd8	r2, r2, ip
  402502:	f100 0008 	add.w	r0, r0, #8
  402506:	faa4 f28c 	sel	r2, r4, ip
  40250a:	fa83 f34c 	uadd8	r3, r3, ip
  40250e:	faa2 f38c 	sel	r3, r2, ip
  402512:	2b00      	cmp	r3, #0
  402514:	d0c6      	beq.n	4024a4 <strlen+0x24>
  402516:	2a00      	cmp	r2, #0
  402518:	bf04      	itt	eq
  40251a:	3004      	addeq	r0, #4
  40251c:	461a      	moveq	r2, r3
  40251e:	ba12      	rev	r2, r2
  402520:	fab2 f282 	clz	r2, r2
  402524:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402528:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40252c:	4770      	bx	lr
  40252e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402532:	f004 0503 	and.w	r5, r4, #3
  402536:	f1c4 0000 	rsb	r0, r4, #0
  40253a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40253e:	f014 0f04 	tst.w	r4, #4
  402542:	f891 f040 	pld	[r1, #64]	; 0x40
  402546:	fa0c f505 	lsl.w	r5, ip, r5
  40254a:	ea62 0205 	orn	r2, r2, r5
  40254e:	bf1c      	itt	ne
  402550:	ea63 0305 	ornne	r3, r3, r5
  402554:	4662      	movne	r2, ip
  402556:	f04f 0400 	mov.w	r4, #0
  40255a:	e7a9      	b.n	4024b0 <strlen+0x30>

0040255c <_svfprintf_r>:
  40255c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402560:	b0c3      	sub	sp, #268	; 0x10c
  402562:	460c      	mov	r4, r1
  402564:	910b      	str	r1, [sp, #44]	; 0x2c
  402566:	4692      	mov	sl, r2
  402568:	930f      	str	r3, [sp, #60]	; 0x3c
  40256a:	900c      	str	r0, [sp, #48]	; 0x30
  40256c:	f004 fa42 	bl	4069f4 <_localeconv_r>
  402570:	6803      	ldr	r3, [r0, #0]
  402572:	931a      	str	r3, [sp, #104]	; 0x68
  402574:	4618      	mov	r0, r3
  402576:	f7ff ff83 	bl	402480 <strlen>
  40257a:	89a3      	ldrh	r3, [r4, #12]
  40257c:	9019      	str	r0, [sp, #100]	; 0x64
  40257e:	0619      	lsls	r1, r3, #24
  402580:	d503      	bpl.n	40258a <_svfprintf_r+0x2e>
  402582:	6923      	ldr	r3, [r4, #16]
  402584:	2b00      	cmp	r3, #0
  402586:	f001 8003 	beq.w	403590 <_svfprintf_r+0x1034>
  40258a:	2300      	movs	r3, #0
  40258c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402590:	9313      	str	r3, [sp, #76]	; 0x4c
  402592:	9315      	str	r3, [sp, #84]	; 0x54
  402594:	9314      	str	r3, [sp, #80]	; 0x50
  402596:	9327      	str	r3, [sp, #156]	; 0x9c
  402598:	9326      	str	r3, [sp, #152]	; 0x98
  40259a:	9318      	str	r3, [sp, #96]	; 0x60
  40259c:	931b      	str	r3, [sp, #108]	; 0x6c
  40259e:	9309      	str	r3, [sp, #36]	; 0x24
  4025a0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4025a4:	46c8      	mov	r8, r9
  4025a6:	9316      	str	r3, [sp, #88]	; 0x58
  4025a8:	9317      	str	r3, [sp, #92]	; 0x5c
  4025aa:	f89a 3000 	ldrb.w	r3, [sl]
  4025ae:	4654      	mov	r4, sl
  4025b0:	b1e3      	cbz	r3, 4025ec <_svfprintf_r+0x90>
  4025b2:	2b25      	cmp	r3, #37	; 0x25
  4025b4:	d102      	bne.n	4025bc <_svfprintf_r+0x60>
  4025b6:	e019      	b.n	4025ec <_svfprintf_r+0x90>
  4025b8:	2b25      	cmp	r3, #37	; 0x25
  4025ba:	d003      	beq.n	4025c4 <_svfprintf_r+0x68>
  4025bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4025c0:	2b00      	cmp	r3, #0
  4025c2:	d1f9      	bne.n	4025b8 <_svfprintf_r+0x5c>
  4025c4:	eba4 050a 	sub.w	r5, r4, sl
  4025c8:	b185      	cbz	r5, 4025ec <_svfprintf_r+0x90>
  4025ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4025ce:	f8c8 a000 	str.w	sl, [r8]
  4025d2:	3301      	adds	r3, #1
  4025d4:	442a      	add	r2, r5
  4025d6:	2b07      	cmp	r3, #7
  4025d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4025dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4025de:	9326      	str	r3, [sp, #152]	; 0x98
  4025e0:	dc7f      	bgt.n	4026e2 <_svfprintf_r+0x186>
  4025e2:	f108 0808 	add.w	r8, r8, #8
  4025e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4025e8:	442b      	add	r3, r5
  4025ea:	9309      	str	r3, [sp, #36]	; 0x24
  4025ec:	7823      	ldrb	r3, [r4, #0]
  4025ee:	2b00      	cmp	r3, #0
  4025f0:	d07f      	beq.n	4026f2 <_svfprintf_r+0x196>
  4025f2:	2300      	movs	r3, #0
  4025f4:	461a      	mov	r2, r3
  4025f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4025fa:	4619      	mov	r1, r3
  4025fc:	930d      	str	r3, [sp, #52]	; 0x34
  4025fe:	469b      	mov	fp, r3
  402600:	f04f 30ff 	mov.w	r0, #4294967295
  402604:	7863      	ldrb	r3, [r4, #1]
  402606:	900a      	str	r0, [sp, #40]	; 0x28
  402608:	f104 0a01 	add.w	sl, r4, #1
  40260c:	f10a 0a01 	add.w	sl, sl, #1
  402610:	f1a3 0020 	sub.w	r0, r3, #32
  402614:	2858      	cmp	r0, #88	; 0x58
  402616:	f200 83c1 	bhi.w	402d9c <_svfprintf_r+0x840>
  40261a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40261e:	0238      	.short	0x0238
  402620:	03bf03bf 	.word	0x03bf03bf
  402624:	03bf0240 	.word	0x03bf0240
  402628:	03bf03bf 	.word	0x03bf03bf
  40262c:	03bf03bf 	.word	0x03bf03bf
  402630:	024503bf 	.word	0x024503bf
  402634:	03bf0203 	.word	0x03bf0203
  402638:	026b005d 	.word	0x026b005d
  40263c:	028603bf 	.word	0x028603bf
  402640:	039d039d 	.word	0x039d039d
  402644:	039d039d 	.word	0x039d039d
  402648:	039d039d 	.word	0x039d039d
  40264c:	039d039d 	.word	0x039d039d
  402650:	03bf039d 	.word	0x03bf039d
  402654:	03bf03bf 	.word	0x03bf03bf
  402658:	03bf03bf 	.word	0x03bf03bf
  40265c:	03bf03bf 	.word	0x03bf03bf
  402660:	03bf03bf 	.word	0x03bf03bf
  402664:	033703bf 	.word	0x033703bf
  402668:	03bf0357 	.word	0x03bf0357
  40266c:	03bf0357 	.word	0x03bf0357
  402670:	03bf03bf 	.word	0x03bf03bf
  402674:	039803bf 	.word	0x039803bf
  402678:	03bf03bf 	.word	0x03bf03bf
  40267c:	03bf03ad 	.word	0x03bf03ad
  402680:	03bf03bf 	.word	0x03bf03bf
  402684:	03bf03bf 	.word	0x03bf03bf
  402688:	03bf0259 	.word	0x03bf0259
  40268c:	031e03bf 	.word	0x031e03bf
  402690:	03bf03bf 	.word	0x03bf03bf
  402694:	03bf03bf 	.word	0x03bf03bf
  402698:	03bf03bf 	.word	0x03bf03bf
  40269c:	03bf03bf 	.word	0x03bf03bf
  4026a0:	03bf03bf 	.word	0x03bf03bf
  4026a4:	02db02c6 	.word	0x02db02c6
  4026a8:	03570357 	.word	0x03570357
  4026ac:	028b0357 	.word	0x028b0357
  4026b0:	03bf02db 	.word	0x03bf02db
  4026b4:	029003bf 	.word	0x029003bf
  4026b8:	029d03bf 	.word	0x029d03bf
  4026bc:	02b401cc 	.word	0x02b401cc
  4026c0:	03bf0208 	.word	0x03bf0208
  4026c4:	03bf01e1 	.word	0x03bf01e1
  4026c8:	03bf007e 	.word	0x03bf007e
  4026cc:	020d03bf 	.word	0x020d03bf
  4026d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4026d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4026d4:	4240      	negs	r0, r0
  4026d6:	900d      	str	r0, [sp, #52]	; 0x34
  4026d8:	f04b 0b04 	orr.w	fp, fp, #4
  4026dc:	f89a 3000 	ldrb.w	r3, [sl]
  4026e0:	e794      	b.n	40260c <_svfprintf_r+0xb0>
  4026e2:	aa25      	add	r2, sp, #148	; 0x94
  4026e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026e8:	f005 fb18 	bl	407d1c <__ssprint_r>
  4026ec:	b940      	cbnz	r0, 402700 <_svfprintf_r+0x1a4>
  4026ee:	46c8      	mov	r8, r9
  4026f0:	e779      	b.n	4025e6 <_svfprintf_r+0x8a>
  4026f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4026f4:	b123      	cbz	r3, 402700 <_svfprintf_r+0x1a4>
  4026f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026fa:	aa25      	add	r2, sp, #148	; 0x94
  4026fc:	f005 fb0e 	bl	407d1c <__ssprint_r>
  402700:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402702:	899b      	ldrh	r3, [r3, #12]
  402704:	f013 0f40 	tst.w	r3, #64	; 0x40
  402708:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40270a:	bf18      	it	ne
  40270c:	f04f 33ff 	movne.w	r3, #4294967295
  402710:	9309      	str	r3, [sp, #36]	; 0x24
  402712:	9809      	ldr	r0, [sp, #36]	; 0x24
  402714:	b043      	add	sp, #268	; 0x10c
  402716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40271a:	f01b 0f20 	tst.w	fp, #32
  40271e:	9311      	str	r3, [sp, #68]	; 0x44
  402720:	f040 81dd 	bne.w	402ade <_svfprintf_r+0x582>
  402724:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402726:	f01b 0f10 	tst.w	fp, #16
  40272a:	4613      	mov	r3, r2
  40272c:	f040 856e 	bne.w	40320c <_svfprintf_r+0xcb0>
  402730:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402734:	f000 856a 	beq.w	40320c <_svfprintf_r+0xcb0>
  402738:	8814      	ldrh	r4, [r2, #0]
  40273a:	3204      	adds	r2, #4
  40273c:	2500      	movs	r5, #0
  40273e:	2301      	movs	r3, #1
  402740:	920f      	str	r2, [sp, #60]	; 0x3c
  402742:	2700      	movs	r7, #0
  402744:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402748:	990a      	ldr	r1, [sp, #40]	; 0x28
  40274a:	1c4a      	adds	r2, r1, #1
  40274c:	f000 8265 	beq.w	402c1a <_svfprintf_r+0x6be>
  402750:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402754:	9207      	str	r2, [sp, #28]
  402756:	ea54 0205 	orrs.w	r2, r4, r5
  40275a:	f040 8264 	bne.w	402c26 <_svfprintf_r+0x6ca>
  40275e:	2900      	cmp	r1, #0
  402760:	f040 843c 	bne.w	402fdc <_svfprintf_r+0xa80>
  402764:	2b00      	cmp	r3, #0
  402766:	f040 84d7 	bne.w	403118 <_svfprintf_r+0xbbc>
  40276a:	f01b 0301 	ands.w	r3, fp, #1
  40276e:	930e      	str	r3, [sp, #56]	; 0x38
  402770:	f000 8604 	beq.w	40337c <_svfprintf_r+0xe20>
  402774:	ae42      	add	r6, sp, #264	; 0x108
  402776:	2330      	movs	r3, #48	; 0x30
  402778:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40277c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40277e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402780:	4293      	cmp	r3, r2
  402782:	bfb8      	it	lt
  402784:	4613      	movlt	r3, r2
  402786:	9308      	str	r3, [sp, #32]
  402788:	2300      	movs	r3, #0
  40278a:	9312      	str	r3, [sp, #72]	; 0x48
  40278c:	b117      	cbz	r7, 402794 <_svfprintf_r+0x238>
  40278e:	9b08      	ldr	r3, [sp, #32]
  402790:	3301      	adds	r3, #1
  402792:	9308      	str	r3, [sp, #32]
  402794:	9b07      	ldr	r3, [sp, #28]
  402796:	f013 0302 	ands.w	r3, r3, #2
  40279a:	9310      	str	r3, [sp, #64]	; 0x40
  40279c:	d002      	beq.n	4027a4 <_svfprintf_r+0x248>
  40279e:	9b08      	ldr	r3, [sp, #32]
  4027a0:	3302      	adds	r3, #2
  4027a2:	9308      	str	r3, [sp, #32]
  4027a4:	9b07      	ldr	r3, [sp, #28]
  4027a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4027aa:	f040 830e 	bne.w	402dca <_svfprintf_r+0x86e>
  4027ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4027b0:	9a08      	ldr	r2, [sp, #32]
  4027b2:	eba3 0b02 	sub.w	fp, r3, r2
  4027b6:	f1bb 0f00 	cmp.w	fp, #0
  4027ba:	f340 8306 	ble.w	402dca <_svfprintf_r+0x86e>
  4027be:	f1bb 0f10 	cmp.w	fp, #16
  4027c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4027c6:	dd29      	ble.n	40281c <_svfprintf_r+0x2c0>
  4027c8:	4643      	mov	r3, r8
  4027ca:	4621      	mov	r1, r4
  4027cc:	46a8      	mov	r8, r5
  4027ce:	2710      	movs	r7, #16
  4027d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4027d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4027d4:	e006      	b.n	4027e4 <_svfprintf_r+0x288>
  4027d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4027da:	f1bb 0f10 	cmp.w	fp, #16
  4027de:	f103 0308 	add.w	r3, r3, #8
  4027e2:	dd18      	ble.n	402816 <_svfprintf_r+0x2ba>
  4027e4:	3201      	adds	r2, #1
  4027e6:	48b7      	ldr	r0, [pc, #732]	; (402ac4 <_svfprintf_r+0x568>)
  4027e8:	9226      	str	r2, [sp, #152]	; 0x98
  4027ea:	3110      	adds	r1, #16
  4027ec:	2a07      	cmp	r2, #7
  4027ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4027f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4027f4:	ddef      	ble.n	4027d6 <_svfprintf_r+0x27a>
  4027f6:	aa25      	add	r2, sp, #148	; 0x94
  4027f8:	4629      	mov	r1, r5
  4027fa:	4620      	mov	r0, r4
  4027fc:	f005 fa8e 	bl	407d1c <__ssprint_r>
  402800:	2800      	cmp	r0, #0
  402802:	f47f af7d 	bne.w	402700 <_svfprintf_r+0x1a4>
  402806:	f1ab 0b10 	sub.w	fp, fp, #16
  40280a:	f1bb 0f10 	cmp.w	fp, #16
  40280e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402810:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402812:	464b      	mov	r3, r9
  402814:	dce6      	bgt.n	4027e4 <_svfprintf_r+0x288>
  402816:	4645      	mov	r5, r8
  402818:	460c      	mov	r4, r1
  40281a:	4698      	mov	r8, r3
  40281c:	3201      	adds	r2, #1
  40281e:	4ba9      	ldr	r3, [pc, #676]	; (402ac4 <_svfprintf_r+0x568>)
  402820:	9226      	str	r2, [sp, #152]	; 0x98
  402822:	445c      	add	r4, fp
  402824:	2a07      	cmp	r2, #7
  402826:	9427      	str	r4, [sp, #156]	; 0x9c
  402828:	e888 0808 	stmia.w	r8, {r3, fp}
  40282c:	f300 8498 	bgt.w	403160 <_svfprintf_r+0xc04>
  402830:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402834:	f108 0808 	add.w	r8, r8, #8
  402838:	b177      	cbz	r7, 402858 <_svfprintf_r+0x2fc>
  40283a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40283c:	3301      	adds	r3, #1
  40283e:	3401      	adds	r4, #1
  402840:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402844:	2201      	movs	r2, #1
  402846:	2b07      	cmp	r3, #7
  402848:	9427      	str	r4, [sp, #156]	; 0x9c
  40284a:	9326      	str	r3, [sp, #152]	; 0x98
  40284c:	e888 0006 	stmia.w	r8, {r1, r2}
  402850:	f300 83db 	bgt.w	40300a <_svfprintf_r+0xaae>
  402854:	f108 0808 	add.w	r8, r8, #8
  402858:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40285a:	b16b      	cbz	r3, 402878 <_svfprintf_r+0x31c>
  40285c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40285e:	3301      	adds	r3, #1
  402860:	3402      	adds	r4, #2
  402862:	a91e      	add	r1, sp, #120	; 0x78
  402864:	2202      	movs	r2, #2
  402866:	2b07      	cmp	r3, #7
  402868:	9427      	str	r4, [sp, #156]	; 0x9c
  40286a:	9326      	str	r3, [sp, #152]	; 0x98
  40286c:	e888 0006 	stmia.w	r8, {r1, r2}
  402870:	f300 83d6 	bgt.w	403020 <_svfprintf_r+0xac4>
  402874:	f108 0808 	add.w	r8, r8, #8
  402878:	2d80      	cmp	r5, #128	; 0x80
  40287a:	f000 8315 	beq.w	402ea8 <_svfprintf_r+0x94c>
  40287e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402880:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402882:	1a9f      	subs	r7, r3, r2
  402884:	2f00      	cmp	r7, #0
  402886:	dd36      	ble.n	4028f6 <_svfprintf_r+0x39a>
  402888:	2f10      	cmp	r7, #16
  40288a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40288c:	4d8e      	ldr	r5, [pc, #568]	; (402ac8 <_svfprintf_r+0x56c>)
  40288e:	dd27      	ble.n	4028e0 <_svfprintf_r+0x384>
  402890:	4642      	mov	r2, r8
  402892:	4621      	mov	r1, r4
  402894:	46b0      	mov	r8, r6
  402896:	f04f 0b10 	mov.w	fp, #16
  40289a:	462e      	mov	r6, r5
  40289c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40289e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4028a0:	e004      	b.n	4028ac <_svfprintf_r+0x350>
  4028a2:	3f10      	subs	r7, #16
  4028a4:	2f10      	cmp	r7, #16
  4028a6:	f102 0208 	add.w	r2, r2, #8
  4028aa:	dd15      	ble.n	4028d8 <_svfprintf_r+0x37c>
  4028ac:	3301      	adds	r3, #1
  4028ae:	3110      	adds	r1, #16
  4028b0:	2b07      	cmp	r3, #7
  4028b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4028b4:	9326      	str	r3, [sp, #152]	; 0x98
  4028b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4028ba:	ddf2      	ble.n	4028a2 <_svfprintf_r+0x346>
  4028bc:	aa25      	add	r2, sp, #148	; 0x94
  4028be:	4629      	mov	r1, r5
  4028c0:	4620      	mov	r0, r4
  4028c2:	f005 fa2b 	bl	407d1c <__ssprint_r>
  4028c6:	2800      	cmp	r0, #0
  4028c8:	f47f af1a 	bne.w	402700 <_svfprintf_r+0x1a4>
  4028cc:	3f10      	subs	r7, #16
  4028ce:	2f10      	cmp	r7, #16
  4028d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4028d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028d4:	464a      	mov	r2, r9
  4028d6:	dce9      	bgt.n	4028ac <_svfprintf_r+0x350>
  4028d8:	4635      	mov	r5, r6
  4028da:	460c      	mov	r4, r1
  4028dc:	4646      	mov	r6, r8
  4028de:	4690      	mov	r8, r2
  4028e0:	3301      	adds	r3, #1
  4028e2:	443c      	add	r4, r7
  4028e4:	2b07      	cmp	r3, #7
  4028e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4028e8:	9326      	str	r3, [sp, #152]	; 0x98
  4028ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4028ee:	f300 8381 	bgt.w	402ff4 <_svfprintf_r+0xa98>
  4028f2:	f108 0808 	add.w	r8, r8, #8
  4028f6:	9b07      	ldr	r3, [sp, #28]
  4028f8:	05df      	lsls	r7, r3, #23
  4028fa:	f100 8268 	bmi.w	402dce <_svfprintf_r+0x872>
  4028fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402900:	990e      	ldr	r1, [sp, #56]	; 0x38
  402902:	f8c8 6000 	str.w	r6, [r8]
  402906:	3301      	adds	r3, #1
  402908:	440c      	add	r4, r1
  40290a:	2b07      	cmp	r3, #7
  40290c:	9427      	str	r4, [sp, #156]	; 0x9c
  40290e:	f8c8 1004 	str.w	r1, [r8, #4]
  402912:	9326      	str	r3, [sp, #152]	; 0x98
  402914:	f300 834d 	bgt.w	402fb2 <_svfprintf_r+0xa56>
  402918:	f108 0808 	add.w	r8, r8, #8
  40291c:	9b07      	ldr	r3, [sp, #28]
  40291e:	075b      	lsls	r3, r3, #29
  402920:	d53a      	bpl.n	402998 <_svfprintf_r+0x43c>
  402922:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402924:	9a08      	ldr	r2, [sp, #32]
  402926:	1a9d      	subs	r5, r3, r2
  402928:	2d00      	cmp	r5, #0
  40292a:	dd35      	ble.n	402998 <_svfprintf_r+0x43c>
  40292c:	2d10      	cmp	r5, #16
  40292e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402930:	dd20      	ble.n	402974 <_svfprintf_r+0x418>
  402932:	2610      	movs	r6, #16
  402934:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402936:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40293a:	e004      	b.n	402946 <_svfprintf_r+0x3ea>
  40293c:	3d10      	subs	r5, #16
  40293e:	2d10      	cmp	r5, #16
  402940:	f108 0808 	add.w	r8, r8, #8
  402944:	dd16      	ble.n	402974 <_svfprintf_r+0x418>
  402946:	3301      	adds	r3, #1
  402948:	4a5e      	ldr	r2, [pc, #376]	; (402ac4 <_svfprintf_r+0x568>)
  40294a:	9326      	str	r3, [sp, #152]	; 0x98
  40294c:	3410      	adds	r4, #16
  40294e:	2b07      	cmp	r3, #7
  402950:	9427      	str	r4, [sp, #156]	; 0x9c
  402952:	e888 0044 	stmia.w	r8, {r2, r6}
  402956:	ddf1      	ble.n	40293c <_svfprintf_r+0x3e0>
  402958:	aa25      	add	r2, sp, #148	; 0x94
  40295a:	4659      	mov	r1, fp
  40295c:	4638      	mov	r0, r7
  40295e:	f005 f9dd 	bl	407d1c <__ssprint_r>
  402962:	2800      	cmp	r0, #0
  402964:	f47f aecc 	bne.w	402700 <_svfprintf_r+0x1a4>
  402968:	3d10      	subs	r5, #16
  40296a:	2d10      	cmp	r5, #16
  40296c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40296e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402970:	46c8      	mov	r8, r9
  402972:	dce8      	bgt.n	402946 <_svfprintf_r+0x3ea>
  402974:	3301      	adds	r3, #1
  402976:	4a53      	ldr	r2, [pc, #332]	; (402ac4 <_svfprintf_r+0x568>)
  402978:	9326      	str	r3, [sp, #152]	; 0x98
  40297a:	442c      	add	r4, r5
  40297c:	2b07      	cmp	r3, #7
  40297e:	9427      	str	r4, [sp, #156]	; 0x9c
  402980:	e888 0024 	stmia.w	r8, {r2, r5}
  402984:	dd08      	ble.n	402998 <_svfprintf_r+0x43c>
  402986:	aa25      	add	r2, sp, #148	; 0x94
  402988:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40298a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40298c:	f005 f9c6 	bl	407d1c <__ssprint_r>
  402990:	2800      	cmp	r0, #0
  402992:	f47f aeb5 	bne.w	402700 <_svfprintf_r+0x1a4>
  402996:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402998:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40299a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40299c:	9908      	ldr	r1, [sp, #32]
  40299e:	428a      	cmp	r2, r1
  4029a0:	bfac      	ite	ge
  4029a2:	189b      	addge	r3, r3, r2
  4029a4:	185b      	addlt	r3, r3, r1
  4029a6:	9309      	str	r3, [sp, #36]	; 0x24
  4029a8:	2c00      	cmp	r4, #0
  4029aa:	f040 830d 	bne.w	402fc8 <_svfprintf_r+0xa6c>
  4029ae:	2300      	movs	r3, #0
  4029b0:	9326      	str	r3, [sp, #152]	; 0x98
  4029b2:	46c8      	mov	r8, r9
  4029b4:	e5f9      	b.n	4025aa <_svfprintf_r+0x4e>
  4029b6:	9311      	str	r3, [sp, #68]	; 0x44
  4029b8:	f01b 0320 	ands.w	r3, fp, #32
  4029bc:	f040 81e3 	bne.w	402d86 <_svfprintf_r+0x82a>
  4029c0:	f01b 0210 	ands.w	r2, fp, #16
  4029c4:	f040 842e 	bne.w	403224 <_svfprintf_r+0xcc8>
  4029c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4029cc:	f000 842a 	beq.w	403224 <_svfprintf_r+0xcc8>
  4029d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4029d2:	4613      	mov	r3, r2
  4029d4:	460a      	mov	r2, r1
  4029d6:	3204      	adds	r2, #4
  4029d8:	880c      	ldrh	r4, [r1, #0]
  4029da:	920f      	str	r2, [sp, #60]	; 0x3c
  4029dc:	2500      	movs	r5, #0
  4029de:	e6b0      	b.n	402742 <_svfprintf_r+0x1e6>
  4029e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029e2:	9311      	str	r3, [sp, #68]	; 0x44
  4029e4:	6816      	ldr	r6, [r2, #0]
  4029e6:	2400      	movs	r4, #0
  4029e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4029ec:	1d15      	adds	r5, r2, #4
  4029ee:	2e00      	cmp	r6, #0
  4029f0:	f000 86a7 	beq.w	403742 <_svfprintf_r+0x11e6>
  4029f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4029f6:	1c53      	adds	r3, r2, #1
  4029f8:	f000 8609 	beq.w	40360e <_svfprintf_r+0x10b2>
  4029fc:	4621      	mov	r1, r4
  4029fe:	4630      	mov	r0, r6
  402a00:	f004 fb4e 	bl	4070a0 <memchr>
  402a04:	2800      	cmp	r0, #0
  402a06:	f000 86e1 	beq.w	4037cc <_svfprintf_r+0x1270>
  402a0a:	1b83      	subs	r3, r0, r6
  402a0c:	930e      	str	r3, [sp, #56]	; 0x38
  402a0e:	940a      	str	r4, [sp, #40]	; 0x28
  402a10:	950f      	str	r5, [sp, #60]	; 0x3c
  402a12:	f8cd b01c 	str.w	fp, [sp, #28]
  402a16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402a1a:	9308      	str	r3, [sp, #32]
  402a1c:	9412      	str	r4, [sp, #72]	; 0x48
  402a1e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a22:	e6b3      	b.n	40278c <_svfprintf_r+0x230>
  402a24:	f89a 3000 	ldrb.w	r3, [sl]
  402a28:	2201      	movs	r2, #1
  402a2a:	212b      	movs	r1, #43	; 0x2b
  402a2c:	e5ee      	b.n	40260c <_svfprintf_r+0xb0>
  402a2e:	f04b 0b20 	orr.w	fp, fp, #32
  402a32:	f89a 3000 	ldrb.w	r3, [sl]
  402a36:	e5e9      	b.n	40260c <_svfprintf_r+0xb0>
  402a38:	9311      	str	r3, [sp, #68]	; 0x44
  402a3a:	2a00      	cmp	r2, #0
  402a3c:	f040 8795 	bne.w	40396a <_svfprintf_r+0x140e>
  402a40:	4b22      	ldr	r3, [pc, #136]	; (402acc <_svfprintf_r+0x570>)
  402a42:	9318      	str	r3, [sp, #96]	; 0x60
  402a44:	f01b 0f20 	tst.w	fp, #32
  402a48:	f040 8111 	bne.w	402c6e <_svfprintf_r+0x712>
  402a4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a4e:	f01b 0f10 	tst.w	fp, #16
  402a52:	4613      	mov	r3, r2
  402a54:	f040 83e1 	bne.w	40321a <_svfprintf_r+0xcbe>
  402a58:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a5c:	f000 83dd 	beq.w	40321a <_svfprintf_r+0xcbe>
  402a60:	3304      	adds	r3, #4
  402a62:	8814      	ldrh	r4, [r2, #0]
  402a64:	930f      	str	r3, [sp, #60]	; 0x3c
  402a66:	2500      	movs	r5, #0
  402a68:	f01b 0f01 	tst.w	fp, #1
  402a6c:	f000 810c 	beq.w	402c88 <_svfprintf_r+0x72c>
  402a70:	ea54 0305 	orrs.w	r3, r4, r5
  402a74:	f000 8108 	beq.w	402c88 <_svfprintf_r+0x72c>
  402a78:	2330      	movs	r3, #48	; 0x30
  402a7a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402a7e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402a82:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402a86:	f04b 0b02 	orr.w	fp, fp, #2
  402a8a:	2302      	movs	r3, #2
  402a8c:	e659      	b.n	402742 <_svfprintf_r+0x1e6>
  402a8e:	f89a 3000 	ldrb.w	r3, [sl]
  402a92:	2900      	cmp	r1, #0
  402a94:	f47f adba 	bne.w	40260c <_svfprintf_r+0xb0>
  402a98:	2201      	movs	r2, #1
  402a9a:	2120      	movs	r1, #32
  402a9c:	e5b6      	b.n	40260c <_svfprintf_r+0xb0>
  402a9e:	f04b 0b01 	orr.w	fp, fp, #1
  402aa2:	f89a 3000 	ldrb.w	r3, [sl]
  402aa6:	e5b1      	b.n	40260c <_svfprintf_r+0xb0>
  402aa8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402aaa:	6823      	ldr	r3, [r4, #0]
  402aac:	930d      	str	r3, [sp, #52]	; 0x34
  402aae:	4618      	mov	r0, r3
  402ab0:	2800      	cmp	r0, #0
  402ab2:	4623      	mov	r3, r4
  402ab4:	f103 0304 	add.w	r3, r3, #4
  402ab8:	f6ff ae0a 	blt.w	4026d0 <_svfprintf_r+0x174>
  402abc:	930f      	str	r3, [sp, #60]	; 0x3c
  402abe:	f89a 3000 	ldrb.w	r3, [sl]
  402ac2:	e5a3      	b.n	40260c <_svfprintf_r+0xb0>
  402ac4:	00409154 	.word	0x00409154
  402ac8:	00409164 	.word	0x00409164
  402acc:	00409134 	.word	0x00409134
  402ad0:	f04b 0b10 	orr.w	fp, fp, #16
  402ad4:	f01b 0f20 	tst.w	fp, #32
  402ad8:	9311      	str	r3, [sp, #68]	; 0x44
  402ada:	f43f ae23 	beq.w	402724 <_svfprintf_r+0x1c8>
  402ade:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ae0:	3507      	adds	r5, #7
  402ae2:	f025 0307 	bic.w	r3, r5, #7
  402ae6:	f103 0208 	add.w	r2, r3, #8
  402aea:	e9d3 4500 	ldrd	r4, r5, [r3]
  402aee:	920f      	str	r2, [sp, #60]	; 0x3c
  402af0:	2301      	movs	r3, #1
  402af2:	e626      	b.n	402742 <_svfprintf_r+0x1e6>
  402af4:	f89a 3000 	ldrb.w	r3, [sl]
  402af8:	2b2a      	cmp	r3, #42	; 0x2a
  402afa:	f10a 0401 	add.w	r4, sl, #1
  402afe:	f000 8727 	beq.w	403950 <_svfprintf_r+0x13f4>
  402b02:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402b06:	2809      	cmp	r0, #9
  402b08:	46a2      	mov	sl, r4
  402b0a:	f200 86ad 	bhi.w	403868 <_svfprintf_r+0x130c>
  402b0e:	2300      	movs	r3, #0
  402b10:	461c      	mov	r4, r3
  402b12:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402b16:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402b1a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402b1e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402b22:	2809      	cmp	r0, #9
  402b24:	d9f5      	bls.n	402b12 <_svfprintf_r+0x5b6>
  402b26:	940a      	str	r4, [sp, #40]	; 0x28
  402b28:	e572      	b.n	402610 <_svfprintf_r+0xb4>
  402b2a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402b2e:	f89a 3000 	ldrb.w	r3, [sl]
  402b32:	e56b      	b.n	40260c <_svfprintf_r+0xb0>
  402b34:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402b38:	f89a 3000 	ldrb.w	r3, [sl]
  402b3c:	e566      	b.n	40260c <_svfprintf_r+0xb0>
  402b3e:	f89a 3000 	ldrb.w	r3, [sl]
  402b42:	2b6c      	cmp	r3, #108	; 0x6c
  402b44:	bf03      	ittte	eq
  402b46:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402b4a:	f04b 0b20 	orreq.w	fp, fp, #32
  402b4e:	f10a 0a01 	addeq.w	sl, sl, #1
  402b52:	f04b 0b10 	orrne.w	fp, fp, #16
  402b56:	e559      	b.n	40260c <_svfprintf_r+0xb0>
  402b58:	2a00      	cmp	r2, #0
  402b5a:	f040 8711 	bne.w	403980 <_svfprintf_r+0x1424>
  402b5e:	f01b 0f20 	tst.w	fp, #32
  402b62:	f040 84f9 	bne.w	403558 <_svfprintf_r+0xffc>
  402b66:	f01b 0f10 	tst.w	fp, #16
  402b6a:	f040 84ac 	bne.w	4034c6 <_svfprintf_r+0xf6a>
  402b6e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402b72:	f000 84a8 	beq.w	4034c6 <_svfprintf_r+0xf6a>
  402b76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b78:	6813      	ldr	r3, [r2, #0]
  402b7a:	3204      	adds	r2, #4
  402b7c:	920f      	str	r2, [sp, #60]	; 0x3c
  402b7e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402b82:	801a      	strh	r2, [r3, #0]
  402b84:	e511      	b.n	4025aa <_svfprintf_r+0x4e>
  402b86:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402b88:	4bb3      	ldr	r3, [pc, #716]	; (402e58 <_svfprintf_r+0x8fc>)
  402b8a:	680c      	ldr	r4, [r1, #0]
  402b8c:	9318      	str	r3, [sp, #96]	; 0x60
  402b8e:	2230      	movs	r2, #48	; 0x30
  402b90:	2378      	movs	r3, #120	; 0x78
  402b92:	3104      	adds	r1, #4
  402b94:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402b98:	9311      	str	r3, [sp, #68]	; 0x44
  402b9a:	f04b 0b02 	orr.w	fp, fp, #2
  402b9e:	910f      	str	r1, [sp, #60]	; 0x3c
  402ba0:	2500      	movs	r5, #0
  402ba2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402ba6:	2302      	movs	r3, #2
  402ba8:	e5cb      	b.n	402742 <_svfprintf_r+0x1e6>
  402baa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402bac:	9311      	str	r3, [sp, #68]	; 0x44
  402bae:	680a      	ldr	r2, [r1, #0]
  402bb0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402bb4:	2300      	movs	r3, #0
  402bb6:	460a      	mov	r2, r1
  402bb8:	461f      	mov	r7, r3
  402bba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402bbe:	3204      	adds	r2, #4
  402bc0:	2301      	movs	r3, #1
  402bc2:	9308      	str	r3, [sp, #32]
  402bc4:	f8cd b01c 	str.w	fp, [sp, #28]
  402bc8:	970a      	str	r7, [sp, #40]	; 0x28
  402bca:	9712      	str	r7, [sp, #72]	; 0x48
  402bcc:	920f      	str	r2, [sp, #60]	; 0x3c
  402bce:	930e      	str	r3, [sp, #56]	; 0x38
  402bd0:	ae28      	add	r6, sp, #160	; 0xa0
  402bd2:	e5df      	b.n	402794 <_svfprintf_r+0x238>
  402bd4:	9311      	str	r3, [sp, #68]	; 0x44
  402bd6:	2a00      	cmp	r2, #0
  402bd8:	f040 86ea 	bne.w	4039b0 <_svfprintf_r+0x1454>
  402bdc:	f01b 0f20 	tst.w	fp, #32
  402be0:	d15d      	bne.n	402c9e <_svfprintf_r+0x742>
  402be2:	f01b 0f10 	tst.w	fp, #16
  402be6:	f040 8308 	bne.w	4031fa <_svfprintf_r+0xc9e>
  402bea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402bee:	f000 8304 	beq.w	4031fa <_svfprintf_r+0xc9e>
  402bf2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402bf4:	f9b1 4000 	ldrsh.w	r4, [r1]
  402bf8:	3104      	adds	r1, #4
  402bfa:	17e5      	asrs	r5, r4, #31
  402bfc:	4622      	mov	r2, r4
  402bfe:	462b      	mov	r3, r5
  402c00:	910f      	str	r1, [sp, #60]	; 0x3c
  402c02:	2a00      	cmp	r2, #0
  402c04:	f173 0300 	sbcs.w	r3, r3, #0
  402c08:	db58      	blt.n	402cbc <_svfprintf_r+0x760>
  402c0a:	990a      	ldr	r1, [sp, #40]	; 0x28
  402c0c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402c10:	1c4a      	adds	r2, r1, #1
  402c12:	f04f 0301 	mov.w	r3, #1
  402c16:	f47f ad9b 	bne.w	402750 <_svfprintf_r+0x1f4>
  402c1a:	ea54 0205 	orrs.w	r2, r4, r5
  402c1e:	f000 81df 	beq.w	402fe0 <_svfprintf_r+0xa84>
  402c22:	f8cd b01c 	str.w	fp, [sp, #28]
  402c26:	2b01      	cmp	r3, #1
  402c28:	f000 827b 	beq.w	403122 <_svfprintf_r+0xbc6>
  402c2c:	2b02      	cmp	r3, #2
  402c2e:	f040 8206 	bne.w	40303e <_svfprintf_r+0xae2>
  402c32:	9818      	ldr	r0, [sp, #96]	; 0x60
  402c34:	464e      	mov	r6, r9
  402c36:	0923      	lsrs	r3, r4, #4
  402c38:	f004 010f 	and.w	r1, r4, #15
  402c3c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402c40:	092a      	lsrs	r2, r5, #4
  402c42:	461c      	mov	r4, r3
  402c44:	4615      	mov	r5, r2
  402c46:	5c43      	ldrb	r3, [r0, r1]
  402c48:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402c4c:	ea54 0305 	orrs.w	r3, r4, r5
  402c50:	d1f1      	bne.n	402c36 <_svfprintf_r+0x6da>
  402c52:	eba9 0306 	sub.w	r3, r9, r6
  402c56:	930e      	str	r3, [sp, #56]	; 0x38
  402c58:	e590      	b.n	40277c <_svfprintf_r+0x220>
  402c5a:	9311      	str	r3, [sp, #68]	; 0x44
  402c5c:	2a00      	cmp	r2, #0
  402c5e:	f040 86a3 	bne.w	4039a8 <_svfprintf_r+0x144c>
  402c62:	4b7e      	ldr	r3, [pc, #504]	; (402e5c <_svfprintf_r+0x900>)
  402c64:	9318      	str	r3, [sp, #96]	; 0x60
  402c66:	f01b 0f20 	tst.w	fp, #32
  402c6a:	f43f aeef 	beq.w	402a4c <_svfprintf_r+0x4f0>
  402c6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c70:	3507      	adds	r5, #7
  402c72:	f025 0307 	bic.w	r3, r5, #7
  402c76:	f103 0208 	add.w	r2, r3, #8
  402c7a:	f01b 0f01 	tst.w	fp, #1
  402c7e:	920f      	str	r2, [sp, #60]	; 0x3c
  402c80:	e9d3 4500 	ldrd	r4, r5, [r3]
  402c84:	f47f aef4 	bne.w	402a70 <_svfprintf_r+0x514>
  402c88:	2302      	movs	r3, #2
  402c8a:	e55a      	b.n	402742 <_svfprintf_r+0x1e6>
  402c8c:	9311      	str	r3, [sp, #68]	; 0x44
  402c8e:	2a00      	cmp	r2, #0
  402c90:	f040 8686 	bne.w	4039a0 <_svfprintf_r+0x1444>
  402c94:	f04b 0b10 	orr.w	fp, fp, #16
  402c98:	f01b 0f20 	tst.w	fp, #32
  402c9c:	d0a1      	beq.n	402be2 <_svfprintf_r+0x686>
  402c9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ca0:	3507      	adds	r5, #7
  402ca2:	f025 0507 	bic.w	r5, r5, #7
  402ca6:	e9d5 2300 	ldrd	r2, r3, [r5]
  402caa:	2a00      	cmp	r2, #0
  402cac:	f105 0108 	add.w	r1, r5, #8
  402cb0:	461d      	mov	r5, r3
  402cb2:	f173 0300 	sbcs.w	r3, r3, #0
  402cb6:	910f      	str	r1, [sp, #60]	; 0x3c
  402cb8:	4614      	mov	r4, r2
  402cba:	daa6      	bge.n	402c0a <_svfprintf_r+0x6ae>
  402cbc:	272d      	movs	r7, #45	; 0x2d
  402cbe:	4264      	negs	r4, r4
  402cc0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402cc4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402cc8:	2301      	movs	r3, #1
  402cca:	e53d      	b.n	402748 <_svfprintf_r+0x1ec>
  402ccc:	9311      	str	r3, [sp, #68]	; 0x44
  402cce:	2a00      	cmp	r2, #0
  402cd0:	f040 8662 	bne.w	403998 <_svfprintf_r+0x143c>
  402cd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402cd6:	3507      	adds	r5, #7
  402cd8:	f025 0307 	bic.w	r3, r5, #7
  402cdc:	f103 0208 	add.w	r2, r3, #8
  402ce0:	920f      	str	r2, [sp, #60]	; 0x3c
  402ce2:	681a      	ldr	r2, [r3, #0]
  402ce4:	9215      	str	r2, [sp, #84]	; 0x54
  402ce6:	685b      	ldr	r3, [r3, #4]
  402ce8:	9314      	str	r3, [sp, #80]	; 0x50
  402cea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402cec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402cee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402cf2:	4628      	mov	r0, r5
  402cf4:	4621      	mov	r1, r4
  402cf6:	f04f 32ff 	mov.w	r2, #4294967295
  402cfa:	4b59      	ldr	r3, [pc, #356]	; (402e60 <_svfprintf_r+0x904>)
  402cfc:	f005 fe74 	bl	4089e8 <__aeabi_dcmpun>
  402d00:	2800      	cmp	r0, #0
  402d02:	f040 834a 	bne.w	40339a <_svfprintf_r+0xe3e>
  402d06:	4628      	mov	r0, r5
  402d08:	4621      	mov	r1, r4
  402d0a:	f04f 32ff 	mov.w	r2, #4294967295
  402d0e:	4b54      	ldr	r3, [pc, #336]	; (402e60 <_svfprintf_r+0x904>)
  402d10:	f005 fe4c 	bl	4089ac <__aeabi_dcmple>
  402d14:	2800      	cmp	r0, #0
  402d16:	f040 8340 	bne.w	40339a <_svfprintf_r+0xe3e>
  402d1a:	a815      	add	r0, sp, #84	; 0x54
  402d1c:	c80d      	ldmia	r0, {r0, r2, r3}
  402d1e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402d20:	f005 fe3a 	bl	408998 <__aeabi_dcmplt>
  402d24:	2800      	cmp	r0, #0
  402d26:	f040 8530 	bne.w	40378a <_svfprintf_r+0x122e>
  402d2a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d2e:	4e4d      	ldr	r6, [pc, #308]	; (402e64 <_svfprintf_r+0x908>)
  402d30:	4b4d      	ldr	r3, [pc, #308]	; (402e68 <_svfprintf_r+0x90c>)
  402d32:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402d36:	9007      	str	r0, [sp, #28]
  402d38:	9811      	ldr	r0, [sp, #68]	; 0x44
  402d3a:	2203      	movs	r2, #3
  402d3c:	2100      	movs	r1, #0
  402d3e:	9208      	str	r2, [sp, #32]
  402d40:	910a      	str	r1, [sp, #40]	; 0x28
  402d42:	2847      	cmp	r0, #71	; 0x47
  402d44:	bfd8      	it	le
  402d46:	461e      	movle	r6, r3
  402d48:	920e      	str	r2, [sp, #56]	; 0x38
  402d4a:	9112      	str	r1, [sp, #72]	; 0x48
  402d4c:	e51e      	b.n	40278c <_svfprintf_r+0x230>
  402d4e:	f04b 0b08 	orr.w	fp, fp, #8
  402d52:	f89a 3000 	ldrb.w	r3, [sl]
  402d56:	e459      	b.n	40260c <_svfprintf_r+0xb0>
  402d58:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402d5c:	2300      	movs	r3, #0
  402d5e:	461c      	mov	r4, r3
  402d60:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402d64:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402d68:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402d6c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402d70:	2809      	cmp	r0, #9
  402d72:	d9f5      	bls.n	402d60 <_svfprintf_r+0x804>
  402d74:	940d      	str	r4, [sp, #52]	; 0x34
  402d76:	e44b      	b.n	402610 <_svfprintf_r+0xb4>
  402d78:	f04b 0b10 	orr.w	fp, fp, #16
  402d7c:	9311      	str	r3, [sp, #68]	; 0x44
  402d7e:	f01b 0320 	ands.w	r3, fp, #32
  402d82:	f43f ae1d 	beq.w	4029c0 <_svfprintf_r+0x464>
  402d86:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402d88:	3507      	adds	r5, #7
  402d8a:	f025 0307 	bic.w	r3, r5, #7
  402d8e:	f103 0208 	add.w	r2, r3, #8
  402d92:	e9d3 4500 	ldrd	r4, r5, [r3]
  402d96:	920f      	str	r2, [sp, #60]	; 0x3c
  402d98:	2300      	movs	r3, #0
  402d9a:	e4d2      	b.n	402742 <_svfprintf_r+0x1e6>
  402d9c:	9311      	str	r3, [sp, #68]	; 0x44
  402d9e:	2a00      	cmp	r2, #0
  402da0:	f040 85e7 	bne.w	403972 <_svfprintf_r+0x1416>
  402da4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402da6:	2a00      	cmp	r2, #0
  402da8:	f43f aca3 	beq.w	4026f2 <_svfprintf_r+0x196>
  402dac:	2300      	movs	r3, #0
  402dae:	2101      	movs	r1, #1
  402db0:	461f      	mov	r7, r3
  402db2:	9108      	str	r1, [sp, #32]
  402db4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402db8:	f8cd b01c 	str.w	fp, [sp, #28]
  402dbc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402dc0:	930a      	str	r3, [sp, #40]	; 0x28
  402dc2:	9312      	str	r3, [sp, #72]	; 0x48
  402dc4:	910e      	str	r1, [sp, #56]	; 0x38
  402dc6:	ae28      	add	r6, sp, #160	; 0xa0
  402dc8:	e4e4      	b.n	402794 <_svfprintf_r+0x238>
  402dca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402dcc:	e534      	b.n	402838 <_svfprintf_r+0x2dc>
  402dce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402dd0:	2b65      	cmp	r3, #101	; 0x65
  402dd2:	f340 80a7 	ble.w	402f24 <_svfprintf_r+0x9c8>
  402dd6:	a815      	add	r0, sp, #84	; 0x54
  402dd8:	c80d      	ldmia	r0, {r0, r2, r3}
  402dda:	9914      	ldr	r1, [sp, #80]	; 0x50
  402ddc:	f005 fdd2 	bl	408984 <__aeabi_dcmpeq>
  402de0:	2800      	cmp	r0, #0
  402de2:	f000 8150 	beq.w	403086 <_svfprintf_r+0xb2a>
  402de6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402de8:	4a20      	ldr	r2, [pc, #128]	; (402e6c <_svfprintf_r+0x910>)
  402dea:	f8c8 2000 	str.w	r2, [r8]
  402dee:	3301      	adds	r3, #1
  402df0:	3401      	adds	r4, #1
  402df2:	2201      	movs	r2, #1
  402df4:	2b07      	cmp	r3, #7
  402df6:	9427      	str	r4, [sp, #156]	; 0x9c
  402df8:	9326      	str	r3, [sp, #152]	; 0x98
  402dfa:	f8c8 2004 	str.w	r2, [r8, #4]
  402dfe:	f300 836a 	bgt.w	4034d6 <_svfprintf_r+0xf7a>
  402e02:	f108 0808 	add.w	r8, r8, #8
  402e06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402e08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402e0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e0c:	4293      	cmp	r3, r2
  402e0e:	db03      	blt.n	402e18 <_svfprintf_r+0x8bc>
  402e10:	9b07      	ldr	r3, [sp, #28]
  402e12:	07dd      	lsls	r5, r3, #31
  402e14:	f57f ad82 	bpl.w	40291c <_svfprintf_r+0x3c0>
  402e18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e1a:	9919      	ldr	r1, [sp, #100]	; 0x64
  402e1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402e1e:	f8c8 2000 	str.w	r2, [r8]
  402e22:	3301      	adds	r3, #1
  402e24:	440c      	add	r4, r1
  402e26:	2b07      	cmp	r3, #7
  402e28:	f8c8 1004 	str.w	r1, [r8, #4]
  402e2c:	9427      	str	r4, [sp, #156]	; 0x9c
  402e2e:	9326      	str	r3, [sp, #152]	; 0x98
  402e30:	f300 839e 	bgt.w	403570 <_svfprintf_r+0x1014>
  402e34:	f108 0808 	add.w	r8, r8, #8
  402e38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e3a:	1e5e      	subs	r6, r3, #1
  402e3c:	2e00      	cmp	r6, #0
  402e3e:	f77f ad6d 	ble.w	40291c <_svfprintf_r+0x3c0>
  402e42:	2e10      	cmp	r6, #16
  402e44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e46:	4d0a      	ldr	r5, [pc, #40]	; (402e70 <_svfprintf_r+0x914>)
  402e48:	f340 81f5 	ble.w	403236 <_svfprintf_r+0xcda>
  402e4c:	4622      	mov	r2, r4
  402e4e:	2710      	movs	r7, #16
  402e50:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402e54:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402e56:	e013      	b.n	402e80 <_svfprintf_r+0x924>
  402e58:	00409134 	.word	0x00409134
  402e5c:	00409120 	.word	0x00409120
  402e60:	7fefffff 	.word	0x7fefffff
  402e64:	00409114 	.word	0x00409114
  402e68:	00409110 	.word	0x00409110
  402e6c:	00409150 	.word	0x00409150
  402e70:	00409164 	.word	0x00409164
  402e74:	f108 0808 	add.w	r8, r8, #8
  402e78:	3e10      	subs	r6, #16
  402e7a:	2e10      	cmp	r6, #16
  402e7c:	f340 81da 	ble.w	403234 <_svfprintf_r+0xcd8>
  402e80:	3301      	adds	r3, #1
  402e82:	3210      	adds	r2, #16
  402e84:	2b07      	cmp	r3, #7
  402e86:	9227      	str	r2, [sp, #156]	; 0x9c
  402e88:	9326      	str	r3, [sp, #152]	; 0x98
  402e8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e8e:	ddf1      	ble.n	402e74 <_svfprintf_r+0x918>
  402e90:	aa25      	add	r2, sp, #148	; 0x94
  402e92:	4621      	mov	r1, r4
  402e94:	4658      	mov	r0, fp
  402e96:	f004 ff41 	bl	407d1c <__ssprint_r>
  402e9a:	2800      	cmp	r0, #0
  402e9c:	f47f ac30 	bne.w	402700 <_svfprintf_r+0x1a4>
  402ea0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402ea2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ea4:	46c8      	mov	r8, r9
  402ea6:	e7e7      	b.n	402e78 <_svfprintf_r+0x91c>
  402ea8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402eaa:	9a08      	ldr	r2, [sp, #32]
  402eac:	1a9f      	subs	r7, r3, r2
  402eae:	2f00      	cmp	r7, #0
  402eb0:	f77f ace5 	ble.w	40287e <_svfprintf_r+0x322>
  402eb4:	2f10      	cmp	r7, #16
  402eb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402eb8:	4db6      	ldr	r5, [pc, #728]	; (403194 <_svfprintf_r+0xc38>)
  402eba:	dd27      	ble.n	402f0c <_svfprintf_r+0x9b0>
  402ebc:	4642      	mov	r2, r8
  402ebe:	4621      	mov	r1, r4
  402ec0:	46b0      	mov	r8, r6
  402ec2:	f04f 0b10 	mov.w	fp, #16
  402ec6:	462e      	mov	r6, r5
  402ec8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402eca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402ecc:	e004      	b.n	402ed8 <_svfprintf_r+0x97c>
  402ece:	3f10      	subs	r7, #16
  402ed0:	2f10      	cmp	r7, #16
  402ed2:	f102 0208 	add.w	r2, r2, #8
  402ed6:	dd15      	ble.n	402f04 <_svfprintf_r+0x9a8>
  402ed8:	3301      	adds	r3, #1
  402eda:	3110      	adds	r1, #16
  402edc:	2b07      	cmp	r3, #7
  402ede:	9127      	str	r1, [sp, #156]	; 0x9c
  402ee0:	9326      	str	r3, [sp, #152]	; 0x98
  402ee2:	e882 0840 	stmia.w	r2, {r6, fp}
  402ee6:	ddf2      	ble.n	402ece <_svfprintf_r+0x972>
  402ee8:	aa25      	add	r2, sp, #148	; 0x94
  402eea:	4629      	mov	r1, r5
  402eec:	4620      	mov	r0, r4
  402eee:	f004 ff15 	bl	407d1c <__ssprint_r>
  402ef2:	2800      	cmp	r0, #0
  402ef4:	f47f ac04 	bne.w	402700 <_svfprintf_r+0x1a4>
  402ef8:	3f10      	subs	r7, #16
  402efa:	2f10      	cmp	r7, #16
  402efc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402efe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f00:	464a      	mov	r2, r9
  402f02:	dce9      	bgt.n	402ed8 <_svfprintf_r+0x97c>
  402f04:	4635      	mov	r5, r6
  402f06:	460c      	mov	r4, r1
  402f08:	4646      	mov	r6, r8
  402f0a:	4690      	mov	r8, r2
  402f0c:	3301      	adds	r3, #1
  402f0e:	443c      	add	r4, r7
  402f10:	2b07      	cmp	r3, #7
  402f12:	9427      	str	r4, [sp, #156]	; 0x9c
  402f14:	9326      	str	r3, [sp, #152]	; 0x98
  402f16:	e888 00a0 	stmia.w	r8, {r5, r7}
  402f1a:	f300 8232 	bgt.w	403382 <_svfprintf_r+0xe26>
  402f1e:	f108 0808 	add.w	r8, r8, #8
  402f22:	e4ac      	b.n	40287e <_svfprintf_r+0x322>
  402f24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f26:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402f28:	2b01      	cmp	r3, #1
  402f2a:	f340 81fe 	ble.w	40332a <_svfprintf_r+0xdce>
  402f2e:	3701      	adds	r7, #1
  402f30:	3401      	adds	r4, #1
  402f32:	2301      	movs	r3, #1
  402f34:	2f07      	cmp	r7, #7
  402f36:	9427      	str	r4, [sp, #156]	; 0x9c
  402f38:	9726      	str	r7, [sp, #152]	; 0x98
  402f3a:	f8c8 6000 	str.w	r6, [r8]
  402f3e:	f8c8 3004 	str.w	r3, [r8, #4]
  402f42:	f300 8203 	bgt.w	40334c <_svfprintf_r+0xdf0>
  402f46:	f108 0808 	add.w	r8, r8, #8
  402f4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402f4c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402f4e:	f8c8 3000 	str.w	r3, [r8]
  402f52:	3701      	adds	r7, #1
  402f54:	4414      	add	r4, r2
  402f56:	2f07      	cmp	r7, #7
  402f58:	9427      	str	r4, [sp, #156]	; 0x9c
  402f5a:	9726      	str	r7, [sp, #152]	; 0x98
  402f5c:	f8c8 2004 	str.w	r2, [r8, #4]
  402f60:	f300 8200 	bgt.w	403364 <_svfprintf_r+0xe08>
  402f64:	f108 0808 	add.w	r8, r8, #8
  402f68:	a815      	add	r0, sp, #84	; 0x54
  402f6a:	c80d      	ldmia	r0, {r0, r2, r3}
  402f6c:	9914      	ldr	r1, [sp, #80]	; 0x50
  402f6e:	f005 fd09 	bl	408984 <__aeabi_dcmpeq>
  402f72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f74:	2800      	cmp	r0, #0
  402f76:	f040 8101 	bne.w	40317c <_svfprintf_r+0xc20>
  402f7a:	3b01      	subs	r3, #1
  402f7c:	3701      	adds	r7, #1
  402f7e:	3601      	adds	r6, #1
  402f80:	441c      	add	r4, r3
  402f82:	2f07      	cmp	r7, #7
  402f84:	9726      	str	r7, [sp, #152]	; 0x98
  402f86:	9427      	str	r4, [sp, #156]	; 0x9c
  402f88:	f8c8 6000 	str.w	r6, [r8]
  402f8c:	f8c8 3004 	str.w	r3, [r8, #4]
  402f90:	f300 8127 	bgt.w	4031e2 <_svfprintf_r+0xc86>
  402f94:	f108 0808 	add.w	r8, r8, #8
  402f98:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402f9a:	f8c8 2004 	str.w	r2, [r8, #4]
  402f9e:	3701      	adds	r7, #1
  402fa0:	4414      	add	r4, r2
  402fa2:	ab21      	add	r3, sp, #132	; 0x84
  402fa4:	2f07      	cmp	r7, #7
  402fa6:	9427      	str	r4, [sp, #156]	; 0x9c
  402fa8:	9726      	str	r7, [sp, #152]	; 0x98
  402faa:	f8c8 3000 	str.w	r3, [r8]
  402fae:	f77f acb3 	ble.w	402918 <_svfprintf_r+0x3bc>
  402fb2:	aa25      	add	r2, sp, #148	; 0x94
  402fb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fb8:	f004 feb0 	bl	407d1c <__ssprint_r>
  402fbc:	2800      	cmp	r0, #0
  402fbe:	f47f ab9f 	bne.w	402700 <_svfprintf_r+0x1a4>
  402fc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fc4:	46c8      	mov	r8, r9
  402fc6:	e4a9      	b.n	40291c <_svfprintf_r+0x3c0>
  402fc8:	aa25      	add	r2, sp, #148	; 0x94
  402fca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fcc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fce:	f004 fea5 	bl	407d1c <__ssprint_r>
  402fd2:	2800      	cmp	r0, #0
  402fd4:	f43f aceb 	beq.w	4029ae <_svfprintf_r+0x452>
  402fd8:	f7ff bb92 	b.w	402700 <_svfprintf_r+0x1a4>
  402fdc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402fe0:	2b01      	cmp	r3, #1
  402fe2:	f000 8134 	beq.w	40324e <_svfprintf_r+0xcf2>
  402fe6:	2b02      	cmp	r3, #2
  402fe8:	d125      	bne.n	403036 <_svfprintf_r+0xada>
  402fea:	f8cd b01c 	str.w	fp, [sp, #28]
  402fee:	2400      	movs	r4, #0
  402ff0:	2500      	movs	r5, #0
  402ff2:	e61e      	b.n	402c32 <_svfprintf_r+0x6d6>
  402ff4:	aa25      	add	r2, sp, #148	; 0x94
  402ff6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ff8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ffa:	f004 fe8f 	bl	407d1c <__ssprint_r>
  402ffe:	2800      	cmp	r0, #0
  403000:	f47f ab7e 	bne.w	402700 <_svfprintf_r+0x1a4>
  403004:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403006:	46c8      	mov	r8, r9
  403008:	e475      	b.n	4028f6 <_svfprintf_r+0x39a>
  40300a:	aa25      	add	r2, sp, #148	; 0x94
  40300c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40300e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403010:	f004 fe84 	bl	407d1c <__ssprint_r>
  403014:	2800      	cmp	r0, #0
  403016:	f47f ab73 	bne.w	402700 <_svfprintf_r+0x1a4>
  40301a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40301c:	46c8      	mov	r8, r9
  40301e:	e41b      	b.n	402858 <_svfprintf_r+0x2fc>
  403020:	aa25      	add	r2, sp, #148	; 0x94
  403022:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403024:	980c      	ldr	r0, [sp, #48]	; 0x30
  403026:	f004 fe79 	bl	407d1c <__ssprint_r>
  40302a:	2800      	cmp	r0, #0
  40302c:	f47f ab68 	bne.w	402700 <_svfprintf_r+0x1a4>
  403030:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403032:	46c8      	mov	r8, r9
  403034:	e420      	b.n	402878 <_svfprintf_r+0x31c>
  403036:	f8cd b01c 	str.w	fp, [sp, #28]
  40303a:	2400      	movs	r4, #0
  40303c:	2500      	movs	r5, #0
  40303e:	4649      	mov	r1, r9
  403040:	e000      	b.n	403044 <_svfprintf_r+0xae8>
  403042:	4631      	mov	r1, r6
  403044:	08e2      	lsrs	r2, r4, #3
  403046:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40304a:	08e8      	lsrs	r0, r5, #3
  40304c:	f004 0307 	and.w	r3, r4, #7
  403050:	4605      	mov	r5, r0
  403052:	4614      	mov	r4, r2
  403054:	3330      	adds	r3, #48	; 0x30
  403056:	ea54 0205 	orrs.w	r2, r4, r5
  40305a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40305e:	f101 36ff 	add.w	r6, r1, #4294967295
  403062:	d1ee      	bne.n	403042 <_svfprintf_r+0xae6>
  403064:	9a07      	ldr	r2, [sp, #28]
  403066:	07d2      	lsls	r2, r2, #31
  403068:	f57f adf3 	bpl.w	402c52 <_svfprintf_r+0x6f6>
  40306c:	2b30      	cmp	r3, #48	; 0x30
  40306e:	f43f adf0 	beq.w	402c52 <_svfprintf_r+0x6f6>
  403072:	3902      	subs	r1, #2
  403074:	2330      	movs	r3, #48	; 0x30
  403076:	f806 3c01 	strb.w	r3, [r6, #-1]
  40307a:	eba9 0301 	sub.w	r3, r9, r1
  40307e:	930e      	str	r3, [sp, #56]	; 0x38
  403080:	460e      	mov	r6, r1
  403082:	f7ff bb7b 	b.w	40277c <_svfprintf_r+0x220>
  403086:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403088:	2900      	cmp	r1, #0
  40308a:	f340 822e 	ble.w	4034ea <_svfprintf_r+0xf8e>
  40308e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403090:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403092:	4293      	cmp	r3, r2
  403094:	bfa8      	it	ge
  403096:	4613      	movge	r3, r2
  403098:	2b00      	cmp	r3, #0
  40309a:	461f      	mov	r7, r3
  40309c:	dd0d      	ble.n	4030ba <_svfprintf_r+0xb5e>
  40309e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030a0:	f8c8 6000 	str.w	r6, [r8]
  4030a4:	3301      	adds	r3, #1
  4030a6:	443c      	add	r4, r7
  4030a8:	2b07      	cmp	r3, #7
  4030aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4030ac:	f8c8 7004 	str.w	r7, [r8, #4]
  4030b0:	9326      	str	r3, [sp, #152]	; 0x98
  4030b2:	f300 831f 	bgt.w	4036f4 <_svfprintf_r+0x1198>
  4030b6:	f108 0808 	add.w	r8, r8, #8
  4030ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4030bc:	2f00      	cmp	r7, #0
  4030be:	bfa8      	it	ge
  4030c0:	1bdb      	subge	r3, r3, r7
  4030c2:	2b00      	cmp	r3, #0
  4030c4:	461f      	mov	r7, r3
  4030c6:	f340 80d6 	ble.w	403276 <_svfprintf_r+0xd1a>
  4030ca:	2f10      	cmp	r7, #16
  4030cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030ce:	4d31      	ldr	r5, [pc, #196]	; (403194 <_svfprintf_r+0xc38>)
  4030d0:	f340 81ed 	ble.w	4034ae <_svfprintf_r+0xf52>
  4030d4:	4642      	mov	r2, r8
  4030d6:	4621      	mov	r1, r4
  4030d8:	46b0      	mov	r8, r6
  4030da:	f04f 0b10 	mov.w	fp, #16
  4030de:	462e      	mov	r6, r5
  4030e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4030e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4030e4:	e004      	b.n	4030f0 <_svfprintf_r+0xb94>
  4030e6:	3208      	adds	r2, #8
  4030e8:	3f10      	subs	r7, #16
  4030ea:	2f10      	cmp	r7, #16
  4030ec:	f340 81db 	ble.w	4034a6 <_svfprintf_r+0xf4a>
  4030f0:	3301      	adds	r3, #1
  4030f2:	3110      	adds	r1, #16
  4030f4:	2b07      	cmp	r3, #7
  4030f6:	9127      	str	r1, [sp, #156]	; 0x9c
  4030f8:	9326      	str	r3, [sp, #152]	; 0x98
  4030fa:	e882 0840 	stmia.w	r2, {r6, fp}
  4030fe:	ddf2      	ble.n	4030e6 <_svfprintf_r+0xb8a>
  403100:	aa25      	add	r2, sp, #148	; 0x94
  403102:	4629      	mov	r1, r5
  403104:	4620      	mov	r0, r4
  403106:	f004 fe09 	bl	407d1c <__ssprint_r>
  40310a:	2800      	cmp	r0, #0
  40310c:	f47f aaf8 	bne.w	402700 <_svfprintf_r+0x1a4>
  403110:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403112:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403114:	464a      	mov	r2, r9
  403116:	e7e7      	b.n	4030e8 <_svfprintf_r+0xb8c>
  403118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40311a:	930e      	str	r3, [sp, #56]	; 0x38
  40311c:	464e      	mov	r6, r9
  40311e:	f7ff bb2d 	b.w	40277c <_svfprintf_r+0x220>
  403122:	2d00      	cmp	r5, #0
  403124:	bf08      	it	eq
  403126:	2c0a      	cmpeq	r4, #10
  403128:	f0c0 808f 	bcc.w	40324a <_svfprintf_r+0xcee>
  40312c:	464e      	mov	r6, r9
  40312e:	4620      	mov	r0, r4
  403130:	4629      	mov	r1, r5
  403132:	220a      	movs	r2, #10
  403134:	2300      	movs	r3, #0
  403136:	f005 fc95 	bl	408a64 <__aeabi_uldivmod>
  40313a:	3230      	adds	r2, #48	; 0x30
  40313c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403140:	4620      	mov	r0, r4
  403142:	4629      	mov	r1, r5
  403144:	2300      	movs	r3, #0
  403146:	220a      	movs	r2, #10
  403148:	f005 fc8c 	bl	408a64 <__aeabi_uldivmod>
  40314c:	4604      	mov	r4, r0
  40314e:	460d      	mov	r5, r1
  403150:	ea54 0305 	orrs.w	r3, r4, r5
  403154:	d1eb      	bne.n	40312e <_svfprintf_r+0xbd2>
  403156:	eba9 0306 	sub.w	r3, r9, r6
  40315a:	930e      	str	r3, [sp, #56]	; 0x38
  40315c:	f7ff bb0e 	b.w	40277c <_svfprintf_r+0x220>
  403160:	aa25      	add	r2, sp, #148	; 0x94
  403162:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403164:	980c      	ldr	r0, [sp, #48]	; 0x30
  403166:	f004 fdd9 	bl	407d1c <__ssprint_r>
  40316a:	2800      	cmp	r0, #0
  40316c:	f47f aac8 	bne.w	402700 <_svfprintf_r+0x1a4>
  403170:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403174:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403176:	46c8      	mov	r8, r9
  403178:	f7ff bb5e 	b.w	402838 <_svfprintf_r+0x2dc>
  40317c:	1e5e      	subs	r6, r3, #1
  40317e:	2e00      	cmp	r6, #0
  403180:	f77f af0a 	ble.w	402f98 <_svfprintf_r+0xa3c>
  403184:	2e10      	cmp	r6, #16
  403186:	4d03      	ldr	r5, [pc, #12]	; (403194 <_svfprintf_r+0xc38>)
  403188:	dd22      	ble.n	4031d0 <_svfprintf_r+0xc74>
  40318a:	4622      	mov	r2, r4
  40318c:	f04f 0b10 	mov.w	fp, #16
  403190:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403192:	e006      	b.n	4031a2 <_svfprintf_r+0xc46>
  403194:	00409164 	.word	0x00409164
  403198:	3e10      	subs	r6, #16
  40319a:	2e10      	cmp	r6, #16
  40319c:	f108 0808 	add.w	r8, r8, #8
  4031a0:	dd15      	ble.n	4031ce <_svfprintf_r+0xc72>
  4031a2:	3701      	adds	r7, #1
  4031a4:	3210      	adds	r2, #16
  4031a6:	2f07      	cmp	r7, #7
  4031a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4031aa:	9726      	str	r7, [sp, #152]	; 0x98
  4031ac:	e888 0820 	stmia.w	r8, {r5, fp}
  4031b0:	ddf2      	ble.n	403198 <_svfprintf_r+0xc3c>
  4031b2:	aa25      	add	r2, sp, #148	; 0x94
  4031b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031b6:	4620      	mov	r0, r4
  4031b8:	f004 fdb0 	bl	407d1c <__ssprint_r>
  4031bc:	2800      	cmp	r0, #0
  4031be:	f47f aa9f 	bne.w	402700 <_svfprintf_r+0x1a4>
  4031c2:	3e10      	subs	r6, #16
  4031c4:	2e10      	cmp	r6, #16
  4031c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4031c8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031ca:	46c8      	mov	r8, r9
  4031cc:	dce9      	bgt.n	4031a2 <_svfprintf_r+0xc46>
  4031ce:	4614      	mov	r4, r2
  4031d0:	3701      	adds	r7, #1
  4031d2:	4434      	add	r4, r6
  4031d4:	2f07      	cmp	r7, #7
  4031d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4031d8:	9726      	str	r7, [sp, #152]	; 0x98
  4031da:	e888 0060 	stmia.w	r8, {r5, r6}
  4031de:	f77f aed9 	ble.w	402f94 <_svfprintf_r+0xa38>
  4031e2:	aa25      	add	r2, sp, #148	; 0x94
  4031e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031e8:	f004 fd98 	bl	407d1c <__ssprint_r>
  4031ec:	2800      	cmp	r0, #0
  4031ee:	f47f aa87 	bne.w	402700 <_svfprintf_r+0x1a4>
  4031f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031f6:	46c8      	mov	r8, r9
  4031f8:	e6ce      	b.n	402f98 <_svfprintf_r+0xa3c>
  4031fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031fc:	6814      	ldr	r4, [r2, #0]
  4031fe:	4613      	mov	r3, r2
  403200:	3304      	adds	r3, #4
  403202:	17e5      	asrs	r5, r4, #31
  403204:	930f      	str	r3, [sp, #60]	; 0x3c
  403206:	4622      	mov	r2, r4
  403208:	462b      	mov	r3, r5
  40320a:	e4fa      	b.n	402c02 <_svfprintf_r+0x6a6>
  40320c:	3204      	adds	r2, #4
  40320e:	681c      	ldr	r4, [r3, #0]
  403210:	920f      	str	r2, [sp, #60]	; 0x3c
  403212:	2301      	movs	r3, #1
  403214:	2500      	movs	r5, #0
  403216:	f7ff ba94 	b.w	402742 <_svfprintf_r+0x1e6>
  40321a:	681c      	ldr	r4, [r3, #0]
  40321c:	3304      	adds	r3, #4
  40321e:	930f      	str	r3, [sp, #60]	; 0x3c
  403220:	2500      	movs	r5, #0
  403222:	e421      	b.n	402a68 <_svfprintf_r+0x50c>
  403224:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403226:	460a      	mov	r2, r1
  403228:	3204      	adds	r2, #4
  40322a:	680c      	ldr	r4, [r1, #0]
  40322c:	920f      	str	r2, [sp, #60]	; 0x3c
  40322e:	2500      	movs	r5, #0
  403230:	f7ff ba87 	b.w	402742 <_svfprintf_r+0x1e6>
  403234:	4614      	mov	r4, r2
  403236:	3301      	adds	r3, #1
  403238:	4434      	add	r4, r6
  40323a:	2b07      	cmp	r3, #7
  40323c:	9427      	str	r4, [sp, #156]	; 0x9c
  40323e:	9326      	str	r3, [sp, #152]	; 0x98
  403240:	e888 0060 	stmia.w	r8, {r5, r6}
  403244:	f77f ab68 	ble.w	402918 <_svfprintf_r+0x3bc>
  403248:	e6b3      	b.n	402fb2 <_svfprintf_r+0xa56>
  40324a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40324e:	f8cd b01c 	str.w	fp, [sp, #28]
  403252:	ae42      	add	r6, sp, #264	; 0x108
  403254:	3430      	adds	r4, #48	; 0x30
  403256:	2301      	movs	r3, #1
  403258:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40325c:	930e      	str	r3, [sp, #56]	; 0x38
  40325e:	f7ff ba8d 	b.w	40277c <_svfprintf_r+0x220>
  403262:	aa25      	add	r2, sp, #148	; 0x94
  403264:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403266:	980c      	ldr	r0, [sp, #48]	; 0x30
  403268:	f004 fd58 	bl	407d1c <__ssprint_r>
  40326c:	2800      	cmp	r0, #0
  40326e:	f47f aa47 	bne.w	402700 <_svfprintf_r+0x1a4>
  403272:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403274:	46c8      	mov	r8, r9
  403276:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403278:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40327a:	429a      	cmp	r2, r3
  40327c:	db44      	blt.n	403308 <_svfprintf_r+0xdac>
  40327e:	9b07      	ldr	r3, [sp, #28]
  403280:	07d9      	lsls	r1, r3, #31
  403282:	d441      	bmi.n	403308 <_svfprintf_r+0xdac>
  403284:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403286:	9812      	ldr	r0, [sp, #72]	; 0x48
  403288:	1a9a      	subs	r2, r3, r2
  40328a:	1a1d      	subs	r5, r3, r0
  40328c:	4295      	cmp	r5, r2
  40328e:	bfa8      	it	ge
  403290:	4615      	movge	r5, r2
  403292:	2d00      	cmp	r5, #0
  403294:	dd0e      	ble.n	4032b4 <_svfprintf_r+0xd58>
  403296:	9926      	ldr	r1, [sp, #152]	; 0x98
  403298:	f8c8 5004 	str.w	r5, [r8, #4]
  40329c:	3101      	adds	r1, #1
  40329e:	4406      	add	r6, r0
  4032a0:	442c      	add	r4, r5
  4032a2:	2907      	cmp	r1, #7
  4032a4:	f8c8 6000 	str.w	r6, [r8]
  4032a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4032aa:	9126      	str	r1, [sp, #152]	; 0x98
  4032ac:	f300 823b 	bgt.w	403726 <_svfprintf_r+0x11ca>
  4032b0:	f108 0808 	add.w	r8, r8, #8
  4032b4:	2d00      	cmp	r5, #0
  4032b6:	bfac      	ite	ge
  4032b8:	1b56      	subge	r6, r2, r5
  4032ba:	4616      	movlt	r6, r2
  4032bc:	2e00      	cmp	r6, #0
  4032be:	f77f ab2d 	ble.w	40291c <_svfprintf_r+0x3c0>
  4032c2:	2e10      	cmp	r6, #16
  4032c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4032c6:	4db0      	ldr	r5, [pc, #704]	; (403588 <_svfprintf_r+0x102c>)
  4032c8:	ddb5      	ble.n	403236 <_svfprintf_r+0xcda>
  4032ca:	4622      	mov	r2, r4
  4032cc:	2710      	movs	r7, #16
  4032ce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4032d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4032d4:	e004      	b.n	4032e0 <_svfprintf_r+0xd84>
  4032d6:	f108 0808 	add.w	r8, r8, #8
  4032da:	3e10      	subs	r6, #16
  4032dc:	2e10      	cmp	r6, #16
  4032de:	dda9      	ble.n	403234 <_svfprintf_r+0xcd8>
  4032e0:	3301      	adds	r3, #1
  4032e2:	3210      	adds	r2, #16
  4032e4:	2b07      	cmp	r3, #7
  4032e6:	9227      	str	r2, [sp, #156]	; 0x9c
  4032e8:	9326      	str	r3, [sp, #152]	; 0x98
  4032ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4032ee:	ddf2      	ble.n	4032d6 <_svfprintf_r+0xd7a>
  4032f0:	aa25      	add	r2, sp, #148	; 0x94
  4032f2:	4621      	mov	r1, r4
  4032f4:	4658      	mov	r0, fp
  4032f6:	f004 fd11 	bl	407d1c <__ssprint_r>
  4032fa:	2800      	cmp	r0, #0
  4032fc:	f47f aa00 	bne.w	402700 <_svfprintf_r+0x1a4>
  403300:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403302:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403304:	46c8      	mov	r8, r9
  403306:	e7e8      	b.n	4032da <_svfprintf_r+0xd7e>
  403308:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40330a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40330c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40330e:	f8c8 1000 	str.w	r1, [r8]
  403312:	3301      	adds	r3, #1
  403314:	4404      	add	r4, r0
  403316:	2b07      	cmp	r3, #7
  403318:	9427      	str	r4, [sp, #156]	; 0x9c
  40331a:	f8c8 0004 	str.w	r0, [r8, #4]
  40331e:	9326      	str	r3, [sp, #152]	; 0x98
  403320:	f300 81f5 	bgt.w	40370e <_svfprintf_r+0x11b2>
  403324:	f108 0808 	add.w	r8, r8, #8
  403328:	e7ac      	b.n	403284 <_svfprintf_r+0xd28>
  40332a:	9b07      	ldr	r3, [sp, #28]
  40332c:	07da      	lsls	r2, r3, #31
  40332e:	f53f adfe 	bmi.w	402f2e <_svfprintf_r+0x9d2>
  403332:	3701      	adds	r7, #1
  403334:	3401      	adds	r4, #1
  403336:	2301      	movs	r3, #1
  403338:	2f07      	cmp	r7, #7
  40333a:	9427      	str	r4, [sp, #156]	; 0x9c
  40333c:	9726      	str	r7, [sp, #152]	; 0x98
  40333e:	f8c8 6000 	str.w	r6, [r8]
  403342:	f8c8 3004 	str.w	r3, [r8, #4]
  403346:	f77f ae25 	ble.w	402f94 <_svfprintf_r+0xa38>
  40334a:	e74a      	b.n	4031e2 <_svfprintf_r+0xc86>
  40334c:	aa25      	add	r2, sp, #148	; 0x94
  40334e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403350:	980c      	ldr	r0, [sp, #48]	; 0x30
  403352:	f004 fce3 	bl	407d1c <__ssprint_r>
  403356:	2800      	cmp	r0, #0
  403358:	f47f a9d2 	bne.w	402700 <_svfprintf_r+0x1a4>
  40335c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40335e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403360:	46c8      	mov	r8, r9
  403362:	e5f2      	b.n	402f4a <_svfprintf_r+0x9ee>
  403364:	aa25      	add	r2, sp, #148	; 0x94
  403366:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403368:	980c      	ldr	r0, [sp, #48]	; 0x30
  40336a:	f004 fcd7 	bl	407d1c <__ssprint_r>
  40336e:	2800      	cmp	r0, #0
  403370:	f47f a9c6 	bne.w	402700 <_svfprintf_r+0x1a4>
  403374:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403376:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403378:	46c8      	mov	r8, r9
  40337a:	e5f5      	b.n	402f68 <_svfprintf_r+0xa0c>
  40337c:	464e      	mov	r6, r9
  40337e:	f7ff b9fd 	b.w	40277c <_svfprintf_r+0x220>
  403382:	aa25      	add	r2, sp, #148	; 0x94
  403384:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403386:	980c      	ldr	r0, [sp, #48]	; 0x30
  403388:	f004 fcc8 	bl	407d1c <__ssprint_r>
  40338c:	2800      	cmp	r0, #0
  40338e:	f47f a9b7 	bne.w	402700 <_svfprintf_r+0x1a4>
  403392:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403394:	46c8      	mov	r8, r9
  403396:	f7ff ba72 	b.w	40287e <_svfprintf_r+0x322>
  40339a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40339c:	4622      	mov	r2, r4
  40339e:	4620      	mov	r0, r4
  4033a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4033a2:	4623      	mov	r3, r4
  4033a4:	4621      	mov	r1, r4
  4033a6:	f005 fb1f 	bl	4089e8 <__aeabi_dcmpun>
  4033aa:	2800      	cmp	r0, #0
  4033ac:	f040 8286 	bne.w	4038bc <_svfprintf_r+0x1360>
  4033b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033b2:	3301      	adds	r3, #1
  4033b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033b6:	f023 0320 	bic.w	r3, r3, #32
  4033ba:	930e      	str	r3, [sp, #56]	; 0x38
  4033bc:	f000 81e2 	beq.w	403784 <_svfprintf_r+0x1228>
  4033c0:	2b47      	cmp	r3, #71	; 0x47
  4033c2:	f000 811e 	beq.w	403602 <_svfprintf_r+0x10a6>
  4033c6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4033ca:	9307      	str	r3, [sp, #28]
  4033cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4033ce:	1e1f      	subs	r7, r3, #0
  4033d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4033d2:	9308      	str	r3, [sp, #32]
  4033d4:	bfbb      	ittet	lt
  4033d6:	463b      	movlt	r3, r7
  4033d8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4033dc:	2300      	movge	r3, #0
  4033de:	232d      	movlt	r3, #45	; 0x2d
  4033e0:	9310      	str	r3, [sp, #64]	; 0x40
  4033e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4033e4:	2b66      	cmp	r3, #102	; 0x66
  4033e6:	f000 81bb 	beq.w	403760 <_svfprintf_r+0x1204>
  4033ea:	2b46      	cmp	r3, #70	; 0x46
  4033ec:	f000 80df 	beq.w	4035ae <_svfprintf_r+0x1052>
  4033f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4033f2:	9a08      	ldr	r2, [sp, #32]
  4033f4:	2b45      	cmp	r3, #69	; 0x45
  4033f6:	bf0c      	ite	eq
  4033f8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4033fa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4033fc:	a823      	add	r0, sp, #140	; 0x8c
  4033fe:	a920      	add	r1, sp, #128	; 0x80
  403400:	bf08      	it	eq
  403402:	1c5d      	addeq	r5, r3, #1
  403404:	9004      	str	r0, [sp, #16]
  403406:	9103      	str	r1, [sp, #12]
  403408:	a81f      	add	r0, sp, #124	; 0x7c
  40340a:	2102      	movs	r1, #2
  40340c:	463b      	mov	r3, r7
  40340e:	9002      	str	r0, [sp, #8]
  403410:	9501      	str	r5, [sp, #4]
  403412:	9100      	str	r1, [sp, #0]
  403414:	980c      	ldr	r0, [sp, #48]	; 0x30
  403416:	f001 ff0f 	bl	405238 <_dtoa_r>
  40341a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40341c:	2b67      	cmp	r3, #103	; 0x67
  40341e:	4606      	mov	r6, r0
  403420:	f040 81e0 	bne.w	4037e4 <_svfprintf_r+0x1288>
  403424:	f01b 0f01 	tst.w	fp, #1
  403428:	f000 8246 	beq.w	4038b8 <_svfprintf_r+0x135c>
  40342c:	1974      	adds	r4, r6, r5
  40342e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403430:	9808      	ldr	r0, [sp, #32]
  403432:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403434:	4639      	mov	r1, r7
  403436:	f005 faa5 	bl	408984 <__aeabi_dcmpeq>
  40343a:	2800      	cmp	r0, #0
  40343c:	f040 8165 	bne.w	40370a <_svfprintf_r+0x11ae>
  403440:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403442:	42a3      	cmp	r3, r4
  403444:	d206      	bcs.n	403454 <_svfprintf_r+0xef8>
  403446:	2130      	movs	r1, #48	; 0x30
  403448:	1c5a      	adds	r2, r3, #1
  40344a:	9223      	str	r2, [sp, #140]	; 0x8c
  40344c:	7019      	strb	r1, [r3, #0]
  40344e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403450:	429c      	cmp	r4, r3
  403452:	d8f9      	bhi.n	403448 <_svfprintf_r+0xeec>
  403454:	1b9b      	subs	r3, r3, r6
  403456:	9313      	str	r3, [sp, #76]	; 0x4c
  403458:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40345a:	2b47      	cmp	r3, #71	; 0x47
  40345c:	f000 80e9 	beq.w	403632 <_svfprintf_r+0x10d6>
  403460:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403462:	2b65      	cmp	r3, #101	; 0x65
  403464:	f340 81cd 	ble.w	403802 <_svfprintf_r+0x12a6>
  403468:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40346a:	2b66      	cmp	r3, #102	; 0x66
  40346c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40346e:	9312      	str	r3, [sp, #72]	; 0x48
  403470:	f000 819e 	beq.w	4037b0 <_svfprintf_r+0x1254>
  403474:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403476:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403478:	4619      	mov	r1, r3
  40347a:	4291      	cmp	r1, r2
  40347c:	f300 818a 	bgt.w	403794 <_svfprintf_r+0x1238>
  403480:	f01b 0f01 	tst.w	fp, #1
  403484:	f040 8213 	bne.w	4038ae <_svfprintf_r+0x1352>
  403488:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40348c:	9308      	str	r3, [sp, #32]
  40348e:	2367      	movs	r3, #103	; 0x67
  403490:	920e      	str	r2, [sp, #56]	; 0x38
  403492:	9311      	str	r3, [sp, #68]	; 0x44
  403494:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403496:	2b00      	cmp	r3, #0
  403498:	f040 80c4 	bne.w	403624 <_svfprintf_r+0x10c8>
  40349c:	930a      	str	r3, [sp, #40]	; 0x28
  40349e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4034a2:	f7ff b973 	b.w	40278c <_svfprintf_r+0x230>
  4034a6:	4635      	mov	r5, r6
  4034a8:	460c      	mov	r4, r1
  4034aa:	4646      	mov	r6, r8
  4034ac:	4690      	mov	r8, r2
  4034ae:	3301      	adds	r3, #1
  4034b0:	443c      	add	r4, r7
  4034b2:	2b07      	cmp	r3, #7
  4034b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4034b6:	9326      	str	r3, [sp, #152]	; 0x98
  4034b8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4034bc:	f73f aed1 	bgt.w	403262 <_svfprintf_r+0xd06>
  4034c0:	f108 0808 	add.w	r8, r8, #8
  4034c4:	e6d7      	b.n	403276 <_svfprintf_r+0xd1a>
  4034c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4034c8:	6813      	ldr	r3, [r2, #0]
  4034ca:	3204      	adds	r2, #4
  4034cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4034ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4034d0:	601a      	str	r2, [r3, #0]
  4034d2:	f7ff b86a 	b.w	4025aa <_svfprintf_r+0x4e>
  4034d6:	aa25      	add	r2, sp, #148	; 0x94
  4034d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034dc:	f004 fc1e 	bl	407d1c <__ssprint_r>
  4034e0:	2800      	cmp	r0, #0
  4034e2:	f47f a90d 	bne.w	402700 <_svfprintf_r+0x1a4>
  4034e6:	46c8      	mov	r8, r9
  4034e8:	e48d      	b.n	402e06 <_svfprintf_r+0x8aa>
  4034ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034ec:	4a27      	ldr	r2, [pc, #156]	; (40358c <_svfprintf_r+0x1030>)
  4034ee:	f8c8 2000 	str.w	r2, [r8]
  4034f2:	3301      	adds	r3, #1
  4034f4:	3401      	adds	r4, #1
  4034f6:	2201      	movs	r2, #1
  4034f8:	2b07      	cmp	r3, #7
  4034fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4034fc:	9326      	str	r3, [sp, #152]	; 0x98
  4034fe:	f8c8 2004 	str.w	r2, [r8, #4]
  403502:	dc72      	bgt.n	4035ea <_svfprintf_r+0x108e>
  403504:	f108 0808 	add.w	r8, r8, #8
  403508:	b929      	cbnz	r1, 403516 <_svfprintf_r+0xfba>
  40350a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40350c:	b91b      	cbnz	r3, 403516 <_svfprintf_r+0xfba>
  40350e:	9b07      	ldr	r3, [sp, #28]
  403510:	07d8      	lsls	r0, r3, #31
  403512:	f57f aa03 	bpl.w	40291c <_svfprintf_r+0x3c0>
  403516:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403518:	9819      	ldr	r0, [sp, #100]	; 0x64
  40351a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40351c:	f8c8 2000 	str.w	r2, [r8]
  403520:	3301      	adds	r3, #1
  403522:	4602      	mov	r2, r0
  403524:	4422      	add	r2, r4
  403526:	2b07      	cmp	r3, #7
  403528:	9227      	str	r2, [sp, #156]	; 0x9c
  40352a:	f8c8 0004 	str.w	r0, [r8, #4]
  40352e:	9326      	str	r3, [sp, #152]	; 0x98
  403530:	f300 818d 	bgt.w	40384e <_svfprintf_r+0x12f2>
  403534:	f108 0808 	add.w	r8, r8, #8
  403538:	2900      	cmp	r1, #0
  40353a:	f2c0 8165 	blt.w	403808 <_svfprintf_r+0x12ac>
  40353e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403540:	f8c8 6000 	str.w	r6, [r8]
  403544:	3301      	adds	r3, #1
  403546:	188c      	adds	r4, r1, r2
  403548:	2b07      	cmp	r3, #7
  40354a:	9427      	str	r4, [sp, #156]	; 0x9c
  40354c:	9326      	str	r3, [sp, #152]	; 0x98
  40354e:	f8c8 1004 	str.w	r1, [r8, #4]
  403552:	f77f a9e1 	ble.w	402918 <_svfprintf_r+0x3bc>
  403556:	e52c      	b.n	402fb2 <_svfprintf_r+0xa56>
  403558:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40355a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40355c:	6813      	ldr	r3, [r2, #0]
  40355e:	17cd      	asrs	r5, r1, #31
  403560:	4608      	mov	r0, r1
  403562:	3204      	adds	r2, #4
  403564:	4629      	mov	r1, r5
  403566:	920f      	str	r2, [sp, #60]	; 0x3c
  403568:	e9c3 0100 	strd	r0, r1, [r3]
  40356c:	f7ff b81d 	b.w	4025aa <_svfprintf_r+0x4e>
  403570:	aa25      	add	r2, sp, #148	; 0x94
  403572:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403574:	980c      	ldr	r0, [sp, #48]	; 0x30
  403576:	f004 fbd1 	bl	407d1c <__ssprint_r>
  40357a:	2800      	cmp	r0, #0
  40357c:	f47f a8c0 	bne.w	402700 <_svfprintf_r+0x1a4>
  403580:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403582:	46c8      	mov	r8, r9
  403584:	e458      	b.n	402e38 <_svfprintf_r+0x8dc>
  403586:	bf00      	nop
  403588:	00409164 	.word	0x00409164
  40358c:	00409150 	.word	0x00409150
  403590:	2140      	movs	r1, #64	; 0x40
  403592:	980c      	ldr	r0, [sp, #48]	; 0x30
  403594:	f003 fabc 	bl	406b10 <_malloc_r>
  403598:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40359a:	6010      	str	r0, [r2, #0]
  40359c:	6110      	str	r0, [r2, #16]
  40359e:	2800      	cmp	r0, #0
  4035a0:	f000 81f2 	beq.w	403988 <_svfprintf_r+0x142c>
  4035a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4035a6:	2340      	movs	r3, #64	; 0x40
  4035a8:	6153      	str	r3, [r2, #20]
  4035aa:	f7fe bfee 	b.w	40258a <_svfprintf_r+0x2e>
  4035ae:	a823      	add	r0, sp, #140	; 0x8c
  4035b0:	a920      	add	r1, sp, #128	; 0x80
  4035b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4035b4:	9004      	str	r0, [sp, #16]
  4035b6:	9103      	str	r1, [sp, #12]
  4035b8:	a81f      	add	r0, sp, #124	; 0x7c
  4035ba:	2103      	movs	r1, #3
  4035bc:	9002      	str	r0, [sp, #8]
  4035be:	9a08      	ldr	r2, [sp, #32]
  4035c0:	9401      	str	r4, [sp, #4]
  4035c2:	463b      	mov	r3, r7
  4035c4:	9100      	str	r1, [sp, #0]
  4035c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035c8:	f001 fe36 	bl	405238 <_dtoa_r>
  4035cc:	4625      	mov	r5, r4
  4035ce:	4606      	mov	r6, r0
  4035d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4035d2:	2b46      	cmp	r3, #70	; 0x46
  4035d4:	eb06 0405 	add.w	r4, r6, r5
  4035d8:	f47f af29 	bne.w	40342e <_svfprintf_r+0xed2>
  4035dc:	7833      	ldrb	r3, [r6, #0]
  4035de:	2b30      	cmp	r3, #48	; 0x30
  4035e0:	f000 8178 	beq.w	4038d4 <_svfprintf_r+0x1378>
  4035e4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4035e6:	442c      	add	r4, r5
  4035e8:	e721      	b.n	40342e <_svfprintf_r+0xed2>
  4035ea:	aa25      	add	r2, sp, #148	; 0x94
  4035ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035f0:	f004 fb94 	bl	407d1c <__ssprint_r>
  4035f4:	2800      	cmp	r0, #0
  4035f6:	f47f a883 	bne.w	402700 <_svfprintf_r+0x1a4>
  4035fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4035fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035fe:	46c8      	mov	r8, r9
  403600:	e782      	b.n	403508 <_svfprintf_r+0xfac>
  403602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403604:	2b00      	cmp	r3, #0
  403606:	bf08      	it	eq
  403608:	2301      	moveq	r3, #1
  40360a:	930a      	str	r3, [sp, #40]	; 0x28
  40360c:	e6db      	b.n	4033c6 <_svfprintf_r+0xe6a>
  40360e:	4630      	mov	r0, r6
  403610:	940a      	str	r4, [sp, #40]	; 0x28
  403612:	f7fe ff35 	bl	402480 <strlen>
  403616:	950f      	str	r5, [sp, #60]	; 0x3c
  403618:	900e      	str	r0, [sp, #56]	; 0x38
  40361a:	f8cd b01c 	str.w	fp, [sp, #28]
  40361e:	4603      	mov	r3, r0
  403620:	f7ff b9f9 	b.w	402a16 <_svfprintf_r+0x4ba>
  403624:	272d      	movs	r7, #45	; 0x2d
  403626:	2300      	movs	r3, #0
  403628:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40362c:	930a      	str	r3, [sp, #40]	; 0x28
  40362e:	f7ff b8ae 	b.w	40278e <_svfprintf_r+0x232>
  403632:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403634:	9312      	str	r3, [sp, #72]	; 0x48
  403636:	461a      	mov	r2, r3
  403638:	3303      	adds	r3, #3
  40363a:	db04      	blt.n	403646 <_svfprintf_r+0x10ea>
  40363c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40363e:	4619      	mov	r1, r3
  403640:	4291      	cmp	r1, r2
  403642:	f6bf af17 	bge.w	403474 <_svfprintf_r+0xf18>
  403646:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403648:	3b02      	subs	r3, #2
  40364a:	9311      	str	r3, [sp, #68]	; 0x44
  40364c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403650:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403654:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403656:	3b01      	subs	r3, #1
  403658:	2b00      	cmp	r3, #0
  40365a:	931f      	str	r3, [sp, #124]	; 0x7c
  40365c:	bfbd      	ittte	lt
  40365e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403660:	f1c3 0301 	rsblt	r3, r3, #1
  403664:	222d      	movlt	r2, #45	; 0x2d
  403666:	222b      	movge	r2, #43	; 0x2b
  403668:	2b09      	cmp	r3, #9
  40366a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40366e:	f340 8116 	ble.w	40389e <_svfprintf_r+0x1342>
  403672:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403676:	4620      	mov	r0, r4
  403678:	4dab      	ldr	r5, [pc, #684]	; (403928 <_svfprintf_r+0x13cc>)
  40367a:	e000      	b.n	40367e <_svfprintf_r+0x1122>
  40367c:	4610      	mov	r0, r2
  40367e:	fb85 1203 	smull	r1, r2, r5, r3
  403682:	17d9      	asrs	r1, r3, #31
  403684:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403688:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40368c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403690:	3230      	adds	r2, #48	; 0x30
  403692:	2909      	cmp	r1, #9
  403694:	f800 2c01 	strb.w	r2, [r0, #-1]
  403698:	460b      	mov	r3, r1
  40369a:	f100 32ff 	add.w	r2, r0, #4294967295
  40369e:	dced      	bgt.n	40367c <_svfprintf_r+0x1120>
  4036a0:	3330      	adds	r3, #48	; 0x30
  4036a2:	3802      	subs	r0, #2
  4036a4:	b2d9      	uxtb	r1, r3
  4036a6:	4284      	cmp	r4, r0
  4036a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4036ac:	f240 8165 	bls.w	40397a <_svfprintf_r+0x141e>
  4036b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4036b4:	4613      	mov	r3, r2
  4036b6:	e001      	b.n	4036bc <_svfprintf_r+0x1160>
  4036b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4036bc:	f800 1b01 	strb.w	r1, [r0], #1
  4036c0:	42a3      	cmp	r3, r4
  4036c2:	d1f9      	bne.n	4036b8 <_svfprintf_r+0x115c>
  4036c4:	3301      	adds	r3, #1
  4036c6:	1a9b      	subs	r3, r3, r2
  4036c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4036cc:	4413      	add	r3, r2
  4036ce:	aa21      	add	r2, sp, #132	; 0x84
  4036d0:	1a9b      	subs	r3, r3, r2
  4036d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4036d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4036d6:	2a01      	cmp	r2, #1
  4036d8:	4413      	add	r3, r2
  4036da:	930e      	str	r3, [sp, #56]	; 0x38
  4036dc:	f340 8119 	ble.w	403912 <_svfprintf_r+0x13b6>
  4036e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4036e4:	4413      	add	r3, r2
  4036e6:	930e      	str	r3, [sp, #56]	; 0x38
  4036e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036ec:	9308      	str	r3, [sp, #32]
  4036ee:	2300      	movs	r3, #0
  4036f0:	9312      	str	r3, [sp, #72]	; 0x48
  4036f2:	e6cf      	b.n	403494 <_svfprintf_r+0xf38>
  4036f4:	aa25      	add	r2, sp, #148	; 0x94
  4036f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036fa:	f004 fb0f 	bl	407d1c <__ssprint_r>
  4036fe:	2800      	cmp	r0, #0
  403700:	f47e affe 	bne.w	402700 <_svfprintf_r+0x1a4>
  403704:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403706:	46c8      	mov	r8, r9
  403708:	e4d7      	b.n	4030ba <_svfprintf_r+0xb5e>
  40370a:	4623      	mov	r3, r4
  40370c:	e6a2      	b.n	403454 <_svfprintf_r+0xef8>
  40370e:	aa25      	add	r2, sp, #148	; 0x94
  403710:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403712:	980c      	ldr	r0, [sp, #48]	; 0x30
  403714:	f004 fb02 	bl	407d1c <__ssprint_r>
  403718:	2800      	cmp	r0, #0
  40371a:	f47e aff1 	bne.w	402700 <_svfprintf_r+0x1a4>
  40371e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403720:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403722:	46c8      	mov	r8, r9
  403724:	e5ae      	b.n	403284 <_svfprintf_r+0xd28>
  403726:	aa25      	add	r2, sp, #148	; 0x94
  403728:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40372a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40372c:	f004 faf6 	bl	407d1c <__ssprint_r>
  403730:	2800      	cmp	r0, #0
  403732:	f47e afe5 	bne.w	402700 <_svfprintf_r+0x1a4>
  403736:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403738:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40373a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40373c:	1a9a      	subs	r2, r3, r2
  40373e:	46c8      	mov	r8, r9
  403740:	e5b8      	b.n	4032b4 <_svfprintf_r+0xd58>
  403742:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403744:	9612      	str	r6, [sp, #72]	; 0x48
  403746:	2b06      	cmp	r3, #6
  403748:	bf28      	it	cs
  40374a:	2306      	movcs	r3, #6
  40374c:	960a      	str	r6, [sp, #40]	; 0x28
  40374e:	4637      	mov	r7, r6
  403750:	9308      	str	r3, [sp, #32]
  403752:	950f      	str	r5, [sp, #60]	; 0x3c
  403754:	f8cd b01c 	str.w	fp, [sp, #28]
  403758:	930e      	str	r3, [sp, #56]	; 0x38
  40375a:	4e74      	ldr	r6, [pc, #464]	; (40392c <_svfprintf_r+0x13d0>)
  40375c:	f7ff b816 	b.w	40278c <_svfprintf_r+0x230>
  403760:	a823      	add	r0, sp, #140	; 0x8c
  403762:	a920      	add	r1, sp, #128	; 0x80
  403764:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403766:	9004      	str	r0, [sp, #16]
  403768:	9103      	str	r1, [sp, #12]
  40376a:	a81f      	add	r0, sp, #124	; 0x7c
  40376c:	2103      	movs	r1, #3
  40376e:	9002      	str	r0, [sp, #8]
  403770:	9a08      	ldr	r2, [sp, #32]
  403772:	9501      	str	r5, [sp, #4]
  403774:	463b      	mov	r3, r7
  403776:	9100      	str	r1, [sp, #0]
  403778:	980c      	ldr	r0, [sp, #48]	; 0x30
  40377a:	f001 fd5d 	bl	405238 <_dtoa_r>
  40377e:	4606      	mov	r6, r0
  403780:	1944      	adds	r4, r0, r5
  403782:	e72b      	b.n	4035dc <_svfprintf_r+0x1080>
  403784:	2306      	movs	r3, #6
  403786:	930a      	str	r3, [sp, #40]	; 0x28
  403788:	e61d      	b.n	4033c6 <_svfprintf_r+0xe6a>
  40378a:	272d      	movs	r7, #45	; 0x2d
  40378c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403790:	f7ff bacd 	b.w	402d2e <_svfprintf_r+0x7d2>
  403794:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403796:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403798:	4413      	add	r3, r2
  40379a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40379c:	930e      	str	r3, [sp, #56]	; 0x38
  40379e:	2a00      	cmp	r2, #0
  4037a0:	f340 80b0 	ble.w	403904 <_svfprintf_r+0x13a8>
  4037a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4037a8:	9308      	str	r3, [sp, #32]
  4037aa:	2367      	movs	r3, #103	; 0x67
  4037ac:	9311      	str	r3, [sp, #68]	; 0x44
  4037ae:	e671      	b.n	403494 <_svfprintf_r+0xf38>
  4037b0:	2b00      	cmp	r3, #0
  4037b2:	f340 80c3 	ble.w	40393c <_svfprintf_r+0x13e0>
  4037b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4037b8:	2a00      	cmp	r2, #0
  4037ba:	f040 8099 	bne.w	4038f0 <_svfprintf_r+0x1394>
  4037be:	f01b 0f01 	tst.w	fp, #1
  4037c2:	f040 8095 	bne.w	4038f0 <_svfprintf_r+0x1394>
  4037c6:	9308      	str	r3, [sp, #32]
  4037c8:	930e      	str	r3, [sp, #56]	; 0x38
  4037ca:	e663      	b.n	403494 <_svfprintf_r+0xf38>
  4037cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4037ce:	9308      	str	r3, [sp, #32]
  4037d0:	930e      	str	r3, [sp, #56]	; 0x38
  4037d2:	900a      	str	r0, [sp, #40]	; 0x28
  4037d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4037d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4037da:	9012      	str	r0, [sp, #72]	; 0x48
  4037dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4037e0:	f7fe bfd4 	b.w	40278c <_svfprintf_r+0x230>
  4037e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037e6:	2b47      	cmp	r3, #71	; 0x47
  4037e8:	f47f ae20 	bne.w	40342c <_svfprintf_r+0xed0>
  4037ec:	f01b 0f01 	tst.w	fp, #1
  4037f0:	f47f aeee 	bne.w	4035d0 <_svfprintf_r+0x1074>
  4037f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4037f6:	1b9b      	subs	r3, r3, r6
  4037f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4037fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037fc:	2b47      	cmp	r3, #71	; 0x47
  4037fe:	f43f af18 	beq.w	403632 <_svfprintf_r+0x10d6>
  403802:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403804:	9312      	str	r3, [sp, #72]	; 0x48
  403806:	e721      	b.n	40364c <_svfprintf_r+0x10f0>
  403808:	424f      	negs	r7, r1
  40380a:	3110      	adds	r1, #16
  40380c:	4d48      	ldr	r5, [pc, #288]	; (403930 <_svfprintf_r+0x13d4>)
  40380e:	da2f      	bge.n	403870 <_svfprintf_r+0x1314>
  403810:	2410      	movs	r4, #16
  403812:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403816:	e004      	b.n	403822 <_svfprintf_r+0x12c6>
  403818:	f108 0808 	add.w	r8, r8, #8
  40381c:	3f10      	subs	r7, #16
  40381e:	2f10      	cmp	r7, #16
  403820:	dd26      	ble.n	403870 <_svfprintf_r+0x1314>
  403822:	3301      	adds	r3, #1
  403824:	3210      	adds	r2, #16
  403826:	2b07      	cmp	r3, #7
  403828:	9227      	str	r2, [sp, #156]	; 0x9c
  40382a:	9326      	str	r3, [sp, #152]	; 0x98
  40382c:	f8c8 5000 	str.w	r5, [r8]
  403830:	f8c8 4004 	str.w	r4, [r8, #4]
  403834:	ddf0      	ble.n	403818 <_svfprintf_r+0x12bc>
  403836:	aa25      	add	r2, sp, #148	; 0x94
  403838:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40383a:	4658      	mov	r0, fp
  40383c:	f004 fa6e 	bl	407d1c <__ssprint_r>
  403840:	2800      	cmp	r0, #0
  403842:	f47e af5d 	bne.w	402700 <_svfprintf_r+0x1a4>
  403846:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403848:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40384a:	46c8      	mov	r8, r9
  40384c:	e7e6      	b.n	40381c <_svfprintf_r+0x12c0>
  40384e:	aa25      	add	r2, sp, #148	; 0x94
  403850:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403852:	980c      	ldr	r0, [sp, #48]	; 0x30
  403854:	f004 fa62 	bl	407d1c <__ssprint_r>
  403858:	2800      	cmp	r0, #0
  40385a:	f47e af51 	bne.w	402700 <_svfprintf_r+0x1a4>
  40385e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403860:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403862:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403864:	46c8      	mov	r8, r9
  403866:	e667      	b.n	403538 <_svfprintf_r+0xfdc>
  403868:	2000      	movs	r0, #0
  40386a:	900a      	str	r0, [sp, #40]	; 0x28
  40386c:	f7fe bed0 	b.w	402610 <_svfprintf_r+0xb4>
  403870:	3301      	adds	r3, #1
  403872:	443a      	add	r2, r7
  403874:	2b07      	cmp	r3, #7
  403876:	e888 00a0 	stmia.w	r8, {r5, r7}
  40387a:	9227      	str	r2, [sp, #156]	; 0x9c
  40387c:	9326      	str	r3, [sp, #152]	; 0x98
  40387e:	f108 0808 	add.w	r8, r8, #8
  403882:	f77f ae5c 	ble.w	40353e <_svfprintf_r+0xfe2>
  403886:	aa25      	add	r2, sp, #148	; 0x94
  403888:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40388a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40388c:	f004 fa46 	bl	407d1c <__ssprint_r>
  403890:	2800      	cmp	r0, #0
  403892:	f47e af35 	bne.w	402700 <_svfprintf_r+0x1a4>
  403896:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403898:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40389a:	46c8      	mov	r8, r9
  40389c:	e64f      	b.n	40353e <_svfprintf_r+0xfe2>
  40389e:	3330      	adds	r3, #48	; 0x30
  4038a0:	2230      	movs	r2, #48	; 0x30
  4038a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4038a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4038aa:	ab22      	add	r3, sp, #136	; 0x88
  4038ac:	e70f      	b.n	4036ce <_svfprintf_r+0x1172>
  4038ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4038b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4038b2:	4413      	add	r3, r2
  4038b4:	930e      	str	r3, [sp, #56]	; 0x38
  4038b6:	e775      	b.n	4037a4 <_svfprintf_r+0x1248>
  4038b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4038ba:	e5cb      	b.n	403454 <_svfprintf_r+0xef8>
  4038bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4038be:	4e1d      	ldr	r6, [pc, #116]	; (403934 <_svfprintf_r+0x13d8>)
  4038c0:	2b00      	cmp	r3, #0
  4038c2:	bfb6      	itet	lt
  4038c4:	272d      	movlt	r7, #45	; 0x2d
  4038c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4038ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4038ce:	4b1a      	ldr	r3, [pc, #104]	; (403938 <_svfprintf_r+0x13dc>)
  4038d0:	f7ff ba2f 	b.w	402d32 <_svfprintf_r+0x7d6>
  4038d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4038d6:	9808      	ldr	r0, [sp, #32]
  4038d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4038da:	4639      	mov	r1, r7
  4038dc:	f005 f852 	bl	408984 <__aeabi_dcmpeq>
  4038e0:	2800      	cmp	r0, #0
  4038e2:	f47f ae7f 	bne.w	4035e4 <_svfprintf_r+0x1088>
  4038e6:	f1c5 0501 	rsb	r5, r5, #1
  4038ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4038ec:	442c      	add	r4, r5
  4038ee:	e59e      	b.n	40342e <_svfprintf_r+0xed2>
  4038f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4038f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4038f4:	4413      	add	r3, r2
  4038f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4038f8:	441a      	add	r2, r3
  4038fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4038fe:	920e      	str	r2, [sp, #56]	; 0x38
  403900:	9308      	str	r3, [sp, #32]
  403902:	e5c7      	b.n	403494 <_svfprintf_r+0xf38>
  403904:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403906:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403908:	f1c3 0301 	rsb	r3, r3, #1
  40390c:	441a      	add	r2, r3
  40390e:	4613      	mov	r3, r2
  403910:	e7d0      	b.n	4038b4 <_svfprintf_r+0x1358>
  403912:	f01b 0301 	ands.w	r3, fp, #1
  403916:	9312      	str	r3, [sp, #72]	; 0x48
  403918:	f47f aee2 	bne.w	4036e0 <_svfprintf_r+0x1184>
  40391c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40391e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403922:	9308      	str	r3, [sp, #32]
  403924:	e5b6      	b.n	403494 <_svfprintf_r+0xf38>
  403926:	bf00      	nop
  403928:	66666667 	.word	0x66666667
  40392c:	00409148 	.word	0x00409148
  403930:	00409164 	.word	0x00409164
  403934:	0040911c 	.word	0x0040911c
  403938:	00409118 	.word	0x00409118
  40393c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40393e:	b913      	cbnz	r3, 403946 <_svfprintf_r+0x13ea>
  403940:	f01b 0f01 	tst.w	fp, #1
  403944:	d002      	beq.n	40394c <_svfprintf_r+0x13f0>
  403946:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403948:	3301      	adds	r3, #1
  40394a:	e7d4      	b.n	4038f6 <_svfprintf_r+0x139a>
  40394c:	2301      	movs	r3, #1
  40394e:	e73a      	b.n	4037c6 <_svfprintf_r+0x126a>
  403950:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403952:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403956:	6828      	ldr	r0, [r5, #0]
  403958:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40395c:	900a      	str	r0, [sp, #40]	; 0x28
  40395e:	4628      	mov	r0, r5
  403960:	3004      	adds	r0, #4
  403962:	46a2      	mov	sl, r4
  403964:	900f      	str	r0, [sp, #60]	; 0x3c
  403966:	f7fe be51 	b.w	40260c <_svfprintf_r+0xb0>
  40396a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40396e:	f7ff b867 	b.w	402a40 <_svfprintf_r+0x4e4>
  403972:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403976:	f7ff ba15 	b.w	402da4 <_svfprintf_r+0x848>
  40397a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40397e:	e6a6      	b.n	4036ce <_svfprintf_r+0x1172>
  403980:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403984:	f7ff b8eb 	b.w	402b5e <_svfprintf_r+0x602>
  403988:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40398a:	230c      	movs	r3, #12
  40398c:	6013      	str	r3, [r2, #0]
  40398e:	f04f 33ff 	mov.w	r3, #4294967295
  403992:	9309      	str	r3, [sp, #36]	; 0x24
  403994:	f7fe bebd 	b.w	402712 <_svfprintf_r+0x1b6>
  403998:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40399c:	f7ff b99a 	b.w	402cd4 <_svfprintf_r+0x778>
  4039a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4039a4:	f7ff b976 	b.w	402c94 <_svfprintf_r+0x738>
  4039a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4039ac:	f7ff b959 	b.w	402c62 <_svfprintf_r+0x706>
  4039b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4039b4:	f7ff b912 	b.w	402bdc <_svfprintf_r+0x680>

004039b8 <__sprint_r.part.0>:
  4039b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039bc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4039be:	049c      	lsls	r4, r3, #18
  4039c0:	4693      	mov	fp, r2
  4039c2:	d52f      	bpl.n	403a24 <__sprint_r.part.0+0x6c>
  4039c4:	6893      	ldr	r3, [r2, #8]
  4039c6:	6812      	ldr	r2, [r2, #0]
  4039c8:	b353      	cbz	r3, 403a20 <__sprint_r.part.0+0x68>
  4039ca:	460e      	mov	r6, r1
  4039cc:	4607      	mov	r7, r0
  4039ce:	f102 0908 	add.w	r9, r2, #8
  4039d2:	e919 0420 	ldmdb	r9, {r5, sl}
  4039d6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4039da:	d017      	beq.n	403a0c <__sprint_r.part.0+0x54>
  4039dc:	3d04      	subs	r5, #4
  4039de:	2400      	movs	r4, #0
  4039e0:	e001      	b.n	4039e6 <__sprint_r.part.0+0x2e>
  4039e2:	45a0      	cmp	r8, r4
  4039e4:	d010      	beq.n	403a08 <__sprint_r.part.0+0x50>
  4039e6:	4632      	mov	r2, r6
  4039e8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4039ec:	4638      	mov	r0, r7
  4039ee:	f002 fce7 	bl	4063c0 <_fputwc_r>
  4039f2:	1c43      	adds	r3, r0, #1
  4039f4:	f104 0401 	add.w	r4, r4, #1
  4039f8:	d1f3      	bne.n	4039e2 <__sprint_r.part.0+0x2a>
  4039fa:	2300      	movs	r3, #0
  4039fc:	f8cb 3008 	str.w	r3, [fp, #8]
  403a00:	f8cb 3004 	str.w	r3, [fp, #4]
  403a04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a08:	f8db 3008 	ldr.w	r3, [fp, #8]
  403a0c:	f02a 0a03 	bic.w	sl, sl, #3
  403a10:	eba3 030a 	sub.w	r3, r3, sl
  403a14:	f8cb 3008 	str.w	r3, [fp, #8]
  403a18:	f109 0908 	add.w	r9, r9, #8
  403a1c:	2b00      	cmp	r3, #0
  403a1e:	d1d8      	bne.n	4039d2 <__sprint_r.part.0+0x1a>
  403a20:	2000      	movs	r0, #0
  403a22:	e7ea      	b.n	4039fa <__sprint_r.part.0+0x42>
  403a24:	f002 fe36 	bl	406694 <__sfvwrite_r>
  403a28:	2300      	movs	r3, #0
  403a2a:	f8cb 3008 	str.w	r3, [fp, #8]
  403a2e:	f8cb 3004 	str.w	r3, [fp, #4]
  403a32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a36:	bf00      	nop

00403a38 <__sprint_r>:
  403a38:	6893      	ldr	r3, [r2, #8]
  403a3a:	b10b      	cbz	r3, 403a40 <__sprint_r+0x8>
  403a3c:	f7ff bfbc 	b.w	4039b8 <__sprint_r.part.0>
  403a40:	b410      	push	{r4}
  403a42:	4618      	mov	r0, r3
  403a44:	6053      	str	r3, [r2, #4]
  403a46:	bc10      	pop	{r4}
  403a48:	4770      	bx	lr
  403a4a:	bf00      	nop

00403a4c <_vfprintf_r>:
  403a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a50:	b0c1      	sub	sp, #260	; 0x104
  403a52:	461d      	mov	r5, r3
  403a54:	468a      	mov	sl, r1
  403a56:	4691      	mov	r9, r2
  403a58:	4604      	mov	r4, r0
  403a5a:	9008      	str	r0, [sp, #32]
  403a5c:	f002 ffca 	bl	4069f4 <_localeconv_r>
  403a60:	6803      	ldr	r3, [r0, #0]
  403a62:	9315      	str	r3, [sp, #84]	; 0x54
  403a64:	4618      	mov	r0, r3
  403a66:	f7fe fd0b 	bl	402480 <strlen>
  403a6a:	950e      	str	r5, [sp, #56]	; 0x38
  403a6c:	9014      	str	r0, [sp, #80]	; 0x50
  403a6e:	b11c      	cbz	r4, 403a78 <_vfprintf_r+0x2c>
  403a70:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  403a72:	2b00      	cmp	r3, #0
  403a74:	f000 825f 	beq.w	403f36 <_vfprintf_r+0x4ea>
  403a78:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  403a7c:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  403a80:	f013 0f01 	tst.w	r3, #1
  403a84:	b293      	uxth	r3, r2
  403a86:	d102      	bne.n	403a8e <_vfprintf_r+0x42>
  403a88:	0599      	lsls	r1, r3, #22
  403a8a:	f140 8275 	bpl.w	403f78 <_vfprintf_r+0x52c>
  403a8e:	049f      	lsls	r7, r3, #18
  403a90:	d40a      	bmi.n	403aa8 <_vfprintf_r+0x5c>
  403a92:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  403a96:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  403a9a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403a9e:	f8aa 300c 	strh.w	r3, [sl, #12]
  403aa2:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  403aa6:	b29b      	uxth	r3, r3
  403aa8:	071e      	lsls	r6, r3, #28
  403aaa:	f140 8223 	bpl.w	403ef4 <_vfprintf_r+0x4a8>
  403aae:	f8da 2010 	ldr.w	r2, [sl, #16]
  403ab2:	2a00      	cmp	r2, #0
  403ab4:	f000 821e 	beq.w	403ef4 <_vfprintf_r+0x4a8>
  403ab8:	f003 021a 	and.w	r2, r3, #26
  403abc:	2a0a      	cmp	r2, #10
  403abe:	f000 823e 	beq.w	403f3e <_vfprintf_r+0x4f2>
  403ac2:	2300      	movs	r3, #0
  403ac4:	4618      	mov	r0, r3
  403ac6:	9311      	str	r3, [sp, #68]	; 0x44
  403ac8:	9313      	str	r3, [sp, #76]	; 0x4c
  403aca:	9312      	str	r3, [sp, #72]	; 0x48
  403acc:	9325      	str	r3, [sp, #148]	; 0x94
  403ace:	9324      	str	r3, [sp, #144]	; 0x90
  403ad0:	9318      	str	r3, [sp, #96]	; 0x60
  403ad2:	9319      	str	r3, [sp, #100]	; 0x64
  403ad4:	930b      	str	r3, [sp, #44]	; 0x2c
  403ad6:	ab30      	add	r3, sp, #192	; 0xc0
  403ad8:	9323      	str	r3, [sp, #140]	; 0x8c
  403ada:	4698      	mov	r8, r3
  403adc:	9016      	str	r0, [sp, #88]	; 0x58
  403ade:	9017      	str	r0, [sp, #92]	; 0x5c
  403ae0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  403ae4:	f899 3000 	ldrb.w	r3, [r9]
  403ae8:	464c      	mov	r4, r9
  403aea:	b1eb      	cbz	r3, 403b28 <_vfprintf_r+0xdc>
  403aec:	2b25      	cmp	r3, #37	; 0x25
  403aee:	d102      	bne.n	403af6 <_vfprintf_r+0xaa>
  403af0:	e01a      	b.n	403b28 <_vfprintf_r+0xdc>
  403af2:	2b25      	cmp	r3, #37	; 0x25
  403af4:	d003      	beq.n	403afe <_vfprintf_r+0xb2>
  403af6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403afa:	2b00      	cmp	r3, #0
  403afc:	d1f9      	bne.n	403af2 <_vfprintf_r+0xa6>
  403afe:	eba4 0509 	sub.w	r5, r4, r9
  403b02:	b18d      	cbz	r5, 403b28 <_vfprintf_r+0xdc>
  403b04:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b06:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403b08:	f8c8 9000 	str.w	r9, [r8]
  403b0c:	3301      	adds	r3, #1
  403b0e:	442a      	add	r2, r5
  403b10:	2b07      	cmp	r3, #7
  403b12:	f8c8 5004 	str.w	r5, [r8, #4]
  403b16:	9225      	str	r2, [sp, #148]	; 0x94
  403b18:	9324      	str	r3, [sp, #144]	; 0x90
  403b1a:	f300 8201 	bgt.w	403f20 <_vfprintf_r+0x4d4>
  403b1e:	f108 0808 	add.w	r8, r8, #8
  403b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b24:	442b      	add	r3, r5
  403b26:	930b      	str	r3, [sp, #44]	; 0x2c
  403b28:	7823      	ldrb	r3, [r4, #0]
  403b2a:	2b00      	cmp	r3, #0
  403b2c:	f000 83f0 	beq.w	404310 <_vfprintf_r+0x8c4>
  403b30:	2300      	movs	r3, #0
  403b32:	461a      	mov	r2, r3
  403b34:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403b38:	4619      	mov	r1, r3
  403b3a:	930c      	str	r3, [sp, #48]	; 0x30
  403b3c:	469b      	mov	fp, r3
  403b3e:	7866      	ldrb	r6, [r4, #1]
  403b40:	f04f 33ff 	mov.w	r3, #4294967295
  403b44:	f104 0901 	add.w	r9, r4, #1
  403b48:	9309      	str	r3, [sp, #36]	; 0x24
  403b4a:	f109 0901 	add.w	r9, r9, #1
  403b4e:	f1a6 0320 	sub.w	r3, r6, #32
  403b52:	2b58      	cmp	r3, #88	; 0x58
  403b54:	f200 83bf 	bhi.w	4042d6 <_vfprintf_r+0x88a>
  403b58:	e8df f013 	tbh	[pc, r3, lsl #1]
  403b5c:	03bd02e0 	.word	0x03bd02e0
  403b60:	034f03bd 	.word	0x034f03bd
  403b64:	03bd03bd 	.word	0x03bd03bd
  403b68:	03bd03bd 	.word	0x03bd03bd
  403b6c:	03bd03bd 	.word	0x03bd03bd
  403b70:	03080354 	.word	0x03080354
  403b74:	021a03bd 	.word	0x021a03bd
  403b78:	03bd02e8 	.word	0x03bd02e8
  403b7c:	033a0303 	.word	0x033a0303
  403b80:	033a033a 	.word	0x033a033a
  403b84:	033a033a 	.word	0x033a033a
  403b88:	033a033a 	.word	0x033a033a
  403b8c:	033a033a 	.word	0x033a033a
  403b90:	03bd03bd 	.word	0x03bd03bd
  403b94:	03bd03bd 	.word	0x03bd03bd
  403b98:	03bd03bd 	.word	0x03bd03bd
  403b9c:	03bd03bd 	.word	0x03bd03bd
  403ba0:	03bd03bd 	.word	0x03bd03bd
  403ba4:	03620349 	.word	0x03620349
  403ba8:	036203bd 	.word	0x036203bd
  403bac:	03bd03bd 	.word	0x03bd03bd
  403bb0:	03bd03bd 	.word	0x03bd03bd
  403bb4:	03bd03a2 	.word	0x03bd03a2
  403bb8:	006f03bd 	.word	0x006f03bd
  403bbc:	03bd03bd 	.word	0x03bd03bd
  403bc0:	03bd03bd 	.word	0x03bd03bd
  403bc4:	005903bd 	.word	0x005903bd
  403bc8:	03bd03bd 	.word	0x03bd03bd
  403bcc:	03bd031e 	.word	0x03bd031e
  403bd0:	03bd03bd 	.word	0x03bd03bd
  403bd4:	03bd03bd 	.word	0x03bd03bd
  403bd8:	03bd03bd 	.word	0x03bd03bd
  403bdc:	03bd03bd 	.word	0x03bd03bd
  403be0:	032403bd 	.word	0x032403bd
  403be4:	03620273 	.word	0x03620273
  403be8:	03620362 	.word	0x03620362
  403bec:	027302b7 	.word	0x027302b7
  403bf0:	03bd03bd 	.word	0x03bd03bd
  403bf4:	03bd02bc 	.word	0x03bd02bc
  403bf8:	007102c9 	.word	0x007102c9
  403bfc:	0247030d 	.word	0x0247030d
  403c00:	025203bd 	.word	0x025203bd
  403c04:	005b03bd 	.word	0x005b03bd
  403c08:	03bd03bd 	.word	0x03bd03bd
  403c0c:	021f      	.short	0x021f
  403c0e:	f04b 0b10 	orr.w	fp, fp, #16
  403c12:	f01b 0f20 	tst.w	fp, #32
  403c16:	f040 8353 	bne.w	4042c0 <_vfprintf_r+0x874>
  403c1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c1c:	f01b 0f10 	tst.w	fp, #16
  403c20:	4613      	mov	r3, r2
  403c22:	f040 85b4 	bne.w	40478e <_vfprintf_r+0xd42>
  403c26:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403c2a:	f000 85b0 	beq.w	40478e <_vfprintf_r+0xd42>
  403c2e:	8814      	ldrh	r4, [r2, #0]
  403c30:	3204      	adds	r2, #4
  403c32:	2500      	movs	r5, #0
  403c34:	2301      	movs	r3, #1
  403c36:	920e      	str	r2, [sp, #56]	; 0x38
  403c38:	e014      	b.n	403c64 <_vfprintf_r+0x218>
  403c3a:	f04b 0b10 	orr.w	fp, fp, #16
  403c3e:	f01b 0320 	ands.w	r3, fp, #32
  403c42:	f040 8332 	bne.w	4042aa <_vfprintf_r+0x85e>
  403c46:	f01b 0210 	ands.w	r2, fp, #16
  403c4a:	f040 8589 	bne.w	404760 <_vfprintf_r+0xd14>
  403c4e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403c52:	f000 8585 	beq.w	404760 <_vfprintf_r+0xd14>
  403c56:	990e      	ldr	r1, [sp, #56]	; 0x38
  403c58:	4613      	mov	r3, r2
  403c5a:	460a      	mov	r2, r1
  403c5c:	3204      	adds	r2, #4
  403c5e:	880c      	ldrh	r4, [r1, #0]
  403c60:	920e      	str	r2, [sp, #56]	; 0x38
  403c62:	2500      	movs	r5, #0
  403c64:	f04f 0a00 	mov.w	sl, #0
  403c68:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  403c6c:	9909      	ldr	r1, [sp, #36]	; 0x24
  403c6e:	1c4a      	adds	r2, r1, #1
  403c70:	f000 820b 	beq.w	40408a <_vfprintf_r+0x63e>
  403c74:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403c78:	9206      	str	r2, [sp, #24]
  403c7a:	ea54 0205 	orrs.w	r2, r4, r5
  403c7e:	f040 820a 	bne.w	404096 <_vfprintf_r+0x64a>
  403c82:	2900      	cmp	r1, #0
  403c84:	f040 846f 	bne.w	404566 <_vfprintf_r+0xb1a>
  403c88:	2b00      	cmp	r3, #0
  403c8a:	f040 852d 	bne.w	4046e8 <_vfprintf_r+0xc9c>
  403c8e:	f01b 0301 	ands.w	r3, fp, #1
  403c92:	930d      	str	r3, [sp, #52]	; 0x34
  403c94:	f000 8668 	beq.w	404968 <_vfprintf_r+0xf1c>
  403c98:	af40      	add	r7, sp, #256	; 0x100
  403c9a:	2330      	movs	r3, #48	; 0x30
  403c9c:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ca2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403ca4:	4293      	cmp	r3, r2
  403ca6:	bfb8      	it	lt
  403ca8:	4613      	movlt	r3, r2
  403caa:	9307      	str	r3, [sp, #28]
  403cac:	2300      	movs	r3, #0
  403cae:	9310      	str	r3, [sp, #64]	; 0x40
  403cb0:	f1ba 0f00 	cmp.w	sl, #0
  403cb4:	d002      	beq.n	403cbc <_vfprintf_r+0x270>
  403cb6:	9b07      	ldr	r3, [sp, #28]
  403cb8:	3301      	adds	r3, #1
  403cba:	9307      	str	r3, [sp, #28]
  403cbc:	9b06      	ldr	r3, [sp, #24]
  403cbe:	f013 0302 	ands.w	r3, r3, #2
  403cc2:	930f      	str	r3, [sp, #60]	; 0x3c
  403cc4:	d002      	beq.n	403ccc <_vfprintf_r+0x280>
  403cc6:	9b07      	ldr	r3, [sp, #28]
  403cc8:	3302      	adds	r3, #2
  403cca:	9307      	str	r3, [sp, #28]
  403ccc:	9b06      	ldr	r3, [sp, #24]
  403cce:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403cd2:	f040 831b 	bne.w	40430c <_vfprintf_r+0x8c0>
  403cd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403cd8:	9a07      	ldr	r2, [sp, #28]
  403cda:	eba3 0b02 	sub.w	fp, r3, r2
  403cde:	f1bb 0f00 	cmp.w	fp, #0
  403ce2:	f340 8313 	ble.w	40430c <_vfprintf_r+0x8c0>
  403ce6:	f1bb 0f10 	cmp.w	fp, #16
  403cea:	9925      	ldr	r1, [sp, #148]	; 0x94
  403cec:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403cee:	dd28      	ble.n	403d42 <_vfprintf_r+0x2f6>
  403cf0:	4643      	mov	r3, r8
  403cf2:	2410      	movs	r4, #16
  403cf4:	46a8      	mov	r8, r5
  403cf6:	f8dd a020 	ldr.w	sl, [sp, #32]
  403cfa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403cfc:	e006      	b.n	403d0c <_vfprintf_r+0x2c0>
  403cfe:	f1ab 0b10 	sub.w	fp, fp, #16
  403d02:	f1bb 0f10 	cmp.w	fp, #16
  403d06:	f103 0308 	add.w	r3, r3, #8
  403d0a:	dd18      	ble.n	403d3e <_vfprintf_r+0x2f2>
  403d0c:	3201      	adds	r2, #1
  403d0e:	48b9      	ldr	r0, [pc, #740]	; (403ff4 <_vfprintf_r+0x5a8>)
  403d10:	9224      	str	r2, [sp, #144]	; 0x90
  403d12:	3110      	adds	r1, #16
  403d14:	2a07      	cmp	r2, #7
  403d16:	9125      	str	r1, [sp, #148]	; 0x94
  403d18:	e883 0011 	stmia.w	r3, {r0, r4}
  403d1c:	ddef      	ble.n	403cfe <_vfprintf_r+0x2b2>
  403d1e:	aa23      	add	r2, sp, #140	; 0x8c
  403d20:	4629      	mov	r1, r5
  403d22:	4650      	mov	r0, sl
  403d24:	f7ff fe88 	bl	403a38 <__sprint_r>
  403d28:	2800      	cmp	r0, #0
  403d2a:	f040 836a 	bne.w	404402 <_vfprintf_r+0x9b6>
  403d2e:	f1ab 0b10 	sub.w	fp, fp, #16
  403d32:	f1bb 0f10 	cmp.w	fp, #16
  403d36:	9925      	ldr	r1, [sp, #148]	; 0x94
  403d38:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403d3a:	ab30      	add	r3, sp, #192	; 0xc0
  403d3c:	dce6      	bgt.n	403d0c <_vfprintf_r+0x2c0>
  403d3e:	4645      	mov	r5, r8
  403d40:	4698      	mov	r8, r3
  403d42:	3201      	adds	r2, #1
  403d44:	4bab      	ldr	r3, [pc, #684]	; (403ff4 <_vfprintf_r+0x5a8>)
  403d46:	9224      	str	r2, [sp, #144]	; 0x90
  403d48:	eb0b 0401 	add.w	r4, fp, r1
  403d4c:	2a07      	cmp	r2, #7
  403d4e:	9425      	str	r4, [sp, #148]	; 0x94
  403d50:	e888 0808 	stmia.w	r8, {r3, fp}
  403d54:	f300 84cd 	bgt.w	4046f2 <_vfprintf_r+0xca6>
  403d58:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  403d5c:	f108 0808 	add.w	r8, r8, #8
  403d60:	f1ba 0f00 	cmp.w	sl, #0
  403d64:	d00e      	beq.n	403d84 <_vfprintf_r+0x338>
  403d66:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d68:	3301      	adds	r3, #1
  403d6a:	3401      	adds	r4, #1
  403d6c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  403d70:	2201      	movs	r2, #1
  403d72:	2b07      	cmp	r3, #7
  403d74:	9425      	str	r4, [sp, #148]	; 0x94
  403d76:	9324      	str	r3, [sp, #144]	; 0x90
  403d78:	e888 0006 	stmia.w	r8, {r1, r2}
  403d7c:	f300 840a 	bgt.w	404594 <_vfprintf_r+0xb48>
  403d80:	f108 0808 	add.w	r8, r8, #8
  403d84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403d86:	b16b      	cbz	r3, 403da4 <_vfprintf_r+0x358>
  403d88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d8a:	3301      	adds	r3, #1
  403d8c:	3402      	adds	r4, #2
  403d8e:	a91c      	add	r1, sp, #112	; 0x70
  403d90:	2202      	movs	r2, #2
  403d92:	2b07      	cmp	r3, #7
  403d94:	9425      	str	r4, [sp, #148]	; 0x94
  403d96:	9324      	str	r3, [sp, #144]	; 0x90
  403d98:	e888 0006 	stmia.w	r8, {r1, r2}
  403d9c:	f300 8406 	bgt.w	4045ac <_vfprintf_r+0xb60>
  403da0:	f108 0808 	add.w	r8, r8, #8
  403da4:	2d80      	cmp	r5, #128	; 0x80
  403da6:	f000 832e 	beq.w	404406 <_vfprintf_r+0x9ba>
  403daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403dac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403dae:	eba3 0a02 	sub.w	sl, r3, r2
  403db2:	f1ba 0f00 	cmp.w	sl, #0
  403db6:	dd3b      	ble.n	403e30 <_vfprintf_r+0x3e4>
  403db8:	f1ba 0f10 	cmp.w	sl, #16
  403dbc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403dbe:	4d8e      	ldr	r5, [pc, #568]	; (403ff8 <_vfprintf_r+0x5ac>)
  403dc0:	dd2b      	ble.n	403e1a <_vfprintf_r+0x3ce>
  403dc2:	4642      	mov	r2, r8
  403dc4:	4621      	mov	r1, r4
  403dc6:	46b0      	mov	r8, r6
  403dc8:	f04f 0b10 	mov.w	fp, #16
  403dcc:	462e      	mov	r6, r5
  403dce:	9c08      	ldr	r4, [sp, #32]
  403dd0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403dd2:	e006      	b.n	403de2 <_vfprintf_r+0x396>
  403dd4:	f1aa 0a10 	sub.w	sl, sl, #16
  403dd8:	f1ba 0f10 	cmp.w	sl, #16
  403ddc:	f102 0208 	add.w	r2, r2, #8
  403de0:	dd17      	ble.n	403e12 <_vfprintf_r+0x3c6>
  403de2:	3301      	adds	r3, #1
  403de4:	3110      	adds	r1, #16
  403de6:	2b07      	cmp	r3, #7
  403de8:	9125      	str	r1, [sp, #148]	; 0x94
  403dea:	9324      	str	r3, [sp, #144]	; 0x90
  403dec:	e882 0840 	stmia.w	r2, {r6, fp}
  403df0:	ddf0      	ble.n	403dd4 <_vfprintf_r+0x388>
  403df2:	aa23      	add	r2, sp, #140	; 0x8c
  403df4:	4629      	mov	r1, r5
  403df6:	4620      	mov	r0, r4
  403df8:	f7ff fe1e 	bl	403a38 <__sprint_r>
  403dfc:	2800      	cmp	r0, #0
  403dfe:	f040 8300 	bne.w	404402 <_vfprintf_r+0x9b6>
  403e02:	f1aa 0a10 	sub.w	sl, sl, #16
  403e06:	f1ba 0f10 	cmp.w	sl, #16
  403e0a:	9925      	ldr	r1, [sp, #148]	; 0x94
  403e0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e0e:	aa30      	add	r2, sp, #192	; 0xc0
  403e10:	dce7      	bgt.n	403de2 <_vfprintf_r+0x396>
  403e12:	4635      	mov	r5, r6
  403e14:	460c      	mov	r4, r1
  403e16:	4646      	mov	r6, r8
  403e18:	4690      	mov	r8, r2
  403e1a:	3301      	adds	r3, #1
  403e1c:	4454      	add	r4, sl
  403e1e:	2b07      	cmp	r3, #7
  403e20:	9425      	str	r4, [sp, #148]	; 0x94
  403e22:	9324      	str	r3, [sp, #144]	; 0x90
  403e24:	e888 0420 	stmia.w	r8, {r5, sl}
  403e28:	f300 83a9 	bgt.w	40457e <_vfprintf_r+0xb32>
  403e2c:	f108 0808 	add.w	r8, r8, #8
  403e30:	9b06      	ldr	r3, [sp, #24]
  403e32:	05db      	lsls	r3, r3, #23
  403e34:	f100 8285 	bmi.w	404342 <_vfprintf_r+0x8f6>
  403e38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e3a:	990d      	ldr	r1, [sp, #52]	; 0x34
  403e3c:	f8c8 7000 	str.w	r7, [r8]
  403e40:	3301      	adds	r3, #1
  403e42:	440c      	add	r4, r1
  403e44:	2b07      	cmp	r3, #7
  403e46:	9425      	str	r4, [sp, #148]	; 0x94
  403e48:	f8c8 1004 	str.w	r1, [r8, #4]
  403e4c:	9324      	str	r3, [sp, #144]	; 0x90
  403e4e:	f300 8375 	bgt.w	40453c <_vfprintf_r+0xaf0>
  403e52:	f108 0808 	add.w	r8, r8, #8
  403e56:	9b06      	ldr	r3, [sp, #24]
  403e58:	0759      	lsls	r1, r3, #29
  403e5a:	d53b      	bpl.n	403ed4 <_vfprintf_r+0x488>
  403e5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e5e:	9a07      	ldr	r2, [sp, #28]
  403e60:	1a9d      	subs	r5, r3, r2
  403e62:	2d00      	cmp	r5, #0
  403e64:	dd36      	ble.n	403ed4 <_vfprintf_r+0x488>
  403e66:	2d10      	cmp	r5, #16
  403e68:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e6a:	dd21      	ble.n	403eb0 <_vfprintf_r+0x464>
  403e6c:	2610      	movs	r6, #16
  403e6e:	9f08      	ldr	r7, [sp, #32]
  403e70:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  403e74:	e004      	b.n	403e80 <_vfprintf_r+0x434>
  403e76:	3d10      	subs	r5, #16
  403e78:	2d10      	cmp	r5, #16
  403e7a:	f108 0808 	add.w	r8, r8, #8
  403e7e:	dd17      	ble.n	403eb0 <_vfprintf_r+0x464>
  403e80:	3301      	adds	r3, #1
  403e82:	4a5c      	ldr	r2, [pc, #368]	; (403ff4 <_vfprintf_r+0x5a8>)
  403e84:	9324      	str	r3, [sp, #144]	; 0x90
  403e86:	3410      	adds	r4, #16
  403e88:	2b07      	cmp	r3, #7
  403e8a:	9425      	str	r4, [sp, #148]	; 0x94
  403e8c:	e888 0044 	stmia.w	r8, {r2, r6}
  403e90:	ddf1      	ble.n	403e76 <_vfprintf_r+0x42a>
  403e92:	aa23      	add	r2, sp, #140	; 0x8c
  403e94:	4651      	mov	r1, sl
  403e96:	4638      	mov	r0, r7
  403e98:	f7ff fdce 	bl	403a38 <__sprint_r>
  403e9c:	2800      	cmp	r0, #0
  403e9e:	f040 823f 	bne.w	404320 <_vfprintf_r+0x8d4>
  403ea2:	3d10      	subs	r5, #16
  403ea4:	2d10      	cmp	r5, #16
  403ea6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403ea8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403eaa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403eae:	dce7      	bgt.n	403e80 <_vfprintf_r+0x434>
  403eb0:	3301      	adds	r3, #1
  403eb2:	4a50      	ldr	r2, [pc, #320]	; (403ff4 <_vfprintf_r+0x5a8>)
  403eb4:	9324      	str	r3, [sp, #144]	; 0x90
  403eb6:	442c      	add	r4, r5
  403eb8:	2b07      	cmp	r3, #7
  403eba:	9425      	str	r4, [sp, #148]	; 0x94
  403ebc:	e888 0024 	stmia.w	r8, {r2, r5}
  403ec0:	dd08      	ble.n	403ed4 <_vfprintf_r+0x488>
  403ec2:	aa23      	add	r2, sp, #140	; 0x8c
  403ec4:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ec6:	9808      	ldr	r0, [sp, #32]
  403ec8:	f7ff fdb6 	bl	403a38 <__sprint_r>
  403ecc:	2800      	cmp	r0, #0
  403ece:	f040 8347 	bne.w	404560 <_vfprintf_r+0xb14>
  403ed2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  403ed4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ed6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403ed8:	9907      	ldr	r1, [sp, #28]
  403eda:	428a      	cmp	r2, r1
  403edc:	bfac      	ite	ge
  403ede:	189b      	addge	r3, r3, r2
  403ee0:	185b      	addlt	r3, r3, r1
  403ee2:	930b      	str	r3, [sp, #44]	; 0x2c
  403ee4:	2c00      	cmp	r4, #0
  403ee6:	f040 8333 	bne.w	404550 <_vfprintf_r+0xb04>
  403eea:	2300      	movs	r3, #0
  403eec:	9324      	str	r3, [sp, #144]	; 0x90
  403eee:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403ef2:	e5f7      	b.n	403ae4 <_vfprintf_r+0x98>
  403ef4:	4651      	mov	r1, sl
  403ef6:	9808      	ldr	r0, [sp, #32]
  403ef8:	f001 f896 	bl	405028 <__swsetup_r>
  403efc:	2800      	cmp	r0, #0
  403efe:	d038      	beq.n	403f72 <_vfprintf_r+0x526>
  403f00:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  403f04:	07dd      	lsls	r5, r3, #31
  403f06:	d404      	bmi.n	403f12 <_vfprintf_r+0x4c6>
  403f08:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  403f0c:	059c      	lsls	r4, r3, #22
  403f0e:	f140 85ca 	bpl.w	404aa6 <_vfprintf_r+0x105a>
  403f12:	f04f 33ff 	mov.w	r3, #4294967295
  403f16:	930b      	str	r3, [sp, #44]	; 0x2c
  403f18:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403f1a:	b041      	add	sp, #260	; 0x104
  403f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f20:	aa23      	add	r2, sp, #140	; 0x8c
  403f22:	990a      	ldr	r1, [sp, #40]	; 0x28
  403f24:	9808      	ldr	r0, [sp, #32]
  403f26:	f7ff fd87 	bl	403a38 <__sprint_r>
  403f2a:	2800      	cmp	r0, #0
  403f2c:	f040 8318 	bne.w	404560 <_vfprintf_r+0xb14>
  403f30:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  403f34:	e5f5      	b.n	403b22 <_vfprintf_r+0xd6>
  403f36:	9808      	ldr	r0, [sp, #32]
  403f38:	f002 f9a0 	bl	40627c <__sinit>
  403f3c:	e59c      	b.n	403a78 <_vfprintf_r+0x2c>
  403f3e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  403f42:	2a00      	cmp	r2, #0
  403f44:	f6ff adbd 	blt.w	403ac2 <_vfprintf_r+0x76>
  403f48:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  403f4c:	07d0      	lsls	r0, r2, #31
  403f4e:	d405      	bmi.n	403f5c <_vfprintf_r+0x510>
  403f50:	0599      	lsls	r1, r3, #22
  403f52:	d403      	bmi.n	403f5c <_vfprintf_r+0x510>
  403f54:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  403f58:	f002 fd60 	bl	406a1c <__retarget_lock_release_recursive>
  403f5c:	462b      	mov	r3, r5
  403f5e:	464a      	mov	r2, r9
  403f60:	4651      	mov	r1, sl
  403f62:	9808      	ldr	r0, [sp, #32]
  403f64:	f001 f81e 	bl	404fa4 <__sbprintf>
  403f68:	900b      	str	r0, [sp, #44]	; 0x2c
  403f6a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403f6c:	b041      	add	sp, #260	; 0x104
  403f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f72:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  403f76:	e59f      	b.n	403ab8 <_vfprintf_r+0x6c>
  403f78:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  403f7c:	f002 fd4c 	bl	406a18 <__retarget_lock_acquire_recursive>
  403f80:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  403f84:	b293      	uxth	r3, r2
  403f86:	e582      	b.n	403a8e <_vfprintf_r+0x42>
  403f88:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f8a:	930e      	str	r3, [sp, #56]	; 0x38
  403f8c:	4240      	negs	r0, r0
  403f8e:	900c      	str	r0, [sp, #48]	; 0x30
  403f90:	f04b 0b04 	orr.w	fp, fp, #4
  403f94:	f899 6000 	ldrb.w	r6, [r9]
  403f98:	e5d7      	b.n	403b4a <_vfprintf_r+0xfe>
  403f9a:	2a00      	cmp	r2, #0
  403f9c:	f040 87df 	bne.w	404f5e <_vfprintf_r+0x1512>
  403fa0:	4b16      	ldr	r3, [pc, #88]	; (403ffc <_vfprintf_r+0x5b0>)
  403fa2:	9318      	str	r3, [sp, #96]	; 0x60
  403fa4:	f01b 0f20 	tst.w	fp, #32
  403fa8:	f040 84b9 	bne.w	40491e <_vfprintf_r+0xed2>
  403fac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403fae:	f01b 0f10 	tst.w	fp, #16
  403fb2:	4613      	mov	r3, r2
  403fb4:	f040 83dc 	bne.w	404770 <_vfprintf_r+0xd24>
  403fb8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403fbc:	f000 83d8 	beq.w	404770 <_vfprintf_r+0xd24>
  403fc0:	3304      	adds	r3, #4
  403fc2:	8814      	ldrh	r4, [r2, #0]
  403fc4:	930e      	str	r3, [sp, #56]	; 0x38
  403fc6:	2500      	movs	r5, #0
  403fc8:	f01b 0f01 	tst.w	fp, #1
  403fcc:	f000 8322 	beq.w	404614 <_vfprintf_r+0xbc8>
  403fd0:	ea54 0305 	orrs.w	r3, r4, r5
  403fd4:	f000 831e 	beq.w	404614 <_vfprintf_r+0xbc8>
  403fd8:	2330      	movs	r3, #48	; 0x30
  403fda:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  403fde:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  403fe2:	f04b 0b02 	orr.w	fp, fp, #2
  403fe6:	2302      	movs	r3, #2
  403fe8:	e63c      	b.n	403c64 <_vfprintf_r+0x218>
  403fea:	f04b 0b20 	orr.w	fp, fp, #32
  403fee:	f899 6000 	ldrb.w	r6, [r9]
  403ff2:	e5aa      	b.n	403b4a <_vfprintf_r+0xfe>
  403ff4:	00409174 	.word	0x00409174
  403ff8:	00409184 	.word	0x00409184
  403ffc:	00409134 	.word	0x00409134
  404000:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404002:	6817      	ldr	r7, [r2, #0]
  404004:	2400      	movs	r4, #0
  404006:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40400a:	1d15      	adds	r5, r2, #4
  40400c:	2f00      	cmp	r7, #0
  40400e:	f000 864e 	beq.w	404cae <_vfprintf_r+0x1262>
  404012:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404014:	1c53      	adds	r3, r2, #1
  404016:	f000 85cc 	beq.w	404bb2 <_vfprintf_r+0x1166>
  40401a:	4621      	mov	r1, r4
  40401c:	4638      	mov	r0, r7
  40401e:	f003 f83f 	bl	4070a0 <memchr>
  404022:	2800      	cmp	r0, #0
  404024:	f000 8697 	beq.w	404d56 <_vfprintf_r+0x130a>
  404028:	1bc3      	subs	r3, r0, r7
  40402a:	930d      	str	r3, [sp, #52]	; 0x34
  40402c:	9409      	str	r4, [sp, #36]	; 0x24
  40402e:	950e      	str	r5, [sp, #56]	; 0x38
  404030:	f8cd b018 	str.w	fp, [sp, #24]
  404034:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404038:	9307      	str	r3, [sp, #28]
  40403a:	9410      	str	r4, [sp, #64]	; 0x40
  40403c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404040:	e636      	b.n	403cb0 <_vfprintf_r+0x264>
  404042:	2a00      	cmp	r2, #0
  404044:	f040 8796 	bne.w	404f74 <_vfprintf_r+0x1528>
  404048:	f01b 0f20 	tst.w	fp, #32
  40404c:	f040 845a 	bne.w	404904 <_vfprintf_r+0xeb8>
  404050:	f01b 0f10 	tst.w	fp, #16
  404054:	f040 83a2 	bne.w	40479c <_vfprintf_r+0xd50>
  404058:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40405c:	f000 839e 	beq.w	40479c <_vfprintf_r+0xd50>
  404060:	990e      	ldr	r1, [sp, #56]	; 0x38
  404062:	f9b1 4000 	ldrsh.w	r4, [r1]
  404066:	3104      	adds	r1, #4
  404068:	17e5      	asrs	r5, r4, #31
  40406a:	4622      	mov	r2, r4
  40406c:	462b      	mov	r3, r5
  40406e:	910e      	str	r1, [sp, #56]	; 0x38
  404070:	2a00      	cmp	r2, #0
  404072:	f173 0300 	sbcs.w	r3, r3, #0
  404076:	f2c0 8487 	blt.w	404988 <_vfprintf_r+0xf3c>
  40407a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40407c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404080:	1c4a      	adds	r2, r1, #1
  404082:	f04f 0301 	mov.w	r3, #1
  404086:	f47f adf5 	bne.w	403c74 <_vfprintf_r+0x228>
  40408a:	ea54 0205 	orrs.w	r2, r4, r5
  40408e:	f000 826c 	beq.w	40456a <_vfprintf_r+0xb1e>
  404092:	f8cd b018 	str.w	fp, [sp, #24]
  404096:	2b01      	cmp	r3, #1
  404098:	f000 8308 	beq.w	4046ac <_vfprintf_r+0xc60>
  40409c:	2b02      	cmp	r3, #2
  40409e:	f040 8295 	bne.w	4045cc <_vfprintf_r+0xb80>
  4040a2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4040a4:	af30      	add	r7, sp, #192	; 0xc0
  4040a6:	0923      	lsrs	r3, r4, #4
  4040a8:	f004 010f 	and.w	r1, r4, #15
  4040ac:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4040b0:	092a      	lsrs	r2, r5, #4
  4040b2:	461c      	mov	r4, r3
  4040b4:	4615      	mov	r5, r2
  4040b6:	5c43      	ldrb	r3, [r0, r1]
  4040b8:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4040bc:	ea54 0305 	orrs.w	r3, r4, r5
  4040c0:	d1f1      	bne.n	4040a6 <_vfprintf_r+0x65a>
  4040c2:	ab30      	add	r3, sp, #192	; 0xc0
  4040c4:	1bdb      	subs	r3, r3, r7
  4040c6:	930d      	str	r3, [sp, #52]	; 0x34
  4040c8:	e5ea      	b.n	403ca0 <_vfprintf_r+0x254>
  4040ca:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4040ce:	f899 6000 	ldrb.w	r6, [r9]
  4040d2:	e53a      	b.n	403b4a <_vfprintf_r+0xfe>
  4040d4:	f899 6000 	ldrb.w	r6, [r9]
  4040d8:	2e6c      	cmp	r6, #108	; 0x6c
  4040da:	bf03      	ittte	eq
  4040dc:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  4040e0:	f04b 0b20 	orreq.w	fp, fp, #32
  4040e4:	f109 0901 	addeq.w	r9, r9, #1
  4040e8:	f04b 0b10 	orrne.w	fp, fp, #16
  4040ec:	e52d      	b.n	403b4a <_vfprintf_r+0xfe>
  4040ee:	2a00      	cmp	r2, #0
  4040f0:	f040 874c 	bne.w	404f8c <_vfprintf_r+0x1540>
  4040f4:	f01b 0f20 	tst.w	fp, #32
  4040f8:	f040 853f 	bne.w	404b7a <_vfprintf_r+0x112e>
  4040fc:	f01b 0f10 	tst.w	fp, #16
  404100:	f040 80fc 	bne.w	4042fc <_vfprintf_r+0x8b0>
  404104:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404108:	f000 80f8 	beq.w	4042fc <_vfprintf_r+0x8b0>
  40410c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40410e:	6813      	ldr	r3, [r2, #0]
  404110:	3204      	adds	r2, #4
  404112:	920e      	str	r2, [sp, #56]	; 0x38
  404114:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  404118:	801a      	strh	r2, [r3, #0]
  40411a:	e4e3      	b.n	403ae4 <_vfprintf_r+0x98>
  40411c:	f899 6000 	ldrb.w	r6, [r9]
  404120:	2900      	cmp	r1, #0
  404122:	f47f ad12 	bne.w	403b4a <_vfprintf_r+0xfe>
  404126:	2201      	movs	r2, #1
  404128:	2120      	movs	r1, #32
  40412a:	e50e      	b.n	403b4a <_vfprintf_r+0xfe>
  40412c:	f899 6000 	ldrb.w	r6, [r9]
  404130:	2e2a      	cmp	r6, #42	; 0x2a
  404132:	f109 0001 	add.w	r0, r9, #1
  404136:	f000 86f1 	beq.w	404f1c <_vfprintf_r+0x14d0>
  40413a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  40413e:	2b09      	cmp	r3, #9
  404140:	4681      	mov	r9, r0
  404142:	bf98      	it	ls
  404144:	2000      	movls	r0, #0
  404146:	f200 863d 	bhi.w	404dc4 <_vfprintf_r+0x1378>
  40414a:	f819 6b01 	ldrb.w	r6, [r9], #1
  40414e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404152:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  404156:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  40415a:	2b09      	cmp	r3, #9
  40415c:	d9f5      	bls.n	40414a <_vfprintf_r+0x6fe>
  40415e:	9009      	str	r0, [sp, #36]	; 0x24
  404160:	e4f5      	b.n	403b4e <_vfprintf_r+0x102>
  404162:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404166:	f899 6000 	ldrb.w	r6, [r9]
  40416a:	e4ee      	b.n	403b4a <_vfprintf_r+0xfe>
  40416c:	f899 6000 	ldrb.w	r6, [r9]
  404170:	2201      	movs	r2, #1
  404172:	212b      	movs	r1, #43	; 0x2b
  404174:	e4e9      	b.n	403b4a <_vfprintf_r+0xfe>
  404176:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404178:	4bae      	ldr	r3, [pc, #696]	; (404434 <_vfprintf_r+0x9e8>)
  40417a:	6814      	ldr	r4, [r2, #0]
  40417c:	9318      	str	r3, [sp, #96]	; 0x60
  40417e:	2678      	movs	r6, #120	; 0x78
  404180:	2330      	movs	r3, #48	; 0x30
  404182:	3204      	adds	r2, #4
  404184:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  404188:	f04b 0b02 	orr.w	fp, fp, #2
  40418c:	920e      	str	r2, [sp, #56]	; 0x38
  40418e:	2500      	movs	r5, #0
  404190:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  404194:	2302      	movs	r3, #2
  404196:	e565      	b.n	403c64 <_vfprintf_r+0x218>
  404198:	2a00      	cmp	r2, #0
  40419a:	f040 86e4 	bne.w	404f66 <_vfprintf_r+0x151a>
  40419e:	4ba6      	ldr	r3, [pc, #664]	; (404438 <_vfprintf_r+0x9ec>)
  4041a0:	9318      	str	r3, [sp, #96]	; 0x60
  4041a2:	e6ff      	b.n	403fa4 <_vfprintf_r+0x558>
  4041a4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4041a6:	f8cd b018 	str.w	fp, [sp, #24]
  4041aa:	680a      	ldr	r2, [r1, #0]
  4041ac:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4041b0:	2300      	movs	r3, #0
  4041b2:	460a      	mov	r2, r1
  4041b4:	469a      	mov	sl, r3
  4041b6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4041ba:	3204      	adds	r2, #4
  4041bc:	2301      	movs	r3, #1
  4041be:	9307      	str	r3, [sp, #28]
  4041c0:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  4041c4:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  4041c8:	920e      	str	r2, [sp, #56]	; 0x38
  4041ca:	930d      	str	r3, [sp, #52]	; 0x34
  4041cc:	af26      	add	r7, sp, #152	; 0x98
  4041ce:	e575      	b.n	403cbc <_vfprintf_r+0x270>
  4041d0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  4041d4:	2000      	movs	r0, #0
  4041d6:	f819 6b01 	ldrb.w	r6, [r9], #1
  4041da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4041de:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  4041e2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  4041e6:	2b09      	cmp	r3, #9
  4041e8:	d9f5      	bls.n	4041d6 <_vfprintf_r+0x78a>
  4041ea:	900c      	str	r0, [sp, #48]	; 0x30
  4041ec:	e4af      	b.n	403b4e <_vfprintf_r+0x102>
  4041ee:	2a00      	cmp	r2, #0
  4041f0:	f040 86c8 	bne.w	404f84 <_vfprintf_r+0x1538>
  4041f4:	f04b 0b10 	orr.w	fp, fp, #16
  4041f8:	e726      	b.n	404048 <_vfprintf_r+0x5fc>
  4041fa:	f04b 0b01 	orr.w	fp, fp, #1
  4041fe:	f899 6000 	ldrb.w	r6, [r9]
  404202:	e4a2      	b.n	403b4a <_vfprintf_r+0xfe>
  404204:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404206:	6823      	ldr	r3, [r4, #0]
  404208:	930c      	str	r3, [sp, #48]	; 0x30
  40420a:	4618      	mov	r0, r3
  40420c:	2800      	cmp	r0, #0
  40420e:	4623      	mov	r3, r4
  404210:	f103 0304 	add.w	r3, r3, #4
  404214:	f6ff aeb8 	blt.w	403f88 <_vfprintf_r+0x53c>
  404218:	930e      	str	r3, [sp, #56]	; 0x38
  40421a:	f899 6000 	ldrb.w	r6, [r9]
  40421e:	e494      	b.n	403b4a <_vfprintf_r+0xfe>
  404220:	2a00      	cmp	r2, #0
  404222:	f040 86b7 	bne.w	404f94 <_vfprintf_r+0x1548>
  404226:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404228:	3507      	adds	r5, #7
  40422a:	f025 0307 	bic.w	r3, r5, #7
  40422e:	f103 0208 	add.w	r2, r3, #8
  404232:	920e      	str	r2, [sp, #56]	; 0x38
  404234:	681a      	ldr	r2, [r3, #0]
  404236:	9213      	str	r2, [sp, #76]	; 0x4c
  404238:	685b      	ldr	r3, [r3, #4]
  40423a:	9312      	str	r3, [sp, #72]	; 0x48
  40423c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40423e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  404240:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404244:	4628      	mov	r0, r5
  404246:	4621      	mov	r1, r4
  404248:	f04f 32ff 	mov.w	r2, #4294967295
  40424c:	4b7b      	ldr	r3, [pc, #492]	; (40443c <_vfprintf_r+0x9f0>)
  40424e:	f004 fbcb 	bl	4089e8 <__aeabi_dcmpun>
  404252:	2800      	cmp	r0, #0
  404254:	f040 83a2 	bne.w	40499c <_vfprintf_r+0xf50>
  404258:	4628      	mov	r0, r5
  40425a:	4621      	mov	r1, r4
  40425c:	f04f 32ff 	mov.w	r2, #4294967295
  404260:	4b76      	ldr	r3, [pc, #472]	; (40443c <_vfprintf_r+0x9f0>)
  404262:	f004 fba3 	bl	4089ac <__aeabi_dcmple>
  404266:	2800      	cmp	r0, #0
  404268:	f040 8398 	bne.w	40499c <_vfprintf_r+0xf50>
  40426c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40426e:	9813      	ldr	r0, [sp, #76]	; 0x4c
  404270:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404272:	9912      	ldr	r1, [sp, #72]	; 0x48
  404274:	f004 fb90 	bl	408998 <__aeabi_dcmplt>
  404278:	2800      	cmp	r0, #0
  40427a:	f040 8435 	bne.w	404ae8 <_vfprintf_r+0x109c>
  40427e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404282:	4f6f      	ldr	r7, [pc, #444]	; (404440 <_vfprintf_r+0x9f4>)
  404284:	4b6f      	ldr	r3, [pc, #444]	; (404444 <_vfprintf_r+0x9f8>)
  404286:	2203      	movs	r2, #3
  404288:	2100      	movs	r1, #0
  40428a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40428e:	9207      	str	r2, [sp, #28]
  404290:	9109      	str	r1, [sp, #36]	; 0x24
  404292:	9006      	str	r0, [sp, #24]
  404294:	2e47      	cmp	r6, #71	; 0x47
  404296:	bfd8      	it	le
  404298:	461f      	movle	r7, r3
  40429a:	920d      	str	r2, [sp, #52]	; 0x34
  40429c:	9110      	str	r1, [sp, #64]	; 0x40
  40429e:	e507      	b.n	403cb0 <_vfprintf_r+0x264>
  4042a0:	f04b 0b08 	orr.w	fp, fp, #8
  4042a4:	f899 6000 	ldrb.w	r6, [r9]
  4042a8:	e44f      	b.n	403b4a <_vfprintf_r+0xfe>
  4042aa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4042ac:	3507      	adds	r5, #7
  4042ae:	f025 0307 	bic.w	r3, r5, #7
  4042b2:	f103 0208 	add.w	r2, r3, #8
  4042b6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4042ba:	920e      	str	r2, [sp, #56]	; 0x38
  4042bc:	2300      	movs	r3, #0
  4042be:	e4d1      	b.n	403c64 <_vfprintf_r+0x218>
  4042c0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4042c2:	3507      	adds	r5, #7
  4042c4:	f025 0307 	bic.w	r3, r5, #7
  4042c8:	f103 0208 	add.w	r2, r3, #8
  4042cc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4042d0:	920e      	str	r2, [sp, #56]	; 0x38
  4042d2:	2301      	movs	r3, #1
  4042d4:	e4c6      	b.n	403c64 <_vfprintf_r+0x218>
  4042d6:	2a00      	cmp	r2, #0
  4042d8:	f040 8650 	bne.w	404f7c <_vfprintf_r+0x1530>
  4042dc:	b1c6      	cbz	r6, 404310 <_vfprintf_r+0x8c4>
  4042de:	2300      	movs	r3, #0
  4042e0:	2201      	movs	r2, #1
  4042e2:	469a      	mov	sl, r3
  4042e4:	9207      	str	r2, [sp, #28]
  4042e6:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  4042ea:	f8cd b018 	str.w	fp, [sp, #24]
  4042ee:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4042f2:	9309      	str	r3, [sp, #36]	; 0x24
  4042f4:	9310      	str	r3, [sp, #64]	; 0x40
  4042f6:	920d      	str	r2, [sp, #52]	; 0x34
  4042f8:	af26      	add	r7, sp, #152	; 0x98
  4042fa:	e4df      	b.n	403cbc <_vfprintf_r+0x270>
  4042fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4042fe:	6813      	ldr	r3, [r2, #0]
  404300:	3204      	adds	r2, #4
  404302:	920e      	str	r2, [sp, #56]	; 0x38
  404304:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404306:	601a      	str	r2, [r3, #0]
  404308:	f7ff bbec 	b.w	403ae4 <_vfprintf_r+0x98>
  40430c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40430e:	e527      	b.n	403d60 <_vfprintf_r+0x314>
  404310:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404312:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  404316:	2b00      	cmp	r3, #0
  404318:	f040 8594 	bne.w	404e44 <_vfprintf_r+0x13f8>
  40431c:	2300      	movs	r3, #0
  40431e:	9324      	str	r3, [sp, #144]	; 0x90
  404320:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  404324:	f013 0f01 	tst.w	r3, #1
  404328:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  40432c:	d102      	bne.n	404334 <_vfprintf_r+0x8e8>
  40432e:	059a      	lsls	r2, r3, #22
  404330:	f140 8249 	bpl.w	4047c6 <_vfprintf_r+0xd7a>
  404334:	065b      	lsls	r3, r3, #25
  404336:	f53f adec 	bmi.w	403f12 <_vfprintf_r+0x4c6>
  40433a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40433c:	b041      	add	sp, #260	; 0x104
  40433e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404342:	2e65      	cmp	r6, #101	; 0x65
  404344:	f340 80b2 	ble.w	4044ac <_vfprintf_r+0xa60>
  404348:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40434a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40434c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40434e:	9912      	ldr	r1, [sp, #72]	; 0x48
  404350:	f004 fb18 	bl	408984 <__aeabi_dcmpeq>
  404354:	2800      	cmp	r0, #0
  404356:	f000 8160 	beq.w	40461a <_vfprintf_r+0xbce>
  40435a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40435c:	4a3a      	ldr	r2, [pc, #232]	; (404448 <_vfprintf_r+0x9fc>)
  40435e:	f8c8 2000 	str.w	r2, [r8]
  404362:	3301      	adds	r3, #1
  404364:	3401      	adds	r4, #1
  404366:	2201      	movs	r2, #1
  404368:	2b07      	cmp	r3, #7
  40436a:	9425      	str	r4, [sp, #148]	; 0x94
  40436c:	9324      	str	r3, [sp, #144]	; 0x90
  40436e:	f8c8 2004 	str.w	r2, [r8, #4]
  404372:	f300 83bf 	bgt.w	404af4 <_vfprintf_r+0x10a8>
  404376:	f108 0808 	add.w	r8, r8, #8
  40437a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40437c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40437e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404380:	4293      	cmp	r3, r2
  404382:	db03      	blt.n	40438c <_vfprintf_r+0x940>
  404384:	9b06      	ldr	r3, [sp, #24]
  404386:	07df      	lsls	r7, r3, #31
  404388:	f57f ad65 	bpl.w	403e56 <_vfprintf_r+0x40a>
  40438c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40438e:	9914      	ldr	r1, [sp, #80]	; 0x50
  404390:	9a15      	ldr	r2, [sp, #84]	; 0x54
  404392:	f8c8 2000 	str.w	r2, [r8]
  404396:	3301      	adds	r3, #1
  404398:	440c      	add	r4, r1
  40439a:	2b07      	cmp	r3, #7
  40439c:	f8c8 1004 	str.w	r1, [r8, #4]
  4043a0:	9425      	str	r4, [sp, #148]	; 0x94
  4043a2:	9324      	str	r3, [sp, #144]	; 0x90
  4043a4:	f300 83f8 	bgt.w	404b98 <_vfprintf_r+0x114c>
  4043a8:	f108 0808 	add.w	r8, r8, #8
  4043ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4043ae:	1e5e      	subs	r6, r3, #1
  4043b0:	2e00      	cmp	r6, #0
  4043b2:	f77f ad50 	ble.w	403e56 <_vfprintf_r+0x40a>
  4043b6:	2e10      	cmp	r6, #16
  4043b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043ba:	4d24      	ldr	r5, [pc, #144]	; (40444c <_vfprintf_r+0xa00>)
  4043bc:	f340 81dd 	ble.w	40477a <_vfprintf_r+0xd2e>
  4043c0:	2710      	movs	r7, #16
  4043c2:	f8dd a020 	ldr.w	sl, [sp, #32]
  4043c6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4043ca:	e005      	b.n	4043d8 <_vfprintf_r+0x98c>
  4043cc:	f108 0808 	add.w	r8, r8, #8
  4043d0:	3e10      	subs	r6, #16
  4043d2:	2e10      	cmp	r6, #16
  4043d4:	f340 81d1 	ble.w	40477a <_vfprintf_r+0xd2e>
  4043d8:	3301      	adds	r3, #1
  4043da:	3410      	adds	r4, #16
  4043dc:	2b07      	cmp	r3, #7
  4043de:	9425      	str	r4, [sp, #148]	; 0x94
  4043e0:	9324      	str	r3, [sp, #144]	; 0x90
  4043e2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4043e6:	ddf1      	ble.n	4043cc <_vfprintf_r+0x980>
  4043e8:	aa23      	add	r2, sp, #140	; 0x8c
  4043ea:	4659      	mov	r1, fp
  4043ec:	4650      	mov	r0, sl
  4043ee:	f7ff fb23 	bl	403a38 <__sprint_r>
  4043f2:	2800      	cmp	r0, #0
  4043f4:	f040 83cd 	bne.w	404b92 <_vfprintf_r+0x1146>
  4043f8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4043fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043fc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404400:	e7e6      	b.n	4043d0 <_vfprintf_r+0x984>
  404402:	46aa      	mov	sl, r5
  404404:	e78c      	b.n	404320 <_vfprintf_r+0x8d4>
  404406:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404408:	9a07      	ldr	r2, [sp, #28]
  40440a:	eba3 0a02 	sub.w	sl, r3, r2
  40440e:	f1ba 0f00 	cmp.w	sl, #0
  404412:	f77f acca 	ble.w	403daa <_vfprintf_r+0x35e>
  404416:	f1ba 0f10 	cmp.w	sl, #16
  40441a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40441c:	4d0b      	ldr	r5, [pc, #44]	; (40444c <_vfprintf_r+0xa00>)
  40441e:	dd39      	ble.n	404494 <_vfprintf_r+0xa48>
  404420:	4642      	mov	r2, r8
  404422:	4621      	mov	r1, r4
  404424:	46b0      	mov	r8, r6
  404426:	f04f 0b10 	mov.w	fp, #16
  40442a:	462e      	mov	r6, r5
  40442c:	9c08      	ldr	r4, [sp, #32]
  40442e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404430:	e015      	b.n	40445e <_vfprintf_r+0xa12>
  404432:	bf00      	nop
  404434:	00409134 	.word	0x00409134
  404438:	00409120 	.word	0x00409120
  40443c:	7fefffff 	.word	0x7fefffff
  404440:	00409114 	.word	0x00409114
  404444:	00409110 	.word	0x00409110
  404448:	00409150 	.word	0x00409150
  40444c:	00409184 	.word	0x00409184
  404450:	f1aa 0a10 	sub.w	sl, sl, #16
  404454:	f1ba 0f10 	cmp.w	sl, #16
  404458:	f102 0208 	add.w	r2, r2, #8
  40445c:	dd16      	ble.n	40448c <_vfprintf_r+0xa40>
  40445e:	3301      	adds	r3, #1
  404460:	3110      	adds	r1, #16
  404462:	2b07      	cmp	r3, #7
  404464:	9125      	str	r1, [sp, #148]	; 0x94
  404466:	9324      	str	r3, [sp, #144]	; 0x90
  404468:	e882 0840 	stmia.w	r2, {r6, fp}
  40446c:	ddf0      	ble.n	404450 <_vfprintf_r+0xa04>
  40446e:	aa23      	add	r2, sp, #140	; 0x8c
  404470:	4629      	mov	r1, r5
  404472:	4620      	mov	r0, r4
  404474:	f7ff fae0 	bl	403a38 <__sprint_r>
  404478:	2800      	cmp	r0, #0
  40447a:	d1c2      	bne.n	404402 <_vfprintf_r+0x9b6>
  40447c:	f1aa 0a10 	sub.w	sl, sl, #16
  404480:	f1ba 0f10 	cmp.w	sl, #16
  404484:	9925      	ldr	r1, [sp, #148]	; 0x94
  404486:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404488:	aa30      	add	r2, sp, #192	; 0xc0
  40448a:	dce8      	bgt.n	40445e <_vfprintf_r+0xa12>
  40448c:	4635      	mov	r5, r6
  40448e:	460c      	mov	r4, r1
  404490:	4646      	mov	r6, r8
  404492:	4690      	mov	r8, r2
  404494:	3301      	adds	r3, #1
  404496:	4454      	add	r4, sl
  404498:	2b07      	cmp	r3, #7
  40449a:	9425      	str	r4, [sp, #148]	; 0x94
  40449c:	9324      	str	r3, [sp, #144]	; 0x90
  40449e:	e888 0420 	stmia.w	r8, {r5, sl}
  4044a2:	f300 8264 	bgt.w	40496e <_vfprintf_r+0xf22>
  4044a6:	f108 0808 	add.w	r8, r8, #8
  4044aa:	e47e      	b.n	403daa <_vfprintf_r+0x35e>
  4044ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044ae:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4044b0:	2b01      	cmp	r3, #1
  4044b2:	f340 81fd 	ble.w	4048b0 <_vfprintf_r+0xe64>
  4044b6:	3601      	adds	r6, #1
  4044b8:	3401      	adds	r4, #1
  4044ba:	2301      	movs	r3, #1
  4044bc:	2e07      	cmp	r6, #7
  4044be:	9425      	str	r4, [sp, #148]	; 0x94
  4044c0:	9624      	str	r6, [sp, #144]	; 0x90
  4044c2:	f8c8 7000 	str.w	r7, [r8]
  4044c6:	f8c8 3004 	str.w	r3, [r8, #4]
  4044ca:	f300 820e 	bgt.w	4048ea <_vfprintf_r+0xe9e>
  4044ce:	f108 0808 	add.w	r8, r8, #8
  4044d2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4044d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4044d6:	f8c8 3000 	str.w	r3, [r8]
  4044da:	3601      	adds	r6, #1
  4044dc:	4414      	add	r4, r2
  4044de:	2e07      	cmp	r6, #7
  4044e0:	9425      	str	r4, [sp, #148]	; 0x94
  4044e2:	9624      	str	r6, [sp, #144]	; 0x90
  4044e4:	f8c8 2004 	str.w	r2, [r8, #4]
  4044e8:	f300 822e 	bgt.w	404948 <_vfprintf_r+0xefc>
  4044ec:	f108 0808 	add.w	r8, r8, #8
  4044f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4044f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4044f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4044f6:	9912      	ldr	r1, [sp, #72]	; 0x48
  4044f8:	f004 fa44 	bl	408984 <__aeabi_dcmpeq>
  4044fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044fe:	2800      	cmp	r0, #0
  404500:	f040 8106 	bne.w	404710 <_vfprintf_r+0xcc4>
  404504:	3b01      	subs	r3, #1
  404506:	3601      	adds	r6, #1
  404508:	3701      	adds	r7, #1
  40450a:	441c      	add	r4, r3
  40450c:	2e07      	cmp	r6, #7
  40450e:	9624      	str	r6, [sp, #144]	; 0x90
  404510:	9425      	str	r4, [sp, #148]	; 0x94
  404512:	f8c8 7000 	str.w	r7, [r8]
  404516:	f8c8 3004 	str.w	r3, [r8, #4]
  40451a:	f300 81d9 	bgt.w	4048d0 <_vfprintf_r+0xe84>
  40451e:	f108 0808 	add.w	r8, r8, #8
  404522:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404524:	f8c8 2004 	str.w	r2, [r8, #4]
  404528:	3601      	adds	r6, #1
  40452a:	4414      	add	r4, r2
  40452c:	ab1f      	add	r3, sp, #124	; 0x7c
  40452e:	2e07      	cmp	r6, #7
  404530:	9425      	str	r4, [sp, #148]	; 0x94
  404532:	9624      	str	r6, [sp, #144]	; 0x90
  404534:	f8c8 3000 	str.w	r3, [r8]
  404538:	f77f ac8b 	ble.w	403e52 <_vfprintf_r+0x406>
  40453c:	aa23      	add	r2, sp, #140	; 0x8c
  40453e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404540:	9808      	ldr	r0, [sp, #32]
  404542:	f7ff fa79 	bl	403a38 <__sprint_r>
  404546:	b958      	cbnz	r0, 404560 <_vfprintf_r+0xb14>
  404548:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40454a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40454e:	e482      	b.n	403e56 <_vfprintf_r+0x40a>
  404550:	aa23      	add	r2, sp, #140	; 0x8c
  404552:	990a      	ldr	r1, [sp, #40]	; 0x28
  404554:	9808      	ldr	r0, [sp, #32]
  404556:	f7ff fa6f 	bl	403a38 <__sprint_r>
  40455a:	2800      	cmp	r0, #0
  40455c:	f43f acc5 	beq.w	403eea <_vfprintf_r+0x49e>
  404560:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  404564:	e6dc      	b.n	404320 <_vfprintf_r+0x8d4>
  404566:	f8dd b018 	ldr.w	fp, [sp, #24]
  40456a:	2b01      	cmp	r3, #1
  40456c:	f000 8121 	beq.w	4047b2 <_vfprintf_r+0xd66>
  404570:	2b02      	cmp	r3, #2
  404572:	d127      	bne.n	4045c4 <_vfprintf_r+0xb78>
  404574:	f8cd b018 	str.w	fp, [sp, #24]
  404578:	2400      	movs	r4, #0
  40457a:	2500      	movs	r5, #0
  40457c:	e591      	b.n	4040a2 <_vfprintf_r+0x656>
  40457e:	aa23      	add	r2, sp, #140	; 0x8c
  404580:	990a      	ldr	r1, [sp, #40]	; 0x28
  404582:	9808      	ldr	r0, [sp, #32]
  404584:	f7ff fa58 	bl	403a38 <__sprint_r>
  404588:	2800      	cmp	r0, #0
  40458a:	d1e9      	bne.n	404560 <_vfprintf_r+0xb14>
  40458c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40458e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404592:	e44d      	b.n	403e30 <_vfprintf_r+0x3e4>
  404594:	aa23      	add	r2, sp, #140	; 0x8c
  404596:	990a      	ldr	r1, [sp, #40]	; 0x28
  404598:	9808      	ldr	r0, [sp, #32]
  40459a:	f7ff fa4d 	bl	403a38 <__sprint_r>
  40459e:	2800      	cmp	r0, #0
  4045a0:	d1de      	bne.n	404560 <_vfprintf_r+0xb14>
  4045a2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4045a4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4045a8:	f7ff bbec 	b.w	403d84 <_vfprintf_r+0x338>
  4045ac:	aa23      	add	r2, sp, #140	; 0x8c
  4045ae:	990a      	ldr	r1, [sp, #40]	; 0x28
  4045b0:	9808      	ldr	r0, [sp, #32]
  4045b2:	f7ff fa41 	bl	403a38 <__sprint_r>
  4045b6:	2800      	cmp	r0, #0
  4045b8:	d1d2      	bne.n	404560 <_vfprintf_r+0xb14>
  4045ba:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4045bc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4045c0:	f7ff bbf0 	b.w	403da4 <_vfprintf_r+0x358>
  4045c4:	f8cd b018 	str.w	fp, [sp, #24]
  4045c8:	2400      	movs	r4, #0
  4045ca:	2500      	movs	r5, #0
  4045cc:	a930      	add	r1, sp, #192	; 0xc0
  4045ce:	e000      	b.n	4045d2 <_vfprintf_r+0xb86>
  4045d0:	4639      	mov	r1, r7
  4045d2:	08e2      	lsrs	r2, r4, #3
  4045d4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4045d8:	08e8      	lsrs	r0, r5, #3
  4045da:	f004 0307 	and.w	r3, r4, #7
  4045de:	4605      	mov	r5, r0
  4045e0:	4614      	mov	r4, r2
  4045e2:	3330      	adds	r3, #48	; 0x30
  4045e4:	ea54 0205 	orrs.w	r2, r4, r5
  4045e8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4045ec:	f101 37ff 	add.w	r7, r1, #4294967295
  4045f0:	d1ee      	bne.n	4045d0 <_vfprintf_r+0xb84>
  4045f2:	9a06      	ldr	r2, [sp, #24]
  4045f4:	07d2      	lsls	r2, r2, #31
  4045f6:	f57f ad64 	bpl.w	4040c2 <_vfprintf_r+0x676>
  4045fa:	2b30      	cmp	r3, #48	; 0x30
  4045fc:	f43f ad61 	beq.w	4040c2 <_vfprintf_r+0x676>
  404600:	2330      	movs	r3, #48	; 0x30
  404602:	3902      	subs	r1, #2
  404604:	f807 3c01 	strb.w	r3, [r7, #-1]
  404608:	ab30      	add	r3, sp, #192	; 0xc0
  40460a:	1a5b      	subs	r3, r3, r1
  40460c:	930d      	str	r3, [sp, #52]	; 0x34
  40460e:	460f      	mov	r7, r1
  404610:	f7ff bb46 	b.w	403ca0 <_vfprintf_r+0x254>
  404614:	2302      	movs	r3, #2
  404616:	f7ff bb25 	b.w	403c64 <_vfprintf_r+0x218>
  40461a:	991d      	ldr	r1, [sp, #116]	; 0x74
  40461c:	2900      	cmp	r1, #0
  40461e:	f340 8274 	ble.w	404b0a <_vfprintf_r+0x10be>
  404622:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404624:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404626:	4293      	cmp	r3, r2
  404628:	bfa8      	it	ge
  40462a:	4613      	movge	r3, r2
  40462c:	2b00      	cmp	r3, #0
  40462e:	461e      	mov	r6, r3
  404630:	dd0d      	ble.n	40464e <_vfprintf_r+0xc02>
  404632:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404634:	f8c8 7000 	str.w	r7, [r8]
  404638:	3301      	adds	r3, #1
  40463a:	4434      	add	r4, r6
  40463c:	2b07      	cmp	r3, #7
  40463e:	9425      	str	r4, [sp, #148]	; 0x94
  404640:	f8c8 6004 	str.w	r6, [r8, #4]
  404644:	9324      	str	r3, [sp, #144]	; 0x90
  404646:	f300 8324 	bgt.w	404c92 <_vfprintf_r+0x1246>
  40464a:	f108 0808 	add.w	r8, r8, #8
  40464e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404650:	2e00      	cmp	r6, #0
  404652:	bfa8      	it	ge
  404654:	1b9b      	subge	r3, r3, r6
  404656:	2b00      	cmp	r3, #0
  404658:	461e      	mov	r6, r3
  40465a:	f340 80d0 	ble.w	4047fe <_vfprintf_r+0xdb2>
  40465e:	2e10      	cmp	r6, #16
  404660:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404662:	4dc0      	ldr	r5, [pc, #768]	; (404964 <_vfprintf_r+0xf18>)
  404664:	f340 80b7 	ble.w	4047d6 <_vfprintf_r+0xd8a>
  404668:	4622      	mov	r2, r4
  40466a:	f04f 0a10 	mov.w	sl, #16
  40466e:	f8dd b020 	ldr.w	fp, [sp, #32]
  404672:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404674:	e005      	b.n	404682 <_vfprintf_r+0xc36>
  404676:	f108 0808 	add.w	r8, r8, #8
  40467a:	3e10      	subs	r6, #16
  40467c:	2e10      	cmp	r6, #16
  40467e:	f340 80a9 	ble.w	4047d4 <_vfprintf_r+0xd88>
  404682:	3301      	adds	r3, #1
  404684:	3210      	adds	r2, #16
  404686:	2b07      	cmp	r3, #7
  404688:	9225      	str	r2, [sp, #148]	; 0x94
  40468a:	9324      	str	r3, [sp, #144]	; 0x90
  40468c:	e888 0420 	stmia.w	r8, {r5, sl}
  404690:	ddf1      	ble.n	404676 <_vfprintf_r+0xc2a>
  404692:	aa23      	add	r2, sp, #140	; 0x8c
  404694:	4621      	mov	r1, r4
  404696:	4658      	mov	r0, fp
  404698:	f7ff f9ce 	bl	403a38 <__sprint_r>
  40469c:	2800      	cmp	r0, #0
  40469e:	f040 8324 	bne.w	404cea <_vfprintf_r+0x129e>
  4046a2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4046a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046a6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4046aa:	e7e6      	b.n	40467a <_vfprintf_r+0xc2e>
  4046ac:	2d00      	cmp	r5, #0
  4046ae:	bf08      	it	eq
  4046b0:	2c0a      	cmpeq	r4, #10
  4046b2:	d37c      	bcc.n	4047ae <_vfprintf_r+0xd62>
  4046b4:	af30      	add	r7, sp, #192	; 0xc0
  4046b6:	4620      	mov	r0, r4
  4046b8:	4629      	mov	r1, r5
  4046ba:	220a      	movs	r2, #10
  4046bc:	2300      	movs	r3, #0
  4046be:	f004 f9d1 	bl	408a64 <__aeabi_uldivmod>
  4046c2:	3230      	adds	r2, #48	; 0x30
  4046c4:	f807 2d01 	strb.w	r2, [r7, #-1]!
  4046c8:	4620      	mov	r0, r4
  4046ca:	4629      	mov	r1, r5
  4046cc:	2300      	movs	r3, #0
  4046ce:	220a      	movs	r2, #10
  4046d0:	f004 f9c8 	bl	408a64 <__aeabi_uldivmod>
  4046d4:	4604      	mov	r4, r0
  4046d6:	460d      	mov	r5, r1
  4046d8:	ea54 0305 	orrs.w	r3, r4, r5
  4046dc:	d1eb      	bne.n	4046b6 <_vfprintf_r+0xc6a>
  4046de:	ab30      	add	r3, sp, #192	; 0xc0
  4046e0:	1bdb      	subs	r3, r3, r7
  4046e2:	930d      	str	r3, [sp, #52]	; 0x34
  4046e4:	f7ff badc 	b.w	403ca0 <_vfprintf_r+0x254>
  4046e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4046ea:	930d      	str	r3, [sp, #52]	; 0x34
  4046ec:	af30      	add	r7, sp, #192	; 0xc0
  4046ee:	f7ff bad7 	b.w	403ca0 <_vfprintf_r+0x254>
  4046f2:	aa23      	add	r2, sp, #140	; 0x8c
  4046f4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4046f6:	9808      	ldr	r0, [sp, #32]
  4046f8:	f7ff f99e 	bl	403a38 <__sprint_r>
  4046fc:	2800      	cmp	r0, #0
  4046fe:	f47f af2f 	bne.w	404560 <_vfprintf_r+0xb14>
  404702:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404706:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404708:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40470c:	f7ff bb28 	b.w	403d60 <_vfprintf_r+0x314>
  404710:	1e5f      	subs	r7, r3, #1
  404712:	2f00      	cmp	r7, #0
  404714:	f77f af05 	ble.w	404522 <_vfprintf_r+0xad6>
  404718:	2f10      	cmp	r7, #16
  40471a:	4d92      	ldr	r5, [pc, #584]	; (404964 <_vfprintf_r+0xf18>)
  40471c:	f340 810a 	ble.w	404934 <_vfprintf_r+0xee8>
  404720:	f04f 0a10 	mov.w	sl, #16
  404724:	f8dd b020 	ldr.w	fp, [sp, #32]
  404728:	e005      	b.n	404736 <_vfprintf_r+0xcea>
  40472a:	f108 0808 	add.w	r8, r8, #8
  40472e:	3f10      	subs	r7, #16
  404730:	2f10      	cmp	r7, #16
  404732:	f340 80ff 	ble.w	404934 <_vfprintf_r+0xee8>
  404736:	3601      	adds	r6, #1
  404738:	3410      	adds	r4, #16
  40473a:	2e07      	cmp	r6, #7
  40473c:	9425      	str	r4, [sp, #148]	; 0x94
  40473e:	9624      	str	r6, [sp, #144]	; 0x90
  404740:	e888 0420 	stmia.w	r8, {r5, sl}
  404744:	ddf1      	ble.n	40472a <_vfprintf_r+0xcde>
  404746:	aa23      	add	r2, sp, #140	; 0x8c
  404748:	990a      	ldr	r1, [sp, #40]	; 0x28
  40474a:	4658      	mov	r0, fp
  40474c:	f7ff f974 	bl	403a38 <__sprint_r>
  404750:	2800      	cmp	r0, #0
  404752:	f47f af05 	bne.w	404560 <_vfprintf_r+0xb14>
  404756:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404758:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40475a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40475e:	e7e6      	b.n	40472e <_vfprintf_r+0xce2>
  404760:	990e      	ldr	r1, [sp, #56]	; 0x38
  404762:	460a      	mov	r2, r1
  404764:	3204      	adds	r2, #4
  404766:	680c      	ldr	r4, [r1, #0]
  404768:	920e      	str	r2, [sp, #56]	; 0x38
  40476a:	2500      	movs	r5, #0
  40476c:	f7ff ba7a 	b.w	403c64 <_vfprintf_r+0x218>
  404770:	681c      	ldr	r4, [r3, #0]
  404772:	3304      	adds	r3, #4
  404774:	930e      	str	r3, [sp, #56]	; 0x38
  404776:	2500      	movs	r5, #0
  404778:	e426      	b.n	403fc8 <_vfprintf_r+0x57c>
  40477a:	3301      	adds	r3, #1
  40477c:	4434      	add	r4, r6
  40477e:	2b07      	cmp	r3, #7
  404780:	9425      	str	r4, [sp, #148]	; 0x94
  404782:	9324      	str	r3, [sp, #144]	; 0x90
  404784:	e888 0060 	stmia.w	r8, {r5, r6}
  404788:	f77f ab63 	ble.w	403e52 <_vfprintf_r+0x406>
  40478c:	e6d6      	b.n	40453c <_vfprintf_r+0xaf0>
  40478e:	3204      	adds	r2, #4
  404790:	681c      	ldr	r4, [r3, #0]
  404792:	920e      	str	r2, [sp, #56]	; 0x38
  404794:	2301      	movs	r3, #1
  404796:	2500      	movs	r5, #0
  404798:	f7ff ba64 	b.w	403c64 <_vfprintf_r+0x218>
  40479c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40479e:	6814      	ldr	r4, [r2, #0]
  4047a0:	4613      	mov	r3, r2
  4047a2:	3304      	adds	r3, #4
  4047a4:	17e5      	asrs	r5, r4, #31
  4047a6:	930e      	str	r3, [sp, #56]	; 0x38
  4047a8:	4622      	mov	r2, r4
  4047aa:	462b      	mov	r3, r5
  4047ac:	e460      	b.n	404070 <_vfprintf_r+0x624>
  4047ae:	f8dd b018 	ldr.w	fp, [sp, #24]
  4047b2:	f8cd b018 	str.w	fp, [sp, #24]
  4047b6:	af40      	add	r7, sp, #256	; 0x100
  4047b8:	3430      	adds	r4, #48	; 0x30
  4047ba:	2301      	movs	r3, #1
  4047bc:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4047c0:	930d      	str	r3, [sp, #52]	; 0x34
  4047c2:	f7ff ba6d 	b.w	403ca0 <_vfprintf_r+0x254>
  4047c6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4047ca:	f002 f927 	bl	406a1c <__retarget_lock_release_recursive>
  4047ce:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4047d2:	e5af      	b.n	404334 <_vfprintf_r+0x8e8>
  4047d4:	4614      	mov	r4, r2
  4047d6:	3301      	adds	r3, #1
  4047d8:	4434      	add	r4, r6
  4047da:	2b07      	cmp	r3, #7
  4047dc:	9425      	str	r4, [sp, #148]	; 0x94
  4047de:	9324      	str	r3, [sp, #144]	; 0x90
  4047e0:	e888 0060 	stmia.w	r8, {r5, r6}
  4047e4:	f340 816d 	ble.w	404ac2 <_vfprintf_r+0x1076>
  4047e8:	aa23      	add	r2, sp, #140	; 0x8c
  4047ea:	990a      	ldr	r1, [sp, #40]	; 0x28
  4047ec:	9808      	ldr	r0, [sp, #32]
  4047ee:	f7ff f923 	bl	403a38 <__sprint_r>
  4047f2:	2800      	cmp	r0, #0
  4047f4:	f47f aeb4 	bne.w	404560 <_vfprintf_r+0xb14>
  4047f8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4047fa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4047fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404800:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404802:	4293      	cmp	r3, r2
  404804:	f280 8158 	bge.w	404ab8 <_vfprintf_r+0x106c>
  404808:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40480a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40480c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40480e:	f8c8 1000 	str.w	r1, [r8]
  404812:	3201      	adds	r2, #1
  404814:	4404      	add	r4, r0
  404816:	2a07      	cmp	r2, #7
  404818:	9425      	str	r4, [sp, #148]	; 0x94
  40481a:	f8c8 0004 	str.w	r0, [r8, #4]
  40481e:	9224      	str	r2, [sp, #144]	; 0x90
  404820:	f300 8152 	bgt.w	404ac8 <_vfprintf_r+0x107c>
  404824:	f108 0808 	add.w	r8, r8, #8
  404828:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40482a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40482c:	1ad3      	subs	r3, r2, r3
  40482e:	1a56      	subs	r6, r2, r1
  404830:	429e      	cmp	r6, r3
  404832:	bfa8      	it	ge
  404834:	461e      	movge	r6, r3
  404836:	2e00      	cmp	r6, #0
  404838:	dd0e      	ble.n	404858 <_vfprintf_r+0xe0c>
  40483a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40483c:	f8c8 6004 	str.w	r6, [r8, #4]
  404840:	3201      	adds	r2, #1
  404842:	440f      	add	r7, r1
  404844:	4434      	add	r4, r6
  404846:	2a07      	cmp	r2, #7
  404848:	f8c8 7000 	str.w	r7, [r8]
  40484c:	9425      	str	r4, [sp, #148]	; 0x94
  40484e:	9224      	str	r2, [sp, #144]	; 0x90
  404850:	f300 823c 	bgt.w	404ccc <_vfprintf_r+0x1280>
  404854:	f108 0808 	add.w	r8, r8, #8
  404858:	2e00      	cmp	r6, #0
  40485a:	bfac      	ite	ge
  40485c:	1b9e      	subge	r6, r3, r6
  40485e:	461e      	movlt	r6, r3
  404860:	2e00      	cmp	r6, #0
  404862:	f77f aaf8 	ble.w	403e56 <_vfprintf_r+0x40a>
  404866:	2e10      	cmp	r6, #16
  404868:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40486a:	4d3e      	ldr	r5, [pc, #248]	; (404964 <_vfprintf_r+0xf18>)
  40486c:	dd85      	ble.n	40477a <_vfprintf_r+0xd2e>
  40486e:	2710      	movs	r7, #16
  404870:	f8dd a020 	ldr.w	sl, [sp, #32]
  404874:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404878:	e005      	b.n	404886 <_vfprintf_r+0xe3a>
  40487a:	f108 0808 	add.w	r8, r8, #8
  40487e:	3e10      	subs	r6, #16
  404880:	2e10      	cmp	r6, #16
  404882:	f77f af7a 	ble.w	40477a <_vfprintf_r+0xd2e>
  404886:	3301      	adds	r3, #1
  404888:	3410      	adds	r4, #16
  40488a:	2b07      	cmp	r3, #7
  40488c:	9425      	str	r4, [sp, #148]	; 0x94
  40488e:	9324      	str	r3, [sp, #144]	; 0x90
  404890:	e888 00a0 	stmia.w	r8, {r5, r7}
  404894:	ddf1      	ble.n	40487a <_vfprintf_r+0xe2e>
  404896:	aa23      	add	r2, sp, #140	; 0x8c
  404898:	4659      	mov	r1, fp
  40489a:	4650      	mov	r0, sl
  40489c:	f7ff f8cc 	bl	403a38 <__sprint_r>
  4048a0:	2800      	cmp	r0, #0
  4048a2:	f040 8176 	bne.w	404b92 <_vfprintf_r+0x1146>
  4048a6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4048a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048aa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4048ae:	e7e6      	b.n	40487e <_vfprintf_r+0xe32>
  4048b0:	9b06      	ldr	r3, [sp, #24]
  4048b2:	07d8      	lsls	r0, r3, #31
  4048b4:	f53f adff 	bmi.w	4044b6 <_vfprintf_r+0xa6a>
  4048b8:	3601      	adds	r6, #1
  4048ba:	3401      	adds	r4, #1
  4048bc:	2301      	movs	r3, #1
  4048be:	2e07      	cmp	r6, #7
  4048c0:	9425      	str	r4, [sp, #148]	; 0x94
  4048c2:	9624      	str	r6, [sp, #144]	; 0x90
  4048c4:	f8c8 7000 	str.w	r7, [r8]
  4048c8:	f8c8 3004 	str.w	r3, [r8, #4]
  4048cc:	f77f ae27 	ble.w	40451e <_vfprintf_r+0xad2>
  4048d0:	aa23      	add	r2, sp, #140	; 0x8c
  4048d2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4048d4:	9808      	ldr	r0, [sp, #32]
  4048d6:	f7ff f8af 	bl	403a38 <__sprint_r>
  4048da:	2800      	cmp	r0, #0
  4048dc:	f47f ae40 	bne.w	404560 <_vfprintf_r+0xb14>
  4048e0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4048e2:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4048e4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4048e8:	e61b      	b.n	404522 <_vfprintf_r+0xad6>
  4048ea:	aa23      	add	r2, sp, #140	; 0x8c
  4048ec:	990a      	ldr	r1, [sp, #40]	; 0x28
  4048ee:	9808      	ldr	r0, [sp, #32]
  4048f0:	f7ff f8a2 	bl	403a38 <__sprint_r>
  4048f4:	2800      	cmp	r0, #0
  4048f6:	f47f ae33 	bne.w	404560 <_vfprintf_r+0xb14>
  4048fa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4048fc:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4048fe:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404902:	e5e6      	b.n	4044d2 <_vfprintf_r+0xa86>
  404904:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404906:	3507      	adds	r5, #7
  404908:	f025 0507 	bic.w	r5, r5, #7
  40490c:	e9d5 2300 	ldrd	r2, r3, [r5]
  404910:	f105 0108 	add.w	r1, r5, #8
  404914:	910e      	str	r1, [sp, #56]	; 0x38
  404916:	4614      	mov	r4, r2
  404918:	461d      	mov	r5, r3
  40491a:	f7ff bba9 	b.w	404070 <_vfprintf_r+0x624>
  40491e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404920:	3507      	adds	r5, #7
  404922:	f025 0307 	bic.w	r3, r5, #7
  404926:	f103 0208 	add.w	r2, r3, #8
  40492a:	920e      	str	r2, [sp, #56]	; 0x38
  40492c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404930:	f7ff bb4a 	b.w	403fc8 <_vfprintf_r+0x57c>
  404934:	3601      	adds	r6, #1
  404936:	443c      	add	r4, r7
  404938:	2e07      	cmp	r6, #7
  40493a:	9425      	str	r4, [sp, #148]	; 0x94
  40493c:	9624      	str	r6, [sp, #144]	; 0x90
  40493e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404942:	f77f adec 	ble.w	40451e <_vfprintf_r+0xad2>
  404946:	e7c3      	b.n	4048d0 <_vfprintf_r+0xe84>
  404948:	aa23      	add	r2, sp, #140	; 0x8c
  40494a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40494c:	9808      	ldr	r0, [sp, #32]
  40494e:	f7ff f873 	bl	403a38 <__sprint_r>
  404952:	2800      	cmp	r0, #0
  404954:	f47f ae04 	bne.w	404560 <_vfprintf_r+0xb14>
  404958:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40495a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40495c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404960:	e5c6      	b.n	4044f0 <_vfprintf_r+0xaa4>
  404962:	bf00      	nop
  404964:	00409184 	.word	0x00409184
  404968:	af30      	add	r7, sp, #192	; 0xc0
  40496a:	f7ff b999 	b.w	403ca0 <_vfprintf_r+0x254>
  40496e:	aa23      	add	r2, sp, #140	; 0x8c
  404970:	990a      	ldr	r1, [sp, #40]	; 0x28
  404972:	9808      	ldr	r0, [sp, #32]
  404974:	f7ff f860 	bl	403a38 <__sprint_r>
  404978:	2800      	cmp	r0, #0
  40497a:	f47f adf1 	bne.w	404560 <_vfprintf_r+0xb14>
  40497e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404980:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404984:	f7ff ba11 	b.w	403daa <_vfprintf_r+0x35e>
  404988:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40498c:	4264      	negs	r4, r4
  40498e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404992:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404996:	2301      	movs	r3, #1
  404998:	f7ff b968 	b.w	403c6c <_vfprintf_r+0x220>
  40499c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  40499e:	4622      	mov	r2, r4
  4049a0:	4620      	mov	r0, r4
  4049a2:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4049a4:	4623      	mov	r3, r4
  4049a6:	4621      	mov	r1, r4
  4049a8:	f004 f81e 	bl	4089e8 <__aeabi_dcmpun>
  4049ac:	2800      	cmp	r0, #0
  4049ae:	f040 828c 	bne.w	404eca <_vfprintf_r+0x147e>
  4049b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4049b4:	3301      	adds	r3, #1
  4049b6:	f026 0320 	bic.w	r3, r6, #32
  4049ba:	930d      	str	r3, [sp, #52]	; 0x34
  4049bc:	f000 8091 	beq.w	404ae2 <_vfprintf_r+0x1096>
  4049c0:	2b47      	cmp	r3, #71	; 0x47
  4049c2:	d104      	bne.n	4049ce <_vfprintf_r+0xf82>
  4049c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4049c6:	2b00      	cmp	r3, #0
  4049c8:	bf08      	it	eq
  4049ca:	2301      	moveq	r3, #1
  4049cc:	9309      	str	r3, [sp, #36]	; 0x24
  4049ce:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4049d2:	9306      	str	r3, [sp, #24]
  4049d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4049d6:	f1b3 0a00 	subs.w	sl, r3, #0
  4049da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049dc:	9307      	str	r3, [sp, #28]
  4049de:	bfbb      	ittet	lt
  4049e0:	4653      	movlt	r3, sl
  4049e2:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  4049e6:	2300      	movge	r3, #0
  4049e8:	232d      	movlt	r3, #45	; 0x2d
  4049ea:	2e66      	cmp	r6, #102	; 0x66
  4049ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4049ee:	f000 817f 	beq.w	404cf0 <_vfprintf_r+0x12a4>
  4049f2:	2e46      	cmp	r6, #70	; 0x46
  4049f4:	f000 81d4 	beq.w	404da0 <_vfprintf_r+0x1354>
  4049f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4049fa:	9a07      	ldr	r2, [sp, #28]
  4049fc:	2b45      	cmp	r3, #69	; 0x45
  4049fe:	bf0c      	ite	eq
  404a00:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  404a02:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  404a04:	a821      	add	r0, sp, #132	; 0x84
  404a06:	a91e      	add	r1, sp, #120	; 0x78
  404a08:	bf08      	it	eq
  404a0a:	1c5d      	addeq	r5, r3, #1
  404a0c:	9004      	str	r0, [sp, #16]
  404a0e:	9103      	str	r1, [sp, #12]
  404a10:	a81d      	add	r0, sp, #116	; 0x74
  404a12:	2102      	movs	r1, #2
  404a14:	9002      	str	r0, [sp, #8]
  404a16:	4653      	mov	r3, sl
  404a18:	9501      	str	r5, [sp, #4]
  404a1a:	9100      	str	r1, [sp, #0]
  404a1c:	9808      	ldr	r0, [sp, #32]
  404a1e:	f000 fc0b 	bl	405238 <_dtoa_r>
  404a22:	2e67      	cmp	r6, #103	; 0x67
  404a24:	4607      	mov	r7, r0
  404a26:	f040 81af 	bne.w	404d88 <_vfprintf_r+0x133c>
  404a2a:	f01b 0f01 	tst.w	fp, #1
  404a2e:	f000 8213 	beq.w	404e58 <_vfprintf_r+0x140c>
  404a32:	197c      	adds	r4, r7, r5
  404a34:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404a36:	9807      	ldr	r0, [sp, #28]
  404a38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404a3a:	4651      	mov	r1, sl
  404a3c:	f003 ffa2 	bl	408984 <__aeabi_dcmpeq>
  404a40:	2800      	cmp	r0, #0
  404a42:	f040 8132 	bne.w	404caa <_vfprintf_r+0x125e>
  404a46:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404a48:	42a3      	cmp	r3, r4
  404a4a:	d206      	bcs.n	404a5a <_vfprintf_r+0x100e>
  404a4c:	2130      	movs	r1, #48	; 0x30
  404a4e:	1c5a      	adds	r2, r3, #1
  404a50:	9221      	str	r2, [sp, #132]	; 0x84
  404a52:	7019      	strb	r1, [r3, #0]
  404a54:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404a56:	429c      	cmp	r4, r3
  404a58:	d8f9      	bhi.n	404a4e <_vfprintf_r+0x1002>
  404a5a:	1bdb      	subs	r3, r3, r7
  404a5c:	9311      	str	r3, [sp, #68]	; 0x44
  404a5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404a60:	2b47      	cmp	r3, #71	; 0x47
  404a62:	f000 80b9 	beq.w	404bd8 <_vfprintf_r+0x118c>
  404a66:	2e65      	cmp	r6, #101	; 0x65
  404a68:	f340 8276 	ble.w	404f58 <_vfprintf_r+0x150c>
  404a6c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404a6e:	9310      	str	r3, [sp, #64]	; 0x40
  404a70:	2e66      	cmp	r6, #102	; 0x66
  404a72:	f000 8162 	beq.w	404d3a <_vfprintf_r+0x12ee>
  404a76:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404a78:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404a7a:	4619      	mov	r1, r3
  404a7c:	4291      	cmp	r1, r2
  404a7e:	f300 814f 	bgt.w	404d20 <_vfprintf_r+0x12d4>
  404a82:	f01b 0f01 	tst.w	fp, #1
  404a86:	f040 8209 	bne.w	404e9c <_vfprintf_r+0x1450>
  404a8a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404a8e:	9307      	str	r3, [sp, #28]
  404a90:	920d      	str	r2, [sp, #52]	; 0x34
  404a92:	2667      	movs	r6, #103	; 0x67
  404a94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a96:	2b00      	cmp	r3, #0
  404a98:	f040 8096 	bne.w	404bc8 <_vfprintf_r+0x117c>
  404a9c:	9309      	str	r3, [sp, #36]	; 0x24
  404a9e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404aa2:	f7ff b905 	b.w	403cb0 <_vfprintf_r+0x264>
  404aa6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  404aaa:	f001 ffb7 	bl	406a1c <__retarget_lock_release_recursive>
  404aae:	f04f 33ff 	mov.w	r3, #4294967295
  404ab2:	930b      	str	r3, [sp, #44]	; 0x2c
  404ab4:	f7ff ba30 	b.w	403f18 <_vfprintf_r+0x4cc>
  404ab8:	9a06      	ldr	r2, [sp, #24]
  404aba:	07d5      	lsls	r5, r2, #31
  404abc:	f57f aeb4 	bpl.w	404828 <_vfprintf_r+0xddc>
  404ac0:	e6a2      	b.n	404808 <_vfprintf_r+0xdbc>
  404ac2:	f108 0808 	add.w	r8, r8, #8
  404ac6:	e69a      	b.n	4047fe <_vfprintf_r+0xdb2>
  404ac8:	aa23      	add	r2, sp, #140	; 0x8c
  404aca:	990a      	ldr	r1, [sp, #40]	; 0x28
  404acc:	9808      	ldr	r0, [sp, #32]
  404ace:	f7fe ffb3 	bl	403a38 <__sprint_r>
  404ad2:	2800      	cmp	r0, #0
  404ad4:	f47f ad44 	bne.w	404560 <_vfprintf_r+0xb14>
  404ad8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404ada:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404adc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404ae0:	e6a2      	b.n	404828 <_vfprintf_r+0xddc>
  404ae2:	2306      	movs	r3, #6
  404ae4:	9309      	str	r3, [sp, #36]	; 0x24
  404ae6:	e772      	b.n	4049ce <_vfprintf_r+0xf82>
  404ae8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  404aec:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404af0:	f7ff bbc7 	b.w	404282 <_vfprintf_r+0x836>
  404af4:	aa23      	add	r2, sp, #140	; 0x8c
  404af6:	990a      	ldr	r1, [sp, #40]	; 0x28
  404af8:	9808      	ldr	r0, [sp, #32]
  404afa:	f7fe ff9d 	bl	403a38 <__sprint_r>
  404afe:	2800      	cmp	r0, #0
  404b00:	f47f ad2e 	bne.w	404560 <_vfprintf_r+0xb14>
  404b04:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404b08:	e437      	b.n	40437a <_vfprintf_r+0x92e>
  404b0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b0c:	4ab4      	ldr	r2, [pc, #720]	; (404de0 <_vfprintf_r+0x1394>)
  404b0e:	f8c8 2000 	str.w	r2, [r8]
  404b12:	3301      	adds	r3, #1
  404b14:	3401      	adds	r4, #1
  404b16:	2201      	movs	r2, #1
  404b18:	2b07      	cmp	r3, #7
  404b1a:	9425      	str	r4, [sp, #148]	; 0x94
  404b1c:	9324      	str	r3, [sp, #144]	; 0x90
  404b1e:	f8c8 2004 	str.w	r2, [r8, #4]
  404b22:	f300 8124 	bgt.w	404d6e <_vfprintf_r+0x1322>
  404b26:	f108 0808 	add.w	r8, r8, #8
  404b2a:	b929      	cbnz	r1, 404b38 <_vfprintf_r+0x10ec>
  404b2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b2e:	b91b      	cbnz	r3, 404b38 <_vfprintf_r+0x10ec>
  404b30:	9b06      	ldr	r3, [sp, #24]
  404b32:	07de      	lsls	r6, r3, #31
  404b34:	f57f a98f 	bpl.w	403e56 <_vfprintf_r+0x40a>
  404b38:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b3a:	9814      	ldr	r0, [sp, #80]	; 0x50
  404b3c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  404b3e:	f8c8 2000 	str.w	r2, [r8]
  404b42:	3301      	adds	r3, #1
  404b44:	4602      	mov	r2, r0
  404b46:	4422      	add	r2, r4
  404b48:	2b07      	cmp	r3, #7
  404b4a:	9225      	str	r2, [sp, #148]	; 0x94
  404b4c:	f8c8 0004 	str.w	r0, [r8, #4]
  404b50:	9324      	str	r3, [sp, #144]	; 0x90
  404b52:	f300 8169 	bgt.w	404e28 <_vfprintf_r+0x13dc>
  404b56:	f108 0808 	add.w	r8, r8, #8
  404b5a:	2900      	cmp	r1, #0
  404b5c:	f2c0 8136 	blt.w	404dcc <_vfprintf_r+0x1380>
  404b60:	9911      	ldr	r1, [sp, #68]	; 0x44
  404b62:	f8c8 7000 	str.w	r7, [r8]
  404b66:	3301      	adds	r3, #1
  404b68:	188c      	adds	r4, r1, r2
  404b6a:	2b07      	cmp	r3, #7
  404b6c:	9425      	str	r4, [sp, #148]	; 0x94
  404b6e:	9324      	str	r3, [sp, #144]	; 0x90
  404b70:	f8c8 1004 	str.w	r1, [r8, #4]
  404b74:	f77f a96d 	ble.w	403e52 <_vfprintf_r+0x406>
  404b78:	e4e0      	b.n	40453c <_vfprintf_r+0xaf0>
  404b7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404b7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b7e:	6813      	ldr	r3, [r2, #0]
  404b80:	17cd      	asrs	r5, r1, #31
  404b82:	4608      	mov	r0, r1
  404b84:	3204      	adds	r2, #4
  404b86:	4629      	mov	r1, r5
  404b88:	920e      	str	r2, [sp, #56]	; 0x38
  404b8a:	e9c3 0100 	strd	r0, r1, [r3]
  404b8e:	f7fe bfa9 	b.w	403ae4 <_vfprintf_r+0x98>
  404b92:	46da      	mov	sl, fp
  404b94:	f7ff bbc4 	b.w	404320 <_vfprintf_r+0x8d4>
  404b98:	aa23      	add	r2, sp, #140	; 0x8c
  404b9a:	990a      	ldr	r1, [sp, #40]	; 0x28
  404b9c:	9808      	ldr	r0, [sp, #32]
  404b9e:	f7fe ff4b 	bl	403a38 <__sprint_r>
  404ba2:	2800      	cmp	r0, #0
  404ba4:	f47f acdc 	bne.w	404560 <_vfprintf_r+0xb14>
  404ba8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404baa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404bae:	f7ff bbfd 	b.w	4043ac <_vfprintf_r+0x960>
  404bb2:	4638      	mov	r0, r7
  404bb4:	9409      	str	r4, [sp, #36]	; 0x24
  404bb6:	f7fd fc63 	bl	402480 <strlen>
  404bba:	950e      	str	r5, [sp, #56]	; 0x38
  404bbc:	900d      	str	r0, [sp, #52]	; 0x34
  404bbe:	f8cd b018 	str.w	fp, [sp, #24]
  404bc2:	4603      	mov	r3, r0
  404bc4:	f7ff ba36 	b.w	404034 <_vfprintf_r+0x5e8>
  404bc8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  404bcc:	2300      	movs	r3, #0
  404bce:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  404bd2:	9309      	str	r3, [sp, #36]	; 0x24
  404bd4:	f7ff b86f 	b.w	403cb6 <_vfprintf_r+0x26a>
  404bd8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404bda:	9310      	str	r3, [sp, #64]	; 0x40
  404bdc:	461a      	mov	r2, r3
  404bde:	3303      	adds	r3, #3
  404be0:	db04      	blt.n	404bec <_vfprintf_r+0x11a0>
  404be2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404be4:	4619      	mov	r1, r3
  404be6:	4291      	cmp	r1, r2
  404be8:	f6bf af45 	bge.w	404a76 <_vfprintf_r+0x102a>
  404bec:	3e02      	subs	r6, #2
  404bee:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404bf0:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  404bf4:	3b01      	subs	r3, #1
  404bf6:	2b00      	cmp	r3, #0
  404bf8:	931d      	str	r3, [sp, #116]	; 0x74
  404bfa:	bfbd      	ittte	lt
  404bfc:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  404bfe:	f1c3 0301 	rsblt	r3, r3, #1
  404c02:	222d      	movlt	r2, #45	; 0x2d
  404c04:	222b      	movge	r2, #43	; 0x2b
  404c06:	2b09      	cmp	r3, #9
  404c08:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  404c0c:	f340 813e 	ble.w	404e8c <_vfprintf_r+0x1440>
  404c10:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  404c14:	4620      	mov	r0, r4
  404c16:	4d73      	ldr	r5, [pc, #460]	; (404de4 <_vfprintf_r+0x1398>)
  404c18:	e000      	b.n	404c1c <_vfprintf_r+0x11d0>
  404c1a:	4610      	mov	r0, r2
  404c1c:	fb85 1203 	smull	r1, r2, r5, r3
  404c20:	17d9      	asrs	r1, r3, #31
  404c22:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404c26:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404c2a:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404c2e:	3230      	adds	r2, #48	; 0x30
  404c30:	2909      	cmp	r1, #9
  404c32:	f800 2c01 	strb.w	r2, [r0, #-1]
  404c36:	460b      	mov	r3, r1
  404c38:	f100 32ff 	add.w	r2, r0, #4294967295
  404c3c:	dced      	bgt.n	404c1a <_vfprintf_r+0x11ce>
  404c3e:	3330      	adds	r3, #48	; 0x30
  404c40:	3802      	subs	r0, #2
  404c42:	b2d9      	uxtb	r1, r3
  404c44:	4284      	cmp	r4, r0
  404c46:	f802 1c01 	strb.w	r1, [r2, #-1]
  404c4a:	f240 8190 	bls.w	404f6e <_vfprintf_r+0x1522>
  404c4e:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  404c52:	4613      	mov	r3, r2
  404c54:	e001      	b.n	404c5a <_vfprintf_r+0x120e>
  404c56:	f813 1b01 	ldrb.w	r1, [r3], #1
  404c5a:	f800 1b01 	strb.w	r1, [r0], #1
  404c5e:	42a3      	cmp	r3, r4
  404c60:	d1f9      	bne.n	404c56 <_vfprintf_r+0x120a>
  404c62:	3301      	adds	r3, #1
  404c64:	1a9b      	subs	r3, r3, r2
  404c66:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  404c6a:	4413      	add	r3, r2
  404c6c:	aa1f      	add	r2, sp, #124	; 0x7c
  404c6e:	1a9b      	subs	r3, r3, r2
  404c70:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404c72:	9319      	str	r3, [sp, #100]	; 0x64
  404c74:	2a01      	cmp	r2, #1
  404c76:	4413      	add	r3, r2
  404c78:	930d      	str	r3, [sp, #52]	; 0x34
  404c7a:	f340 8145 	ble.w	404f08 <_vfprintf_r+0x14bc>
  404c7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404c80:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404c82:	4413      	add	r3, r2
  404c84:	930d      	str	r3, [sp, #52]	; 0x34
  404c86:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404c8a:	9307      	str	r3, [sp, #28]
  404c8c:	2300      	movs	r3, #0
  404c8e:	9310      	str	r3, [sp, #64]	; 0x40
  404c90:	e700      	b.n	404a94 <_vfprintf_r+0x1048>
  404c92:	aa23      	add	r2, sp, #140	; 0x8c
  404c94:	990a      	ldr	r1, [sp, #40]	; 0x28
  404c96:	9808      	ldr	r0, [sp, #32]
  404c98:	f7fe fece 	bl	403a38 <__sprint_r>
  404c9c:	2800      	cmp	r0, #0
  404c9e:	f47f ac5f 	bne.w	404560 <_vfprintf_r+0xb14>
  404ca2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404ca4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404ca8:	e4d1      	b.n	40464e <_vfprintf_r+0xc02>
  404caa:	4623      	mov	r3, r4
  404cac:	e6d5      	b.n	404a5a <_vfprintf_r+0x100e>
  404cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404cb0:	9710      	str	r7, [sp, #64]	; 0x40
  404cb2:	2b06      	cmp	r3, #6
  404cb4:	bf28      	it	cs
  404cb6:	2306      	movcs	r3, #6
  404cb8:	9709      	str	r7, [sp, #36]	; 0x24
  404cba:	46ba      	mov	sl, r7
  404cbc:	9307      	str	r3, [sp, #28]
  404cbe:	950e      	str	r5, [sp, #56]	; 0x38
  404cc0:	f8cd b018 	str.w	fp, [sp, #24]
  404cc4:	930d      	str	r3, [sp, #52]	; 0x34
  404cc6:	4f48      	ldr	r7, [pc, #288]	; (404de8 <_vfprintf_r+0x139c>)
  404cc8:	f7fe bff2 	b.w	403cb0 <_vfprintf_r+0x264>
  404ccc:	aa23      	add	r2, sp, #140	; 0x8c
  404cce:	990a      	ldr	r1, [sp, #40]	; 0x28
  404cd0:	9808      	ldr	r0, [sp, #32]
  404cd2:	f7fe feb1 	bl	403a38 <__sprint_r>
  404cd6:	2800      	cmp	r0, #0
  404cd8:	f47f ac42 	bne.w	404560 <_vfprintf_r+0xb14>
  404cdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404cde:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ce0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404ce2:	1ad3      	subs	r3, r2, r3
  404ce4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404ce8:	e5b6      	b.n	404858 <_vfprintf_r+0xe0c>
  404cea:	46a2      	mov	sl, r4
  404cec:	f7ff bb18 	b.w	404320 <_vfprintf_r+0x8d4>
  404cf0:	a821      	add	r0, sp, #132	; 0x84
  404cf2:	a91e      	add	r1, sp, #120	; 0x78
  404cf4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404cf6:	9004      	str	r0, [sp, #16]
  404cf8:	9103      	str	r1, [sp, #12]
  404cfa:	a81d      	add	r0, sp, #116	; 0x74
  404cfc:	2103      	movs	r1, #3
  404cfe:	9002      	str	r0, [sp, #8]
  404d00:	9a07      	ldr	r2, [sp, #28]
  404d02:	9501      	str	r5, [sp, #4]
  404d04:	4653      	mov	r3, sl
  404d06:	9100      	str	r1, [sp, #0]
  404d08:	9808      	ldr	r0, [sp, #32]
  404d0a:	f000 fa95 	bl	405238 <_dtoa_r>
  404d0e:	4607      	mov	r7, r0
  404d10:	1944      	adds	r4, r0, r5
  404d12:	783b      	ldrb	r3, [r7, #0]
  404d14:	2b30      	cmp	r3, #48	; 0x30
  404d16:	f000 80ca 	beq.w	404eae <_vfprintf_r+0x1462>
  404d1a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404d1c:	442c      	add	r4, r5
  404d1e:	e689      	b.n	404a34 <_vfprintf_r+0xfe8>
  404d20:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404d22:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d24:	4413      	add	r3, r2
  404d26:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404d28:	930d      	str	r3, [sp, #52]	; 0x34
  404d2a:	2a00      	cmp	r2, #0
  404d2c:	f340 80e4 	ble.w	404ef8 <_vfprintf_r+0x14ac>
  404d30:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404d34:	9307      	str	r3, [sp, #28]
  404d36:	2667      	movs	r6, #103	; 0x67
  404d38:	e6ac      	b.n	404a94 <_vfprintf_r+0x1048>
  404d3a:	2b00      	cmp	r3, #0
  404d3c:	f340 80fb 	ble.w	404f36 <_vfprintf_r+0x14ea>
  404d40:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404d42:	2a00      	cmp	r2, #0
  404d44:	f040 80ce 	bne.w	404ee4 <_vfprintf_r+0x1498>
  404d48:	f01b 0f01 	tst.w	fp, #1
  404d4c:	f040 80ca 	bne.w	404ee4 <_vfprintf_r+0x1498>
  404d50:	9307      	str	r3, [sp, #28]
  404d52:	930d      	str	r3, [sp, #52]	; 0x34
  404d54:	e69e      	b.n	404a94 <_vfprintf_r+0x1048>
  404d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d58:	9307      	str	r3, [sp, #28]
  404d5a:	930d      	str	r3, [sp, #52]	; 0x34
  404d5c:	9009      	str	r0, [sp, #36]	; 0x24
  404d5e:	950e      	str	r5, [sp, #56]	; 0x38
  404d60:	f8cd b018 	str.w	fp, [sp, #24]
  404d64:	9010      	str	r0, [sp, #64]	; 0x40
  404d66:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  404d6a:	f7fe bfa1 	b.w	403cb0 <_vfprintf_r+0x264>
  404d6e:	aa23      	add	r2, sp, #140	; 0x8c
  404d70:	990a      	ldr	r1, [sp, #40]	; 0x28
  404d72:	9808      	ldr	r0, [sp, #32]
  404d74:	f7fe fe60 	bl	403a38 <__sprint_r>
  404d78:	2800      	cmp	r0, #0
  404d7a:	f47f abf1 	bne.w	404560 <_vfprintf_r+0xb14>
  404d7e:	991d      	ldr	r1, [sp, #116]	; 0x74
  404d80:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404d82:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404d86:	e6d0      	b.n	404b2a <_vfprintf_r+0x10de>
  404d88:	2e47      	cmp	r6, #71	; 0x47
  404d8a:	f47f ae52 	bne.w	404a32 <_vfprintf_r+0xfe6>
  404d8e:	f01b 0f01 	tst.w	fp, #1
  404d92:	f000 80da 	beq.w	404f4a <_vfprintf_r+0x14fe>
  404d96:	2e46      	cmp	r6, #70	; 0x46
  404d98:	eb07 0405 	add.w	r4, r7, r5
  404d9c:	d0b9      	beq.n	404d12 <_vfprintf_r+0x12c6>
  404d9e:	e649      	b.n	404a34 <_vfprintf_r+0xfe8>
  404da0:	a821      	add	r0, sp, #132	; 0x84
  404da2:	a91e      	add	r1, sp, #120	; 0x78
  404da4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404da6:	9004      	str	r0, [sp, #16]
  404da8:	9103      	str	r1, [sp, #12]
  404daa:	a81d      	add	r0, sp, #116	; 0x74
  404dac:	2103      	movs	r1, #3
  404dae:	9002      	str	r0, [sp, #8]
  404db0:	9a07      	ldr	r2, [sp, #28]
  404db2:	9401      	str	r4, [sp, #4]
  404db4:	4653      	mov	r3, sl
  404db6:	9100      	str	r1, [sp, #0]
  404db8:	9808      	ldr	r0, [sp, #32]
  404dba:	f000 fa3d 	bl	405238 <_dtoa_r>
  404dbe:	4625      	mov	r5, r4
  404dc0:	4607      	mov	r7, r0
  404dc2:	e7e8      	b.n	404d96 <_vfprintf_r+0x134a>
  404dc4:	2300      	movs	r3, #0
  404dc6:	9309      	str	r3, [sp, #36]	; 0x24
  404dc8:	f7fe bec1 	b.w	403b4e <_vfprintf_r+0x102>
  404dcc:	424e      	negs	r6, r1
  404dce:	3110      	adds	r1, #16
  404dd0:	4d06      	ldr	r5, [pc, #24]	; (404dec <_vfprintf_r+0x13a0>)
  404dd2:	da43      	bge.n	404e5c <_vfprintf_r+0x1410>
  404dd4:	2410      	movs	r4, #16
  404dd6:	f8dd a020 	ldr.w	sl, [sp, #32]
  404dda:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404dde:	e00c      	b.n	404dfa <_vfprintf_r+0x13ae>
  404de0:	00409150 	.word	0x00409150
  404de4:	66666667 	.word	0x66666667
  404de8:	00409148 	.word	0x00409148
  404dec:	00409184 	.word	0x00409184
  404df0:	f108 0808 	add.w	r8, r8, #8
  404df4:	3e10      	subs	r6, #16
  404df6:	2e10      	cmp	r6, #16
  404df8:	dd30      	ble.n	404e5c <_vfprintf_r+0x1410>
  404dfa:	3301      	adds	r3, #1
  404dfc:	3210      	adds	r2, #16
  404dfe:	2b07      	cmp	r3, #7
  404e00:	9225      	str	r2, [sp, #148]	; 0x94
  404e02:	9324      	str	r3, [sp, #144]	; 0x90
  404e04:	f8c8 5000 	str.w	r5, [r8]
  404e08:	f8c8 4004 	str.w	r4, [r8, #4]
  404e0c:	ddf0      	ble.n	404df0 <_vfprintf_r+0x13a4>
  404e0e:	aa23      	add	r2, sp, #140	; 0x8c
  404e10:	4659      	mov	r1, fp
  404e12:	4650      	mov	r0, sl
  404e14:	f7fe fe10 	bl	403a38 <__sprint_r>
  404e18:	2800      	cmp	r0, #0
  404e1a:	f47f aeba 	bne.w	404b92 <_vfprintf_r+0x1146>
  404e1e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404e20:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e22:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404e26:	e7e5      	b.n	404df4 <_vfprintf_r+0x13a8>
  404e28:	aa23      	add	r2, sp, #140	; 0x8c
  404e2a:	990a      	ldr	r1, [sp, #40]	; 0x28
  404e2c:	9808      	ldr	r0, [sp, #32]
  404e2e:	f7fe fe03 	bl	403a38 <__sprint_r>
  404e32:	2800      	cmp	r0, #0
  404e34:	f47f ab94 	bne.w	404560 <_vfprintf_r+0xb14>
  404e38:	991d      	ldr	r1, [sp, #116]	; 0x74
  404e3a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404e3c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e3e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404e42:	e68a      	b.n	404b5a <_vfprintf_r+0x110e>
  404e44:	9808      	ldr	r0, [sp, #32]
  404e46:	aa23      	add	r2, sp, #140	; 0x8c
  404e48:	4651      	mov	r1, sl
  404e4a:	f7fe fdf5 	bl	403a38 <__sprint_r>
  404e4e:	2800      	cmp	r0, #0
  404e50:	f43f aa64 	beq.w	40431c <_vfprintf_r+0x8d0>
  404e54:	f7ff ba64 	b.w	404320 <_vfprintf_r+0x8d4>
  404e58:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404e5a:	e5fe      	b.n	404a5a <_vfprintf_r+0x100e>
  404e5c:	3301      	adds	r3, #1
  404e5e:	4432      	add	r2, r6
  404e60:	2b07      	cmp	r3, #7
  404e62:	e888 0060 	stmia.w	r8, {r5, r6}
  404e66:	9225      	str	r2, [sp, #148]	; 0x94
  404e68:	9324      	str	r3, [sp, #144]	; 0x90
  404e6a:	f108 0808 	add.w	r8, r8, #8
  404e6e:	f77f ae77 	ble.w	404b60 <_vfprintf_r+0x1114>
  404e72:	aa23      	add	r2, sp, #140	; 0x8c
  404e74:	990a      	ldr	r1, [sp, #40]	; 0x28
  404e76:	9808      	ldr	r0, [sp, #32]
  404e78:	f7fe fdde 	bl	403a38 <__sprint_r>
  404e7c:	2800      	cmp	r0, #0
  404e7e:	f47f ab6f 	bne.w	404560 <_vfprintf_r+0xb14>
  404e82:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404e84:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e86:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  404e8a:	e669      	b.n	404b60 <_vfprintf_r+0x1114>
  404e8c:	3330      	adds	r3, #48	; 0x30
  404e8e:	2230      	movs	r2, #48	; 0x30
  404e90:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  404e94:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  404e98:	ab20      	add	r3, sp, #128	; 0x80
  404e9a:	e6e7      	b.n	404c6c <_vfprintf_r+0x1220>
  404e9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404e9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404ea0:	4413      	add	r3, r2
  404ea2:	930d      	str	r3, [sp, #52]	; 0x34
  404ea4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404ea8:	9307      	str	r3, [sp, #28]
  404eaa:	2667      	movs	r6, #103	; 0x67
  404eac:	e5f2      	b.n	404a94 <_vfprintf_r+0x1048>
  404eae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404eb0:	9807      	ldr	r0, [sp, #28]
  404eb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404eb4:	4651      	mov	r1, sl
  404eb6:	f003 fd65 	bl	408984 <__aeabi_dcmpeq>
  404eba:	2800      	cmp	r0, #0
  404ebc:	f47f af2d 	bne.w	404d1a <_vfprintf_r+0x12ce>
  404ec0:	f1c5 0501 	rsb	r5, r5, #1
  404ec4:	951d      	str	r5, [sp, #116]	; 0x74
  404ec6:	442c      	add	r4, r5
  404ec8:	e5b4      	b.n	404a34 <_vfprintf_r+0xfe8>
  404eca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404ecc:	4f33      	ldr	r7, [pc, #204]	; (404f9c <_vfprintf_r+0x1550>)
  404ece:	2b00      	cmp	r3, #0
  404ed0:	bfb6      	itet	lt
  404ed2:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  404ed6:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  404eda:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  404ede:	4b30      	ldr	r3, [pc, #192]	; (404fa0 <_vfprintf_r+0x1554>)
  404ee0:	f7ff b9d1 	b.w	404286 <_vfprintf_r+0x83a>
  404ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404ee6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404ee8:	4413      	add	r3, r2
  404eea:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404eec:	441a      	add	r2, r3
  404eee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404ef2:	920d      	str	r2, [sp, #52]	; 0x34
  404ef4:	9307      	str	r3, [sp, #28]
  404ef6:	e5cd      	b.n	404a94 <_vfprintf_r+0x1048>
  404ef8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404efa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404efc:	f1c3 0301 	rsb	r3, r3, #1
  404f00:	441a      	add	r2, r3
  404f02:	4613      	mov	r3, r2
  404f04:	920d      	str	r2, [sp, #52]	; 0x34
  404f06:	e713      	b.n	404d30 <_vfprintf_r+0x12e4>
  404f08:	f01b 0301 	ands.w	r3, fp, #1
  404f0c:	9310      	str	r3, [sp, #64]	; 0x40
  404f0e:	f47f aeb6 	bne.w	404c7e <_vfprintf_r+0x1232>
  404f12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404f14:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404f18:	9307      	str	r3, [sp, #28]
  404f1a:	e5bb      	b.n	404a94 <_vfprintf_r+0x1048>
  404f1c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404f1e:	f899 6001 	ldrb.w	r6, [r9, #1]
  404f22:	6823      	ldr	r3, [r4, #0]
  404f24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  404f28:	9309      	str	r3, [sp, #36]	; 0x24
  404f2a:	4623      	mov	r3, r4
  404f2c:	3304      	adds	r3, #4
  404f2e:	4681      	mov	r9, r0
  404f30:	930e      	str	r3, [sp, #56]	; 0x38
  404f32:	f7fe be0a 	b.w	403b4a <_vfprintf_r+0xfe>
  404f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f38:	b913      	cbnz	r3, 404f40 <_vfprintf_r+0x14f4>
  404f3a:	f01b 0f01 	tst.w	fp, #1
  404f3e:	d002      	beq.n	404f46 <_vfprintf_r+0x14fa>
  404f40:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404f42:	3301      	adds	r3, #1
  404f44:	e7d1      	b.n	404eea <_vfprintf_r+0x149e>
  404f46:	2301      	movs	r3, #1
  404f48:	e702      	b.n	404d50 <_vfprintf_r+0x1304>
  404f4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404f4c:	1bdb      	subs	r3, r3, r7
  404f4e:	9311      	str	r3, [sp, #68]	; 0x44
  404f50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404f52:	2b47      	cmp	r3, #71	; 0x47
  404f54:	f43f ae40 	beq.w	404bd8 <_vfprintf_r+0x118c>
  404f58:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404f5a:	9310      	str	r3, [sp, #64]	; 0x40
  404f5c:	e647      	b.n	404bee <_vfprintf_r+0x11a2>
  404f5e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404f62:	f7ff b81d 	b.w	403fa0 <_vfprintf_r+0x554>
  404f66:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404f6a:	f7ff b918 	b.w	40419e <_vfprintf_r+0x752>
  404f6e:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  404f72:	e67b      	b.n	404c6c <_vfprintf_r+0x1220>
  404f74:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404f78:	f7ff b866 	b.w	404048 <_vfprintf_r+0x5fc>
  404f7c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404f80:	f7ff b9ac 	b.w	4042dc <_vfprintf_r+0x890>
  404f84:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404f88:	f7ff b934 	b.w	4041f4 <_vfprintf_r+0x7a8>
  404f8c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404f90:	f7ff b8b0 	b.w	4040f4 <_vfprintf_r+0x6a8>
  404f94:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404f98:	f7ff b945 	b.w	404226 <_vfprintf_r+0x7da>
  404f9c:	0040911c 	.word	0x0040911c
  404fa0:	00409118 	.word	0x00409118

00404fa4 <__sbprintf>:
  404fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404fa8:	460c      	mov	r4, r1
  404faa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404fae:	8989      	ldrh	r1, [r1, #12]
  404fb0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404fb2:	89e5      	ldrh	r5, [r4, #14]
  404fb4:	9619      	str	r6, [sp, #100]	; 0x64
  404fb6:	f021 0102 	bic.w	r1, r1, #2
  404fba:	4606      	mov	r6, r0
  404fbc:	69e0      	ldr	r0, [r4, #28]
  404fbe:	f8ad 100c 	strh.w	r1, [sp, #12]
  404fc2:	4617      	mov	r7, r2
  404fc4:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404fc8:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404fca:	f8ad 500e 	strh.w	r5, [sp, #14]
  404fce:	4698      	mov	r8, r3
  404fd0:	ad1a      	add	r5, sp, #104	; 0x68
  404fd2:	2300      	movs	r3, #0
  404fd4:	9007      	str	r0, [sp, #28]
  404fd6:	a816      	add	r0, sp, #88	; 0x58
  404fd8:	9209      	str	r2, [sp, #36]	; 0x24
  404fda:	9306      	str	r3, [sp, #24]
  404fdc:	9500      	str	r5, [sp, #0]
  404fde:	9504      	str	r5, [sp, #16]
  404fe0:	9102      	str	r1, [sp, #8]
  404fe2:	9105      	str	r1, [sp, #20]
  404fe4:	f001 fd14 	bl	406a10 <__retarget_lock_init_recursive>
  404fe8:	4643      	mov	r3, r8
  404fea:	463a      	mov	r2, r7
  404fec:	4669      	mov	r1, sp
  404fee:	4630      	mov	r0, r6
  404ff0:	f7fe fd2c 	bl	403a4c <_vfprintf_r>
  404ff4:	1e05      	subs	r5, r0, #0
  404ff6:	db07      	blt.n	405008 <__sbprintf+0x64>
  404ff8:	4630      	mov	r0, r6
  404ffa:	4669      	mov	r1, sp
  404ffc:	f001 f8e6 	bl	4061cc <_fflush_r>
  405000:	2800      	cmp	r0, #0
  405002:	bf18      	it	ne
  405004:	f04f 35ff 	movne.w	r5, #4294967295
  405008:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40500c:	065b      	lsls	r3, r3, #25
  40500e:	d503      	bpl.n	405018 <__sbprintf+0x74>
  405010:	89a3      	ldrh	r3, [r4, #12]
  405012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405016:	81a3      	strh	r3, [r4, #12]
  405018:	9816      	ldr	r0, [sp, #88]	; 0x58
  40501a:	f001 fcfb 	bl	406a14 <__retarget_lock_close_recursive>
  40501e:	4628      	mov	r0, r5
  405020:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405028 <__swsetup_r>:
  405028:	b538      	push	{r3, r4, r5, lr}
  40502a:	4b30      	ldr	r3, [pc, #192]	; (4050ec <__swsetup_r+0xc4>)
  40502c:	681b      	ldr	r3, [r3, #0]
  40502e:	4605      	mov	r5, r0
  405030:	460c      	mov	r4, r1
  405032:	b113      	cbz	r3, 40503a <__swsetup_r+0x12>
  405034:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405036:	2a00      	cmp	r2, #0
  405038:	d038      	beq.n	4050ac <__swsetup_r+0x84>
  40503a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40503e:	b293      	uxth	r3, r2
  405040:	0718      	lsls	r0, r3, #28
  405042:	d50c      	bpl.n	40505e <__swsetup_r+0x36>
  405044:	6920      	ldr	r0, [r4, #16]
  405046:	b1a8      	cbz	r0, 405074 <__swsetup_r+0x4c>
  405048:	f013 0201 	ands.w	r2, r3, #1
  40504c:	d01e      	beq.n	40508c <__swsetup_r+0x64>
  40504e:	6963      	ldr	r3, [r4, #20]
  405050:	2200      	movs	r2, #0
  405052:	425b      	negs	r3, r3
  405054:	61a3      	str	r3, [r4, #24]
  405056:	60a2      	str	r2, [r4, #8]
  405058:	b1f0      	cbz	r0, 405098 <__swsetup_r+0x70>
  40505a:	2000      	movs	r0, #0
  40505c:	bd38      	pop	{r3, r4, r5, pc}
  40505e:	06d9      	lsls	r1, r3, #27
  405060:	d53c      	bpl.n	4050dc <__swsetup_r+0xb4>
  405062:	0758      	lsls	r0, r3, #29
  405064:	d426      	bmi.n	4050b4 <__swsetup_r+0x8c>
  405066:	6920      	ldr	r0, [r4, #16]
  405068:	f042 0308 	orr.w	r3, r2, #8
  40506c:	81a3      	strh	r3, [r4, #12]
  40506e:	b29b      	uxth	r3, r3
  405070:	2800      	cmp	r0, #0
  405072:	d1e9      	bne.n	405048 <__swsetup_r+0x20>
  405074:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405078:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40507c:	d0e4      	beq.n	405048 <__swsetup_r+0x20>
  40507e:	4628      	mov	r0, r5
  405080:	4621      	mov	r1, r4
  405082:	f001 fcfb 	bl	406a7c <__smakebuf_r>
  405086:	89a3      	ldrh	r3, [r4, #12]
  405088:	6920      	ldr	r0, [r4, #16]
  40508a:	e7dd      	b.n	405048 <__swsetup_r+0x20>
  40508c:	0799      	lsls	r1, r3, #30
  40508e:	bf58      	it	pl
  405090:	6962      	ldrpl	r2, [r4, #20]
  405092:	60a2      	str	r2, [r4, #8]
  405094:	2800      	cmp	r0, #0
  405096:	d1e0      	bne.n	40505a <__swsetup_r+0x32>
  405098:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40509c:	061a      	lsls	r2, r3, #24
  40509e:	d5dd      	bpl.n	40505c <__swsetup_r+0x34>
  4050a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4050a4:	81a3      	strh	r3, [r4, #12]
  4050a6:	f04f 30ff 	mov.w	r0, #4294967295
  4050aa:	bd38      	pop	{r3, r4, r5, pc}
  4050ac:	4618      	mov	r0, r3
  4050ae:	f001 f8e5 	bl	40627c <__sinit>
  4050b2:	e7c2      	b.n	40503a <__swsetup_r+0x12>
  4050b4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4050b6:	b151      	cbz	r1, 4050ce <__swsetup_r+0xa6>
  4050b8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4050bc:	4299      	cmp	r1, r3
  4050be:	d004      	beq.n	4050ca <__swsetup_r+0xa2>
  4050c0:	4628      	mov	r0, r5
  4050c2:	f001 fa01 	bl	4064c8 <_free_r>
  4050c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4050ca:	2300      	movs	r3, #0
  4050cc:	6323      	str	r3, [r4, #48]	; 0x30
  4050ce:	2300      	movs	r3, #0
  4050d0:	6920      	ldr	r0, [r4, #16]
  4050d2:	6063      	str	r3, [r4, #4]
  4050d4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4050d8:	6020      	str	r0, [r4, #0]
  4050da:	e7c5      	b.n	405068 <__swsetup_r+0x40>
  4050dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4050e0:	2309      	movs	r3, #9
  4050e2:	602b      	str	r3, [r5, #0]
  4050e4:	f04f 30ff 	mov.w	r0, #4294967295
  4050e8:	81a2      	strh	r2, [r4, #12]
  4050ea:	bd38      	pop	{r3, r4, r5, pc}
  4050ec:	20400008 	.word	0x20400008

004050f0 <register_fini>:
  4050f0:	4b02      	ldr	r3, [pc, #8]	; (4050fc <register_fini+0xc>)
  4050f2:	b113      	cbz	r3, 4050fa <register_fini+0xa>
  4050f4:	4802      	ldr	r0, [pc, #8]	; (405100 <register_fini+0x10>)
  4050f6:	f000 b805 	b.w	405104 <atexit>
  4050fa:	4770      	bx	lr
  4050fc:	00000000 	.word	0x00000000
  405100:	004062ed 	.word	0x004062ed

00405104 <atexit>:
  405104:	2300      	movs	r3, #0
  405106:	4601      	mov	r1, r0
  405108:	461a      	mov	r2, r3
  40510a:	4618      	mov	r0, r3
  40510c:	f002 bf14 	b.w	407f38 <__register_exitproc>

00405110 <quorem>:
  405110:	6902      	ldr	r2, [r0, #16]
  405112:	690b      	ldr	r3, [r1, #16]
  405114:	4293      	cmp	r3, r2
  405116:	f300 808d 	bgt.w	405234 <quorem+0x124>
  40511a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40511e:	f103 38ff 	add.w	r8, r3, #4294967295
  405122:	f101 0714 	add.w	r7, r1, #20
  405126:	f100 0b14 	add.w	fp, r0, #20
  40512a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40512e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405132:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405136:	b083      	sub	sp, #12
  405138:	3201      	adds	r2, #1
  40513a:	fbb3 f9f2 	udiv	r9, r3, r2
  40513e:	eb0b 0304 	add.w	r3, fp, r4
  405142:	9400      	str	r4, [sp, #0]
  405144:	eb07 0a04 	add.w	sl, r7, r4
  405148:	9301      	str	r3, [sp, #4]
  40514a:	f1b9 0f00 	cmp.w	r9, #0
  40514e:	d039      	beq.n	4051c4 <quorem+0xb4>
  405150:	2500      	movs	r5, #0
  405152:	462e      	mov	r6, r5
  405154:	46bc      	mov	ip, r7
  405156:	46de      	mov	lr, fp
  405158:	f85c 4b04 	ldr.w	r4, [ip], #4
  40515c:	f8de 3000 	ldr.w	r3, [lr]
  405160:	b2a2      	uxth	r2, r4
  405162:	fb09 5502 	mla	r5, r9, r2, r5
  405166:	0c22      	lsrs	r2, r4, #16
  405168:	0c2c      	lsrs	r4, r5, #16
  40516a:	fb09 4202 	mla	r2, r9, r2, r4
  40516e:	b2ad      	uxth	r5, r5
  405170:	1b75      	subs	r5, r6, r5
  405172:	b296      	uxth	r6, r2
  405174:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405178:	fa15 f383 	uxtah	r3, r5, r3
  40517c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405180:	b29b      	uxth	r3, r3
  405182:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405186:	45e2      	cmp	sl, ip
  405188:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40518c:	f84e 3b04 	str.w	r3, [lr], #4
  405190:	ea4f 4626 	mov.w	r6, r6, asr #16
  405194:	d2e0      	bcs.n	405158 <quorem+0x48>
  405196:	9b00      	ldr	r3, [sp, #0]
  405198:	f85b 3003 	ldr.w	r3, [fp, r3]
  40519c:	b993      	cbnz	r3, 4051c4 <quorem+0xb4>
  40519e:	9c01      	ldr	r4, [sp, #4]
  4051a0:	1f23      	subs	r3, r4, #4
  4051a2:	459b      	cmp	fp, r3
  4051a4:	d20c      	bcs.n	4051c0 <quorem+0xb0>
  4051a6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4051aa:	b94b      	cbnz	r3, 4051c0 <quorem+0xb0>
  4051ac:	f1a4 0308 	sub.w	r3, r4, #8
  4051b0:	e002      	b.n	4051b8 <quorem+0xa8>
  4051b2:	681a      	ldr	r2, [r3, #0]
  4051b4:	3b04      	subs	r3, #4
  4051b6:	b91a      	cbnz	r2, 4051c0 <quorem+0xb0>
  4051b8:	459b      	cmp	fp, r3
  4051ba:	f108 38ff 	add.w	r8, r8, #4294967295
  4051be:	d3f8      	bcc.n	4051b2 <quorem+0xa2>
  4051c0:	f8c0 8010 	str.w	r8, [r0, #16]
  4051c4:	4604      	mov	r4, r0
  4051c6:	f002 fac3 	bl	407750 <__mcmp>
  4051ca:	2800      	cmp	r0, #0
  4051cc:	db2e      	blt.n	40522c <quorem+0x11c>
  4051ce:	f109 0901 	add.w	r9, r9, #1
  4051d2:	465d      	mov	r5, fp
  4051d4:	2300      	movs	r3, #0
  4051d6:	f857 1b04 	ldr.w	r1, [r7], #4
  4051da:	6828      	ldr	r0, [r5, #0]
  4051dc:	b28a      	uxth	r2, r1
  4051de:	1a9a      	subs	r2, r3, r2
  4051e0:	0c0b      	lsrs	r3, r1, #16
  4051e2:	fa12 f280 	uxtah	r2, r2, r0
  4051e6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4051ea:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4051ee:	b292      	uxth	r2, r2
  4051f0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4051f4:	45ba      	cmp	sl, r7
  4051f6:	f845 2b04 	str.w	r2, [r5], #4
  4051fa:	ea4f 4323 	mov.w	r3, r3, asr #16
  4051fe:	d2ea      	bcs.n	4051d6 <quorem+0xc6>
  405200:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405204:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405208:	b982      	cbnz	r2, 40522c <quorem+0x11c>
  40520a:	1f1a      	subs	r2, r3, #4
  40520c:	4593      	cmp	fp, r2
  40520e:	d20b      	bcs.n	405228 <quorem+0x118>
  405210:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405214:	b942      	cbnz	r2, 405228 <quorem+0x118>
  405216:	3b08      	subs	r3, #8
  405218:	e002      	b.n	405220 <quorem+0x110>
  40521a:	681a      	ldr	r2, [r3, #0]
  40521c:	3b04      	subs	r3, #4
  40521e:	b91a      	cbnz	r2, 405228 <quorem+0x118>
  405220:	459b      	cmp	fp, r3
  405222:	f108 38ff 	add.w	r8, r8, #4294967295
  405226:	d3f8      	bcc.n	40521a <quorem+0x10a>
  405228:	f8c4 8010 	str.w	r8, [r4, #16]
  40522c:	4648      	mov	r0, r9
  40522e:	b003      	add	sp, #12
  405230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405234:	2000      	movs	r0, #0
  405236:	4770      	bx	lr

00405238 <_dtoa_r>:
  405238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40523c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40523e:	b09b      	sub	sp, #108	; 0x6c
  405240:	4604      	mov	r4, r0
  405242:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405244:	4692      	mov	sl, r2
  405246:	469b      	mov	fp, r3
  405248:	b141      	cbz	r1, 40525c <_dtoa_r+0x24>
  40524a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40524c:	604a      	str	r2, [r1, #4]
  40524e:	2301      	movs	r3, #1
  405250:	4093      	lsls	r3, r2
  405252:	608b      	str	r3, [r1, #8]
  405254:	f002 f8a4 	bl	4073a0 <_Bfree>
  405258:	2300      	movs	r3, #0
  40525a:	6423      	str	r3, [r4, #64]	; 0x40
  40525c:	f1bb 0f00 	cmp.w	fp, #0
  405260:	465d      	mov	r5, fp
  405262:	db35      	blt.n	4052d0 <_dtoa_r+0x98>
  405264:	2300      	movs	r3, #0
  405266:	6033      	str	r3, [r6, #0]
  405268:	4b9d      	ldr	r3, [pc, #628]	; (4054e0 <_dtoa_r+0x2a8>)
  40526a:	43ab      	bics	r3, r5
  40526c:	d015      	beq.n	40529a <_dtoa_r+0x62>
  40526e:	4650      	mov	r0, sl
  405270:	4659      	mov	r1, fp
  405272:	2200      	movs	r2, #0
  405274:	2300      	movs	r3, #0
  405276:	f003 fb85 	bl	408984 <__aeabi_dcmpeq>
  40527a:	4680      	mov	r8, r0
  40527c:	2800      	cmp	r0, #0
  40527e:	d02d      	beq.n	4052dc <_dtoa_r+0xa4>
  405280:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405282:	2301      	movs	r3, #1
  405284:	6013      	str	r3, [r2, #0]
  405286:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405288:	2b00      	cmp	r3, #0
  40528a:	f000 80bd 	beq.w	405408 <_dtoa_r+0x1d0>
  40528e:	4895      	ldr	r0, [pc, #596]	; (4054e4 <_dtoa_r+0x2ac>)
  405290:	6018      	str	r0, [r3, #0]
  405292:	3801      	subs	r0, #1
  405294:	b01b      	add	sp, #108	; 0x6c
  405296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40529a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40529c:	f242 730f 	movw	r3, #9999	; 0x270f
  4052a0:	6013      	str	r3, [r2, #0]
  4052a2:	f1ba 0f00 	cmp.w	sl, #0
  4052a6:	d10d      	bne.n	4052c4 <_dtoa_r+0x8c>
  4052a8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4052ac:	b955      	cbnz	r5, 4052c4 <_dtoa_r+0x8c>
  4052ae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052b0:	488d      	ldr	r0, [pc, #564]	; (4054e8 <_dtoa_r+0x2b0>)
  4052b2:	2b00      	cmp	r3, #0
  4052b4:	d0ee      	beq.n	405294 <_dtoa_r+0x5c>
  4052b6:	f100 0308 	add.w	r3, r0, #8
  4052ba:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4052bc:	6013      	str	r3, [r2, #0]
  4052be:	b01b      	add	sp, #108	; 0x6c
  4052c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052c6:	4889      	ldr	r0, [pc, #548]	; (4054ec <_dtoa_r+0x2b4>)
  4052c8:	2b00      	cmp	r3, #0
  4052ca:	d0e3      	beq.n	405294 <_dtoa_r+0x5c>
  4052cc:	1cc3      	adds	r3, r0, #3
  4052ce:	e7f4      	b.n	4052ba <_dtoa_r+0x82>
  4052d0:	2301      	movs	r3, #1
  4052d2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4052d6:	6033      	str	r3, [r6, #0]
  4052d8:	46ab      	mov	fp, r5
  4052da:	e7c5      	b.n	405268 <_dtoa_r+0x30>
  4052dc:	aa18      	add	r2, sp, #96	; 0x60
  4052de:	ab19      	add	r3, sp, #100	; 0x64
  4052e0:	9201      	str	r2, [sp, #4]
  4052e2:	9300      	str	r3, [sp, #0]
  4052e4:	4652      	mov	r2, sl
  4052e6:	465b      	mov	r3, fp
  4052e8:	4620      	mov	r0, r4
  4052ea:	f002 fad1 	bl	407890 <__d2b>
  4052ee:	0d2b      	lsrs	r3, r5, #20
  4052f0:	4681      	mov	r9, r0
  4052f2:	d071      	beq.n	4053d8 <_dtoa_r+0x1a0>
  4052f4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4052f8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4052fc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4052fe:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405302:	4650      	mov	r0, sl
  405304:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405308:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40530c:	2200      	movs	r2, #0
  40530e:	4b78      	ldr	r3, [pc, #480]	; (4054f0 <_dtoa_r+0x2b8>)
  405310:	f002 ff1c 	bl	40814c <__aeabi_dsub>
  405314:	a36c      	add	r3, pc, #432	; (adr r3, 4054c8 <_dtoa_r+0x290>)
  405316:	e9d3 2300 	ldrd	r2, r3, [r3]
  40531a:	f003 f8cb 	bl	4084b4 <__aeabi_dmul>
  40531e:	a36c      	add	r3, pc, #432	; (adr r3, 4054d0 <_dtoa_r+0x298>)
  405320:	e9d3 2300 	ldrd	r2, r3, [r3]
  405324:	f002 ff14 	bl	408150 <__adddf3>
  405328:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40532c:	4630      	mov	r0, r6
  40532e:	f003 f85b 	bl	4083e8 <__aeabi_i2d>
  405332:	a369      	add	r3, pc, #420	; (adr r3, 4054d8 <_dtoa_r+0x2a0>)
  405334:	e9d3 2300 	ldrd	r2, r3, [r3]
  405338:	f003 f8bc 	bl	4084b4 <__aeabi_dmul>
  40533c:	4602      	mov	r2, r0
  40533e:	460b      	mov	r3, r1
  405340:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405344:	f002 ff04 	bl	408150 <__adddf3>
  405348:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40534c:	f003 fb62 	bl	408a14 <__aeabi_d2iz>
  405350:	2200      	movs	r2, #0
  405352:	9002      	str	r0, [sp, #8]
  405354:	2300      	movs	r3, #0
  405356:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40535a:	f003 fb1d 	bl	408998 <__aeabi_dcmplt>
  40535e:	2800      	cmp	r0, #0
  405360:	f040 8173 	bne.w	40564a <_dtoa_r+0x412>
  405364:	9d02      	ldr	r5, [sp, #8]
  405366:	2d16      	cmp	r5, #22
  405368:	f200 815d 	bhi.w	405626 <_dtoa_r+0x3ee>
  40536c:	4b61      	ldr	r3, [pc, #388]	; (4054f4 <_dtoa_r+0x2bc>)
  40536e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405372:	e9d3 0100 	ldrd	r0, r1, [r3]
  405376:	4652      	mov	r2, sl
  405378:	465b      	mov	r3, fp
  40537a:	f003 fb2b 	bl	4089d4 <__aeabi_dcmpgt>
  40537e:	2800      	cmp	r0, #0
  405380:	f000 81c5 	beq.w	40570e <_dtoa_r+0x4d6>
  405384:	1e6b      	subs	r3, r5, #1
  405386:	9302      	str	r3, [sp, #8]
  405388:	2300      	movs	r3, #0
  40538a:	930e      	str	r3, [sp, #56]	; 0x38
  40538c:	1bbf      	subs	r7, r7, r6
  40538e:	1e7b      	subs	r3, r7, #1
  405390:	9306      	str	r3, [sp, #24]
  405392:	f100 8154 	bmi.w	40563e <_dtoa_r+0x406>
  405396:	2300      	movs	r3, #0
  405398:	9308      	str	r3, [sp, #32]
  40539a:	9b02      	ldr	r3, [sp, #8]
  40539c:	2b00      	cmp	r3, #0
  40539e:	f2c0 8145 	blt.w	40562c <_dtoa_r+0x3f4>
  4053a2:	9a06      	ldr	r2, [sp, #24]
  4053a4:	930d      	str	r3, [sp, #52]	; 0x34
  4053a6:	4611      	mov	r1, r2
  4053a8:	4419      	add	r1, r3
  4053aa:	2300      	movs	r3, #0
  4053ac:	9106      	str	r1, [sp, #24]
  4053ae:	930c      	str	r3, [sp, #48]	; 0x30
  4053b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053b2:	2b09      	cmp	r3, #9
  4053b4:	d82a      	bhi.n	40540c <_dtoa_r+0x1d4>
  4053b6:	2b05      	cmp	r3, #5
  4053b8:	f340 865b 	ble.w	406072 <_dtoa_r+0xe3a>
  4053bc:	3b04      	subs	r3, #4
  4053be:	9324      	str	r3, [sp, #144]	; 0x90
  4053c0:	2500      	movs	r5, #0
  4053c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053c4:	3b02      	subs	r3, #2
  4053c6:	2b03      	cmp	r3, #3
  4053c8:	f200 8642 	bhi.w	406050 <_dtoa_r+0xe18>
  4053cc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4053d0:	02c903d4 	.word	0x02c903d4
  4053d4:	046103df 	.word	0x046103df
  4053d8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4053da:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4053dc:	443e      	add	r6, r7
  4053de:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4053e2:	2b20      	cmp	r3, #32
  4053e4:	f340 818e 	ble.w	405704 <_dtoa_r+0x4cc>
  4053e8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4053ec:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4053f0:	409d      	lsls	r5, r3
  4053f2:	fa2a f000 	lsr.w	r0, sl, r0
  4053f6:	4328      	orrs	r0, r5
  4053f8:	f002 ffe6 	bl	4083c8 <__aeabi_ui2d>
  4053fc:	2301      	movs	r3, #1
  4053fe:	3e01      	subs	r6, #1
  405400:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405404:	9314      	str	r3, [sp, #80]	; 0x50
  405406:	e781      	b.n	40530c <_dtoa_r+0xd4>
  405408:	483b      	ldr	r0, [pc, #236]	; (4054f8 <_dtoa_r+0x2c0>)
  40540a:	e743      	b.n	405294 <_dtoa_r+0x5c>
  40540c:	2100      	movs	r1, #0
  40540e:	6461      	str	r1, [r4, #68]	; 0x44
  405410:	4620      	mov	r0, r4
  405412:	9125      	str	r1, [sp, #148]	; 0x94
  405414:	f001 ff9e 	bl	407354 <_Balloc>
  405418:	f04f 33ff 	mov.w	r3, #4294967295
  40541c:	930a      	str	r3, [sp, #40]	; 0x28
  40541e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405420:	930f      	str	r3, [sp, #60]	; 0x3c
  405422:	2301      	movs	r3, #1
  405424:	9004      	str	r0, [sp, #16]
  405426:	6420      	str	r0, [r4, #64]	; 0x40
  405428:	9224      	str	r2, [sp, #144]	; 0x90
  40542a:	930b      	str	r3, [sp, #44]	; 0x2c
  40542c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40542e:	2b00      	cmp	r3, #0
  405430:	f2c0 80d9 	blt.w	4055e6 <_dtoa_r+0x3ae>
  405434:	9a02      	ldr	r2, [sp, #8]
  405436:	2a0e      	cmp	r2, #14
  405438:	f300 80d5 	bgt.w	4055e6 <_dtoa_r+0x3ae>
  40543c:	4b2d      	ldr	r3, [pc, #180]	; (4054f4 <_dtoa_r+0x2bc>)
  40543e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405442:	e9d3 2300 	ldrd	r2, r3, [r3]
  405446:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40544a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40544c:	2b00      	cmp	r3, #0
  40544e:	f2c0 83ba 	blt.w	405bc6 <_dtoa_r+0x98e>
  405452:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405456:	4650      	mov	r0, sl
  405458:	462a      	mov	r2, r5
  40545a:	4633      	mov	r3, r6
  40545c:	4659      	mov	r1, fp
  40545e:	f003 f953 	bl	408708 <__aeabi_ddiv>
  405462:	f003 fad7 	bl	408a14 <__aeabi_d2iz>
  405466:	4680      	mov	r8, r0
  405468:	f002 ffbe 	bl	4083e8 <__aeabi_i2d>
  40546c:	462a      	mov	r2, r5
  40546e:	4633      	mov	r3, r6
  405470:	f003 f820 	bl	4084b4 <__aeabi_dmul>
  405474:	460b      	mov	r3, r1
  405476:	4602      	mov	r2, r0
  405478:	4659      	mov	r1, fp
  40547a:	4650      	mov	r0, sl
  40547c:	f002 fe66 	bl	40814c <__aeabi_dsub>
  405480:	9d04      	ldr	r5, [sp, #16]
  405482:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405486:	702b      	strb	r3, [r5, #0]
  405488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40548a:	2b01      	cmp	r3, #1
  40548c:	4606      	mov	r6, r0
  40548e:	460f      	mov	r7, r1
  405490:	f105 0501 	add.w	r5, r5, #1
  405494:	d068      	beq.n	405568 <_dtoa_r+0x330>
  405496:	2200      	movs	r2, #0
  405498:	4b18      	ldr	r3, [pc, #96]	; (4054fc <_dtoa_r+0x2c4>)
  40549a:	f003 f80b 	bl	4084b4 <__aeabi_dmul>
  40549e:	2200      	movs	r2, #0
  4054a0:	2300      	movs	r3, #0
  4054a2:	4606      	mov	r6, r0
  4054a4:	460f      	mov	r7, r1
  4054a6:	f003 fa6d 	bl	408984 <__aeabi_dcmpeq>
  4054aa:	2800      	cmp	r0, #0
  4054ac:	f040 8088 	bne.w	4055c0 <_dtoa_r+0x388>
  4054b0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4054b4:	f04f 0a00 	mov.w	sl, #0
  4054b8:	f8df b040 	ldr.w	fp, [pc, #64]	; 4054fc <_dtoa_r+0x2c4>
  4054bc:	940c      	str	r4, [sp, #48]	; 0x30
  4054be:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4054c2:	e028      	b.n	405516 <_dtoa_r+0x2de>
  4054c4:	f3af 8000 	nop.w
  4054c8:	636f4361 	.word	0x636f4361
  4054cc:	3fd287a7 	.word	0x3fd287a7
  4054d0:	8b60c8b3 	.word	0x8b60c8b3
  4054d4:	3fc68a28 	.word	0x3fc68a28
  4054d8:	509f79fb 	.word	0x509f79fb
  4054dc:	3fd34413 	.word	0x3fd34413
  4054e0:	7ff00000 	.word	0x7ff00000
  4054e4:	00409151 	.word	0x00409151
  4054e8:	00409194 	.word	0x00409194
  4054ec:	004091a0 	.word	0x004091a0
  4054f0:	3ff80000 	.word	0x3ff80000
  4054f4:	004091e0 	.word	0x004091e0
  4054f8:	00409150 	.word	0x00409150
  4054fc:	40240000 	.word	0x40240000
  405500:	f002 ffd8 	bl	4084b4 <__aeabi_dmul>
  405504:	2200      	movs	r2, #0
  405506:	2300      	movs	r3, #0
  405508:	4606      	mov	r6, r0
  40550a:	460f      	mov	r7, r1
  40550c:	f003 fa3a 	bl	408984 <__aeabi_dcmpeq>
  405510:	2800      	cmp	r0, #0
  405512:	f040 83c1 	bne.w	405c98 <_dtoa_r+0xa60>
  405516:	4642      	mov	r2, r8
  405518:	464b      	mov	r3, r9
  40551a:	4630      	mov	r0, r6
  40551c:	4639      	mov	r1, r7
  40551e:	f003 f8f3 	bl	408708 <__aeabi_ddiv>
  405522:	f003 fa77 	bl	408a14 <__aeabi_d2iz>
  405526:	4604      	mov	r4, r0
  405528:	f002 ff5e 	bl	4083e8 <__aeabi_i2d>
  40552c:	4642      	mov	r2, r8
  40552e:	464b      	mov	r3, r9
  405530:	f002 ffc0 	bl	4084b4 <__aeabi_dmul>
  405534:	4602      	mov	r2, r0
  405536:	460b      	mov	r3, r1
  405538:	4630      	mov	r0, r6
  40553a:	4639      	mov	r1, r7
  40553c:	f002 fe06 	bl	40814c <__aeabi_dsub>
  405540:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405544:	9e04      	ldr	r6, [sp, #16]
  405546:	f805 eb01 	strb.w	lr, [r5], #1
  40554a:	eba5 0e06 	sub.w	lr, r5, r6
  40554e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405550:	45b6      	cmp	lr, r6
  405552:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405556:	4652      	mov	r2, sl
  405558:	465b      	mov	r3, fp
  40555a:	d1d1      	bne.n	405500 <_dtoa_r+0x2c8>
  40555c:	46a0      	mov	r8, r4
  40555e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405562:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405564:	4606      	mov	r6, r0
  405566:	460f      	mov	r7, r1
  405568:	4632      	mov	r2, r6
  40556a:	463b      	mov	r3, r7
  40556c:	4630      	mov	r0, r6
  40556e:	4639      	mov	r1, r7
  405570:	f002 fdee 	bl	408150 <__adddf3>
  405574:	4606      	mov	r6, r0
  405576:	460f      	mov	r7, r1
  405578:	4602      	mov	r2, r0
  40557a:	460b      	mov	r3, r1
  40557c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405580:	f003 fa0a 	bl	408998 <__aeabi_dcmplt>
  405584:	b948      	cbnz	r0, 40559a <_dtoa_r+0x362>
  405586:	4632      	mov	r2, r6
  405588:	463b      	mov	r3, r7
  40558a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40558e:	f003 f9f9 	bl	408984 <__aeabi_dcmpeq>
  405592:	b1a8      	cbz	r0, 4055c0 <_dtoa_r+0x388>
  405594:	f018 0f01 	tst.w	r8, #1
  405598:	d012      	beq.n	4055c0 <_dtoa_r+0x388>
  40559a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40559e:	9a04      	ldr	r2, [sp, #16]
  4055a0:	1e6b      	subs	r3, r5, #1
  4055a2:	e004      	b.n	4055ae <_dtoa_r+0x376>
  4055a4:	429a      	cmp	r2, r3
  4055a6:	f000 8401 	beq.w	405dac <_dtoa_r+0xb74>
  4055aa:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4055ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4055b2:	f103 0501 	add.w	r5, r3, #1
  4055b6:	d0f5      	beq.n	4055a4 <_dtoa_r+0x36c>
  4055b8:	f108 0801 	add.w	r8, r8, #1
  4055bc:	f883 8000 	strb.w	r8, [r3]
  4055c0:	4649      	mov	r1, r9
  4055c2:	4620      	mov	r0, r4
  4055c4:	f001 feec 	bl	4073a0 <_Bfree>
  4055c8:	2200      	movs	r2, #0
  4055ca:	9b02      	ldr	r3, [sp, #8]
  4055cc:	702a      	strb	r2, [r5, #0]
  4055ce:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4055d0:	3301      	adds	r3, #1
  4055d2:	6013      	str	r3, [r2, #0]
  4055d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4055d6:	2b00      	cmp	r3, #0
  4055d8:	f000 839e 	beq.w	405d18 <_dtoa_r+0xae0>
  4055dc:	9804      	ldr	r0, [sp, #16]
  4055de:	601d      	str	r5, [r3, #0]
  4055e0:	b01b      	add	sp, #108	; 0x6c
  4055e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4055e8:	2a00      	cmp	r2, #0
  4055ea:	d03e      	beq.n	40566a <_dtoa_r+0x432>
  4055ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4055ee:	2a01      	cmp	r2, #1
  4055f0:	f340 8311 	ble.w	405c16 <_dtoa_r+0x9de>
  4055f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4055f8:	1e5f      	subs	r7, r3, #1
  4055fa:	42ba      	cmp	r2, r7
  4055fc:	f2c0 838f 	blt.w	405d1e <_dtoa_r+0xae6>
  405600:	1bd7      	subs	r7, r2, r7
  405602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405604:	2b00      	cmp	r3, #0
  405606:	f2c0 848b 	blt.w	405f20 <_dtoa_r+0xce8>
  40560a:	9d08      	ldr	r5, [sp, #32]
  40560c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40560e:	9a08      	ldr	r2, [sp, #32]
  405610:	441a      	add	r2, r3
  405612:	9208      	str	r2, [sp, #32]
  405614:	9a06      	ldr	r2, [sp, #24]
  405616:	2101      	movs	r1, #1
  405618:	441a      	add	r2, r3
  40561a:	4620      	mov	r0, r4
  40561c:	9206      	str	r2, [sp, #24]
  40561e:	f001 ff59 	bl	4074d4 <__i2b>
  405622:	4606      	mov	r6, r0
  405624:	e024      	b.n	405670 <_dtoa_r+0x438>
  405626:	2301      	movs	r3, #1
  405628:	930e      	str	r3, [sp, #56]	; 0x38
  40562a:	e6af      	b.n	40538c <_dtoa_r+0x154>
  40562c:	9a08      	ldr	r2, [sp, #32]
  40562e:	9b02      	ldr	r3, [sp, #8]
  405630:	1ad2      	subs	r2, r2, r3
  405632:	425b      	negs	r3, r3
  405634:	930c      	str	r3, [sp, #48]	; 0x30
  405636:	2300      	movs	r3, #0
  405638:	9208      	str	r2, [sp, #32]
  40563a:	930d      	str	r3, [sp, #52]	; 0x34
  40563c:	e6b8      	b.n	4053b0 <_dtoa_r+0x178>
  40563e:	f1c7 0301 	rsb	r3, r7, #1
  405642:	9308      	str	r3, [sp, #32]
  405644:	2300      	movs	r3, #0
  405646:	9306      	str	r3, [sp, #24]
  405648:	e6a7      	b.n	40539a <_dtoa_r+0x162>
  40564a:	9d02      	ldr	r5, [sp, #8]
  40564c:	4628      	mov	r0, r5
  40564e:	f002 fecb 	bl	4083e8 <__aeabi_i2d>
  405652:	4602      	mov	r2, r0
  405654:	460b      	mov	r3, r1
  405656:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40565a:	f003 f993 	bl	408984 <__aeabi_dcmpeq>
  40565e:	2800      	cmp	r0, #0
  405660:	f47f ae80 	bne.w	405364 <_dtoa_r+0x12c>
  405664:	1e6b      	subs	r3, r5, #1
  405666:	9302      	str	r3, [sp, #8]
  405668:	e67c      	b.n	405364 <_dtoa_r+0x12c>
  40566a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40566c:	9d08      	ldr	r5, [sp, #32]
  40566e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405670:	2d00      	cmp	r5, #0
  405672:	dd0c      	ble.n	40568e <_dtoa_r+0x456>
  405674:	9906      	ldr	r1, [sp, #24]
  405676:	2900      	cmp	r1, #0
  405678:	460b      	mov	r3, r1
  40567a:	dd08      	ble.n	40568e <_dtoa_r+0x456>
  40567c:	42a9      	cmp	r1, r5
  40567e:	9a08      	ldr	r2, [sp, #32]
  405680:	bfa8      	it	ge
  405682:	462b      	movge	r3, r5
  405684:	1ad2      	subs	r2, r2, r3
  405686:	1aed      	subs	r5, r5, r3
  405688:	1acb      	subs	r3, r1, r3
  40568a:	9208      	str	r2, [sp, #32]
  40568c:	9306      	str	r3, [sp, #24]
  40568e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405690:	b1d3      	cbz	r3, 4056c8 <_dtoa_r+0x490>
  405692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405694:	2b00      	cmp	r3, #0
  405696:	f000 82b7 	beq.w	405c08 <_dtoa_r+0x9d0>
  40569a:	2f00      	cmp	r7, #0
  40569c:	dd10      	ble.n	4056c0 <_dtoa_r+0x488>
  40569e:	4631      	mov	r1, r6
  4056a0:	463a      	mov	r2, r7
  4056a2:	4620      	mov	r0, r4
  4056a4:	f001 ffb2 	bl	40760c <__pow5mult>
  4056a8:	464a      	mov	r2, r9
  4056aa:	4601      	mov	r1, r0
  4056ac:	4606      	mov	r6, r0
  4056ae:	4620      	mov	r0, r4
  4056b0:	f001 ff1a 	bl	4074e8 <__multiply>
  4056b4:	4649      	mov	r1, r9
  4056b6:	4680      	mov	r8, r0
  4056b8:	4620      	mov	r0, r4
  4056ba:	f001 fe71 	bl	4073a0 <_Bfree>
  4056be:	46c1      	mov	r9, r8
  4056c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4056c2:	1bda      	subs	r2, r3, r7
  4056c4:	f040 82a1 	bne.w	405c0a <_dtoa_r+0x9d2>
  4056c8:	2101      	movs	r1, #1
  4056ca:	4620      	mov	r0, r4
  4056cc:	f001 ff02 	bl	4074d4 <__i2b>
  4056d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4056d2:	2b00      	cmp	r3, #0
  4056d4:	4680      	mov	r8, r0
  4056d6:	dd1c      	ble.n	405712 <_dtoa_r+0x4da>
  4056d8:	4601      	mov	r1, r0
  4056da:	461a      	mov	r2, r3
  4056dc:	4620      	mov	r0, r4
  4056de:	f001 ff95 	bl	40760c <__pow5mult>
  4056e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056e4:	2b01      	cmp	r3, #1
  4056e6:	4680      	mov	r8, r0
  4056e8:	f340 8254 	ble.w	405b94 <_dtoa_r+0x95c>
  4056ec:	2300      	movs	r3, #0
  4056ee:	930c      	str	r3, [sp, #48]	; 0x30
  4056f0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4056f4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4056f8:	6918      	ldr	r0, [r3, #16]
  4056fa:	f001 fe9b 	bl	407434 <__hi0bits>
  4056fe:	f1c0 0020 	rsb	r0, r0, #32
  405702:	e010      	b.n	405726 <_dtoa_r+0x4ee>
  405704:	f1c3 0520 	rsb	r5, r3, #32
  405708:	fa0a f005 	lsl.w	r0, sl, r5
  40570c:	e674      	b.n	4053f8 <_dtoa_r+0x1c0>
  40570e:	900e      	str	r0, [sp, #56]	; 0x38
  405710:	e63c      	b.n	40538c <_dtoa_r+0x154>
  405712:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405714:	2b01      	cmp	r3, #1
  405716:	f340 8287 	ble.w	405c28 <_dtoa_r+0x9f0>
  40571a:	2300      	movs	r3, #0
  40571c:	930c      	str	r3, [sp, #48]	; 0x30
  40571e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405720:	2001      	movs	r0, #1
  405722:	2b00      	cmp	r3, #0
  405724:	d1e4      	bne.n	4056f0 <_dtoa_r+0x4b8>
  405726:	9a06      	ldr	r2, [sp, #24]
  405728:	4410      	add	r0, r2
  40572a:	f010 001f 	ands.w	r0, r0, #31
  40572e:	f000 80a1 	beq.w	405874 <_dtoa_r+0x63c>
  405732:	f1c0 0320 	rsb	r3, r0, #32
  405736:	2b04      	cmp	r3, #4
  405738:	f340 849e 	ble.w	406078 <_dtoa_r+0xe40>
  40573c:	9b08      	ldr	r3, [sp, #32]
  40573e:	f1c0 001c 	rsb	r0, r0, #28
  405742:	4403      	add	r3, r0
  405744:	9308      	str	r3, [sp, #32]
  405746:	4613      	mov	r3, r2
  405748:	4403      	add	r3, r0
  40574a:	4405      	add	r5, r0
  40574c:	9306      	str	r3, [sp, #24]
  40574e:	9b08      	ldr	r3, [sp, #32]
  405750:	2b00      	cmp	r3, #0
  405752:	dd05      	ble.n	405760 <_dtoa_r+0x528>
  405754:	4649      	mov	r1, r9
  405756:	461a      	mov	r2, r3
  405758:	4620      	mov	r0, r4
  40575a:	f001 ffa7 	bl	4076ac <__lshift>
  40575e:	4681      	mov	r9, r0
  405760:	9b06      	ldr	r3, [sp, #24]
  405762:	2b00      	cmp	r3, #0
  405764:	dd05      	ble.n	405772 <_dtoa_r+0x53a>
  405766:	4641      	mov	r1, r8
  405768:	461a      	mov	r2, r3
  40576a:	4620      	mov	r0, r4
  40576c:	f001 ff9e 	bl	4076ac <__lshift>
  405770:	4680      	mov	r8, r0
  405772:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405774:	2b00      	cmp	r3, #0
  405776:	f040 8086 	bne.w	405886 <_dtoa_r+0x64e>
  40577a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40577c:	2b00      	cmp	r3, #0
  40577e:	f340 8266 	ble.w	405c4e <_dtoa_r+0xa16>
  405782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405784:	2b00      	cmp	r3, #0
  405786:	f000 8098 	beq.w	4058ba <_dtoa_r+0x682>
  40578a:	2d00      	cmp	r5, #0
  40578c:	dd05      	ble.n	40579a <_dtoa_r+0x562>
  40578e:	4631      	mov	r1, r6
  405790:	462a      	mov	r2, r5
  405792:	4620      	mov	r0, r4
  405794:	f001 ff8a 	bl	4076ac <__lshift>
  405798:	4606      	mov	r6, r0
  40579a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40579c:	2b00      	cmp	r3, #0
  40579e:	f040 8337 	bne.w	405e10 <_dtoa_r+0xbd8>
  4057a2:	9606      	str	r6, [sp, #24]
  4057a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057a6:	9a04      	ldr	r2, [sp, #16]
  4057a8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4057ac:	3b01      	subs	r3, #1
  4057ae:	18d3      	adds	r3, r2, r3
  4057b0:	930b      	str	r3, [sp, #44]	; 0x2c
  4057b2:	f00a 0301 	and.w	r3, sl, #1
  4057b6:	930c      	str	r3, [sp, #48]	; 0x30
  4057b8:	4617      	mov	r7, r2
  4057ba:	46c2      	mov	sl, r8
  4057bc:	4651      	mov	r1, sl
  4057be:	4648      	mov	r0, r9
  4057c0:	f7ff fca6 	bl	405110 <quorem>
  4057c4:	4631      	mov	r1, r6
  4057c6:	4605      	mov	r5, r0
  4057c8:	4648      	mov	r0, r9
  4057ca:	f001 ffc1 	bl	407750 <__mcmp>
  4057ce:	465a      	mov	r2, fp
  4057d0:	900a      	str	r0, [sp, #40]	; 0x28
  4057d2:	4651      	mov	r1, sl
  4057d4:	4620      	mov	r0, r4
  4057d6:	f001 ffd7 	bl	407788 <__mdiff>
  4057da:	68c2      	ldr	r2, [r0, #12]
  4057dc:	4680      	mov	r8, r0
  4057de:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4057e2:	2a00      	cmp	r2, #0
  4057e4:	f040 822b 	bne.w	405c3e <_dtoa_r+0xa06>
  4057e8:	4601      	mov	r1, r0
  4057ea:	4648      	mov	r0, r9
  4057ec:	9308      	str	r3, [sp, #32]
  4057ee:	f001 ffaf 	bl	407750 <__mcmp>
  4057f2:	4641      	mov	r1, r8
  4057f4:	9006      	str	r0, [sp, #24]
  4057f6:	4620      	mov	r0, r4
  4057f8:	f001 fdd2 	bl	4073a0 <_Bfree>
  4057fc:	9a06      	ldr	r2, [sp, #24]
  4057fe:	9b08      	ldr	r3, [sp, #32]
  405800:	b932      	cbnz	r2, 405810 <_dtoa_r+0x5d8>
  405802:	9924      	ldr	r1, [sp, #144]	; 0x90
  405804:	b921      	cbnz	r1, 405810 <_dtoa_r+0x5d8>
  405806:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405808:	2a00      	cmp	r2, #0
  40580a:	f000 83ef 	beq.w	405fec <_dtoa_r+0xdb4>
  40580e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405810:	990a      	ldr	r1, [sp, #40]	; 0x28
  405812:	2900      	cmp	r1, #0
  405814:	f2c0 829f 	blt.w	405d56 <_dtoa_r+0xb1e>
  405818:	d105      	bne.n	405826 <_dtoa_r+0x5ee>
  40581a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40581c:	b919      	cbnz	r1, 405826 <_dtoa_r+0x5ee>
  40581e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405820:	2900      	cmp	r1, #0
  405822:	f000 8298 	beq.w	405d56 <_dtoa_r+0xb1e>
  405826:	2a00      	cmp	r2, #0
  405828:	f300 8306 	bgt.w	405e38 <_dtoa_r+0xc00>
  40582c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40582e:	703b      	strb	r3, [r7, #0]
  405830:	f107 0801 	add.w	r8, r7, #1
  405834:	4297      	cmp	r7, r2
  405836:	4645      	mov	r5, r8
  405838:	f000 830c 	beq.w	405e54 <_dtoa_r+0xc1c>
  40583c:	4649      	mov	r1, r9
  40583e:	2300      	movs	r3, #0
  405840:	220a      	movs	r2, #10
  405842:	4620      	mov	r0, r4
  405844:	f001 fdb6 	bl	4073b4 <__multadd>
  405848:	455e      	cmp	r6, fp
  40584a:	4681      	mov	r9, r0
  40584c:	4631      	mov	r1, r6
  40584e:	f04f 0300 	mov.w	r3, #0
  405852:	f04f 020a 	mov.w	r2, #10
  405856:	4620      	mov	r0, r4
  405858:	f000 81eb 	beq.w	405c32 <_dtoa_r+0x9fa>
  40585c:	f001 fdaa 	bl	4073b4 <__multadd>
  405860:	4659      	mov	r1, fp
  405862:	4606      	mov	r6, r0
  405864:	2300      	movs	r3, #0
  405866:	220a      	movs	r2, #10
  405868:	4620      	mov	r0, r4
  40586a:	f001 fda3 	bl	4073b4 <__multadd>
  40586e:	4647      	mov	r7, r8
  405870:	4683      	mov	fp, r0
  405872:	e7a3      	b.n	4057bc <_dtoa_r+0x584>
  405874:	201c      	movs	r0, #28
  405876:	9b08      	ldr	r3, [sp, #32]
  405878:	4403      	add	r3, r0
  40587a:	9308      	str	r3, [sp, #32]
  40587c:	9b06      	ldr	r3, [sp, #24]
  40587e:	4403      	add	r3, r0
  405880:	4405      	add	r5, r0
  405882:	9306      	str	r3, [sp, #24]
  405884:	e763      	b.n	40574e <_dtoa_r+0x516>
  405886:	4641      	mov	r1, r8
  405888:	4648      	mov	r0, r9
  40588a:	f001 ff61 	bl	407750 <__mcmp>
  40588e:	2800      	cmp	r0, #0
  405890:	f6bf af73 	bge.w	40577a <_dtoa_r+0x542>
  405894:	9f02      	ldr	r7, [sp, #8]
  405896:	4649      	mov	r1, r9
  405898:	2300      	movs	r3, #0
  40589a:	220a      	movs	r2, #10
  40589c:	4620      	mov	r0, r4
  40589e:	3f01      	subs	r7, #1
  4058a0:	9702      	str	r7, [sp, #8]
  4058a2:	f001 fd87 	bl	4073b4 <__multadd>
  4058a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4058a8:	4681      	mov	r9, r0
  4058aa:	2b00      	cmp	r3, #0
  4058ac:	f040 83b6 	bne.w	40601c <_dtoa_r+0xde4>
  4058b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4058b2:	2b00      	cmp	r3, #0
  4058b4:	f340 83bf 	ble.w	406036 <_dtoa_r+0xdfe>
  4058b8:	930a      	str	r3, [sp, #40]	; 0x28
  4058ba:	f8dd b010 	ldr.w	fp, [sp, #16]
  4058be:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4058c0:	465d      	mov	r5, fp
  4058c2:	e002      	b.n	4058ca <_dtoa_r+0x692>
  4058c4:	f001 fd76 	bl	4073b4 <__multadd>
  4058c8:	4681      	mov	r9, r0
  4058ca:	4641      	mov	r1, r8
  4058cc:	4648      	mov	r0, r9
  4058ce:	f7ff fc1f 	bl	405110 <quorem>
  4058d2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4058d6:	f805 ab01 	strb.w	sl, [r5], #1
  4058da:	eba5 030b 	sub.w	r3, r5, fp
  4058de:	42bb      	cmp	r3, r7
  4058e0:	f04f 020a 	mov.w	r2, #10
  4058e4:	f04f 0300 	mov.w	r3, #0
  4058e8:	4649      	mov	r1, r9
  4058ea:	4620      	mov	r0, r4
  4058ec:	dbea      	blt.n	4058c4 <_dtoa_r+0x68c>
  4058ee:	9b04      	ldr	r3, [sp, #16]
  4058f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4058f2:	2a01      	cmp	r2, #1
  4058f4:	bfac      	ite	ge
  4058f6:	189b      	addge	r3, r3, r2
  4058f8:	3301      	addlt	r3, #1
  4058fa:	461d      	mov	r5, r3
  4058fc:	f04f 0b00 	mov.w	fp, #0
  405900:	4649      	mov	r1, r9
  405902:	2201      	movs	r2, #1
  405904:	4620      	mov	r0, r4
  405906:	f001 fed1 	bl	4076ac <__lshift>
  40590a:	4641      	mov	r1, r8
  40590c:	4681      	mov	r9, r0
  40590e:	f001 ff1f 	bl	407750 <__mcmp>
  405912:	2800      	cmp	r0, #0
  405914:	f340 823d 	ble.w	405d92 <_dtoa_r+0xb5a>
  405918:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40591c:	9904      	ldr	r1, [sp, #16]
  40591e:	1e6b      	subs	r3, r5, #1
  405920:	e004      	b.n	40592c <_dtoa_r+0x6f4>
  405922:	428b      	cmp	r3, r1
  405924:	f000 81ae 	beq.w	405c84 <_dtoa_r+0xa4c>
  405928:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40592c:	2a39      	cmp	r2, #57	; 0x39
  40592e:	f103 0501 	add.w	r5, r3, #1
  405932:	d0f6      	beq.n	405922 <_dtoa_r+0x6ea>
  405934:	3201      	adds	r2, #1
  405936:	701a      	strb	r2, [r3, #0]
  405938:	4641      	mov	r1, r8
  40593a:	4620      	mov	r0, r4
  40593c:	f001 fd30 	bl	4073a0 <_Bfree>
  405940:	2e00      	cmp	r6, #0
  405942:	f43f ae3d 	beq.w	4055c0 <_dtoa_r+0x388>
  405946:	f1bb 0f00 	cmp.w	fp, #0
  40594a:	d005      	beq.n	405958 <_dtoa_r+0x720>
  40594c:	45b3      	cmp	fp, r6
  40594e:	d003      	beq.n	405958 <_dtoa_r+0x720>
  405950:	4659      	mov	r1, fp
  405952:	4620      	mov	r0, r4
  405954:	f001 fd24 	bl	4073a0 <_Bfree>
  405958:	4631      	mov	r1, r6
  40595a:	4620      	mov	r0, r4
  40595c:	f001 fd20 	bl	4073a0 <_Bfree>
  405960:	e62e      	b.n	4055c0 <_dtoa_r+0x388>
  405962:	2300      	movs	r3, #0
  405964:	930b      	str	r3, [sp, #44]	; 0x2c
  405966:	9b02      	ldr	r3, [sp, #8]
  405968:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40596a:	4413      	add	r3, r2
  40596c:	930f      	str	r3, [sp, #60]	; 0x3c
  40596e:	3301      	adds	r3, #1
  405970:	2b01      	cmp	r3, #1
  405972:	461f      	mov	r7, r3
  405974:	461e      	mov	r6, r3
  405976:	930a      	str	r3, [sp, #40]	; 0x28
  405978:	bfb8      	it	lt
  40597a:	2701      	movlt	r7, #1
  40597c:	2100      	movs	r1, #0
  40597e:	2f17      	cmp	r7, #23
  405980:	6461      	str	r1, [r4, #68]	; 0x44
  405982:	d90a      	bls.n	40599a <_dtoa_r+0x762>
  405984:	2201      	movs	r2, #1
  405986:	2304      	movs	r3, #4
  405988:	005b      	lsls	r3, r3, #1
  40598a:	f103 0014 	add.w	r0, r3, #20
  40598e:	4287      	cmp	r7, r0
  405990:	4611      	mov	r1, r2
  405992:	f102 0201 	add.w	r2, r2, #1
  405996:	d2f7      	bcs.n	405988 <_dtoa_r+0x750>
  405998:	6461      	str	r1, [r4, #68]	; 0x44
  40599a:	4620      	mov	r0, r4
  40599c:	f001 fcda 	bl	407354 <_Balloc>
  4059a0:	2e0e      	cmp	r6, #14
  4059a2:	9004      	str	r0, [sp, #16]
  4059a4:	6420      	str	r0, [r4, #64]	; 0x40
  4059a6:	f63f ad41 	bhi.w	40542c <_dtoa_r+0x1f4>
  4059aa:	2d00      	cmp	r5, #0
  4059ac:	f43f ad3e 	beq.w	40542c <_dtoa_r+0x1f4>
  4059b0:	9902      	ldr	r1, [sp, #8]
  4059b2:	2900      	cmp	r1, #0
  4059b4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4059b8:	f340 8202 	ble.w	405dc0 <_dtoa_r+0xb88>
  4059bc:	4bb8      	ldr	r3, [pc, #736]	; (405ca0 <_dtoa_r+0xa68>)
  4059be:	f001 020f 	and.w	r2, r1, #15
  4059c2:	110d      	asrs	r5, r1, #4
  4059c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4059c8:	06e9      	lsls	r1, r5, #27
  4059ca:	e9d3 6700 	ldrd	r6, r7, [r3]
  4059ce:	f140 81ae 	bpl.w	405d2e <_dtoa_r+0xaf6>
  4059d2:	4bb4      	ldr	r3, [pc, #720]	; (405ca4 <_dtoa_r+0xa6c>)
  4059d4:	4650      	mov	r0, sl
  4059d6:	4659      	mov	r1, fp
  4059d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4059dc:	f002 fe94 	bl	408708 <__aeabi_ddiv>
  4059e0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4059e4:	f005 050f 	and.w	r5, r5, #15
  4059e8:	f04f 0a03 	mov.w	sl, #3
  4059ec:	b18d      	cbz	r5, 405a12 <_dtoa_r+0x7da>
  4059ee:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405ca4 <_dtoa_r+0xa6c>
  4059f2:	07ea      	lsls	r2, r5, #31
  4059f4:	d509      	bpl.n	405a0a <_dtoa_r+0x7d2>
  4059f6:	4630      	mov	r0, r6
  4059f8:	4639      	mov	r1, r7
  4059fa:	e9d8 2300 	ldrd	r2, r3, [r8]
  4059fe:	f002 fd59 	bl	4084b4 <__aeabi_dmul>
  405a02:	f10a 0a01 	add.w	sl, sl, #1
  405a06:	4606      	mov	r6, r0
  405a08:	460f      	mov	r7, r1
  405a0a:	106d      	asrs	r5, r5, #1
  405a0c:	f108 0808 	add.w	r8, r8, #8
  405a10:	d1ef      	bne.n	4059f2 <_dtoa_r+0x7ba>
  405a12:	463b      	mov	r3, r7
  405a14:	4632      	mov	r2, r6
  405a16:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405a1a:	f002 fe75 	bl	408708 <__aeabi_ddiv>
  405a1e:	4607      	mov	r7, r0
  405a20:	4688      	mov	r8, r1
  405a22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a24:	b143      	cbz	r3, 405a38 <_dtoa_r+0x800>
  405a26:	2200      	movs	r2, #0
  405a28:	4b9f      	ldr	r3, [pc, #636]	; (405ca8 <_dtoa_r+0xa70>)
  405a2a:	4638      	mov	r0, r7
  405a2c:	4641      	mov	r1, r8
  405a2e:	f002 ffb3 	bl	408998 <__aeabi_dcmplt>
  405a32:	2800      	cmp	r0, #0
  405a34:	f040 8286 	bne.w	405f44 <_dtoa_r+0xd0c>
  405a38:	4650      	mov	r0, sl
  405a3a:	f002 fcd5 	bl	4083e8 <__aeabi_i2d>
  405a3e:	463a      	mov	r2, r7
  405a40:	4643      	mov	r3, r8
  405a42:	f002 fd37 	bl	4084b4 <__aeabi_dmul>
  405a46:	4b99      	ldr	r3, [pc, #612]	; (405cac <_dtoa_r+0xa74>)
  405a48:	2200      	movs	r2, #0
  405a4a:	f002 fb81 	bl	408150 <__adddf3>
  405a4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a50:	4605      	mov	r5, r0
  405a52:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405a56:	2b00      	cmp	r3, #0
  405a58:	f000 813e 	beq.w	405cd8 <_dtoa_r+0xaa0>
  405a5c:	9b02      	ldr	r3, [sp, #8]
  405a5e:	9315      	str	r3, [sp, #84]	; 0x54
  405a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a62:	9312      	str	r3, [sp, #72]	; 0x48
  405a64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a66:	2b00      	cmp	r3, #0
  405a68:	f000 81fa 	beq.w	405e60 <_dtoa_r+0xc28>
  405a6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405a6e:	4b8c      	ldr	r3, [pc, #560]	; (405ca0 <_dtoa_r+0xa68>)
  405a70:	498f      	ldr	r1, [pc, #572]	; (405cb0 <_dtoa_r+0xa78>)
  405a72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405a76:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405a7a:	2000      	movs	r0, #0
  405a7c:	f002 fe44 	bl	408708 <__aeabi_ddiv>
  405a80:	462a      	mov	r2, r5
  405a82:	4633      	mov	r3, r6
  405a84:	f002 fb62 	bl	40814c <__aeabi_dsub>
  405a88:	4682      	mov	sl, r0
  405a8a:	468b      	mov	fp, r1
  405a8c:	4638      	mov	r0, r7
  405a8e:	4641      	mov	r1, r8
  405a90:	f002 ffc0 	bl	408a14 <__aeabi_d2iz>
  405a94:	4605      	mov	r5, r0
  405a96:	f002 fca7 	bl	4083e8 <__aeabi_i2d>
  405a9a:	4602      	mov	r2, r0
  405a9c:	460b      	mov	r3, r1
  405a9e:	4638      	mov	r0, r7
  405aa0:	4641      	mov	r1, r8
  405aa2:	f002 fb53 	bl	40814c <__aeabi_dsub>
  405aa6:	3530      	adds	r5, #48	; 0x30
  405aa8:	fa5f f885 	uxtb.w	r8, r5
  405aac:	9d04      	ldr	r5, [sp, #16]
  405aae:	4606      	mov	r6, r0
  405ab0:	460f      	mov	r7, r1
  405ab2:	f885 8000 	strb.w	r8, [r5]
  405ab6:	4602      	mov	r2, r0
  405ab8:	460b      	mov	r3, r1
  405aba:	4650      	mov	r0, sl
  405abc:	4659      	mov	r1, fp
  405abe:	3501      	adds	r5, #1
  405ac0:	f002 ff88 	bl	4089d4 <__aeabi_dcmpgt>
  405ac4:	2800      	cmp	r0, #0
  405ac6:	d154      	bne.n	405b72 <_dtoa_r+0x93a>
  405ac8:	4632      	mov	r2, r6
  405aca:	463b      	mov	r3, r7
  405acc:	2000      	movs	r0, #0
  405ace:	4976      	ldr	r1, [pc, #472]	; (405ca8 <_dtoa_r+0xa70>)
  405ad0:	f002 fb3c 	bl	40814c <__aeabi_dsub>
  405ad4:	4602      	mov	r2, r0
  405ad6:	460b      	mov	r3, r1
  405ad8:	4650      	mov	r0, sl
  405ada:	4659      	mov	r1, fp
  405adc:	f002 ff7a 	bl	4089d4 <__aeabi_dcmpgt>
  405ae0:	2800      	cmp	r0, #0
  405ae2:	f040 8270 	bne.w	405fc6 <_dtoa_r+0xd8e>
  405ae6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405ae8:	2a01      	cmp	r2, #1
  405aea:	f000 8111 	beq.w	405d10 <_dtoa_r+0xad8>
  405aee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405af0:	9a04      	ldr	r2, [sp, #16]
  405af2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405af6:	4413      	add	r3, r2
  405af8:	4699      	mov	r9, r3
  405afa:	e00d      	b.n	405b18 <_dtoa_r+0x8e0>
  405afc:	2000      	movs	r0, #0
  405afe:	496a      	ldr	r1, [pc, #424]	; (405ca8 <_dtoa_r+0xa70>)
  405b00:	f002 fb24 	bl	40814c <__aeabi_dsub>
  405b04:	4652      	mov	r2, sl
  405b06:	465b      	mov	r3, fp
  405b08:	f002 ff46 	bl	408998 <__aeabi_dcmplt>
  405b0c:	2800      	cmp	r0, #0
  405b0e:	f040 8258 	bne.w	405fc2 <_dtoa_r+0xd8a>
  405b12:	454d      	cmp	r5, r9
  405b14:	f000 80fa 	beq.w	405d0c <_dtoa_r+0xad4>
  405b18:	4650      	mov	r0, sl
  405b1a:	4659      	mov	r1, fp
  405b1c:	2200      	movs	r2, #0
  405b1e:	4b65      	ldr	r3, [pc, #404]	; (405cb4 <_dtoa_r+0xa7c>)
  405b20:	f002 fcc8 	bl	4084b4 <__aeabi_dmul>
  405b24:	2200      	movs	r2, #0
  405b26:	4b63      	ldr	r3, [pc, #396]	; (405cb4 <_dtoa_r+0xa7c>)
  405b28:	4682      	mov	sl, r0
  405b2a:	468b      	mov	fp, r1
  405b2c:	4630      	mov	r0, r6
  405b2e:	4639      	mov	r1, r7
  405b30:	f002 fcc0 	bl	4084b4 <__aeabi_dmul>
  405b34:	460f      	mov	r7, r1
  405b36:	4606      	mov	r6, r0
  405b38:	f002 ff6c 	bl	408a14 <__aeabi_d2iz>
  405b3c:	4680      	mov	r8, r0
  405b3e:	f002 fc53 	bl	4083e8 <__aeabi_i2d>
  405b42:	4602      	mov	r2, r0
  405b44:	460b      	mov	r3, r1
  405b46:	4630      	mov	r0, r6
  405b48:	4639      	mov	r1, r7
  405b4a:	f002 faff 	bl	40814c <__aeabi_dsub>
  405b4e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405b52:	fa5f f888 	uxtb.w	r8, r8
  405b56:	4652      	mov	r2, sl
  405b58:	465b      	mov	r3, fp
  405b5a:	f805 8b01 	strb.w	r8, [r5], #1
  405b5e:	4606      	mov	r6, r0
  405b60:	460f      	mov	r7, r1
  405b62:	f002 ff19 	bl	408998 <__aeabi_dcmplt>
  405b66:	4632      	mov	r2, r6
  405b68:	463b      	mov	r3, r7
  405b6a:	2800      	cmp	r0, #0
  405b6c:	d0c6      	beq.n	405afc <_dtoa_r+0x8c4>
  405b6e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405b72:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405b74:	9302      	str	r3, [sp, #8]
  405b76:	e523      	b.n	4055c0 <_dtoa_r+0x388>
  405b78:	2300      	movs	r3, #0
  405b7a:	930b      	str	r3, [sp, #44]	; 0x2c
  405b7c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405b7e:	2b00      	cmp	r3, #0
  405b80:	f340 80dc 	ble.w	405d3c <_dtoa_r+0xb04>
  405b84:	461f      	mov	r7, r3
  405b86:	461e      	mov	r6, r3
  405b88:	930f      	str	r3, [sp, #60]	; 0x3c
  405b8a:	930a      	str	r3, [sp, #40]	; 0x28
  405b8c:	e6f6      	b.n	40597c <_dtoa_r+0x744>
  405b8e:	2301      	movs	r3, #1
  405b90:	930b      	str	r3, [sp, #44]	; 0x2c
  405b92:	e7f3      	b.n	405b7c <_dtoa_r+0x944>
  405b94:	f1ba 0f00 	cmp.w	sl, #0
  405b98:	f47f ada8 	bne.w	4056ec <_dtoa_r+0x4b4>
  405b9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405ba0:	2b00      	cmp	r3, #0
  405ba2:	f47f adba 	bne.w	40571a <_dtoa_r+0x4e2>
  405ba6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405baa:	0d3f      	lsrs	r7, r7, #20
  405bac:	053f      	lsls	r7, r7, #20
  405bae:	2f00      	cmp	r7, #0
  405bb0:	f000 820d 	beq.w	405fce <_dtoa_r+0xd96>
  405bb4:	9b08      	ldr	r3, [sp, #32]
  405bb6:	3301      	adds	r3, #1
  405bb8:	9308      	str	r3, [sp, #32]
  405bba:	9b06      	ldr	r3, [sp, #24]
  405bbc:	3301      	adds	r3, #1
  405bbe:	9306      	str	r3, [sp, #24]
  405bc0:	2301      	movs	r3, #1
  405bc2:	930c      	str	r3, [sp, #48]	; 0x30
  405bc4:	e5ab      	b.n	40571e <_dtoa_r+0x4e6>
  405bc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bc8:	2b00      	cmp	r3, #0
  405bca:	f73f ac42 	bgt.w	405452 <_dtoa_r+0x21a>
  405bce:	f040 8221 	bne.w	406014 <_dtoa_r+0xddc>
  405bd2:	2200      	movs	r2, #0
  405bd4:	4b38      	ldr	r3, [pc, #224]	; (405cb8 <_dtoa_r+0xa80>)
  405bd6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405bda:	f002 fc6b 	bl	4084b4 <__aeabi_dmul>
  405bde:	4652      	mov	r2, sl
  405be0:	465b      	mov	r3, fp
  405be2:	f002 feed 	bl	4089c0 <__aeabi_dcmpge>
  405be6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405bea:	4646      	mov	r6, r8
  405bec:	2800      	cmp	r0, #0
  405bee:	d041      	beq.n	405c74 <_dtoa_r+0xa3c>
  405bf0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405bf2:	9d04      	ldr	r5, [sp, #16]
  405bf4:	43db      	mvns	r3, r3
  405bf6:	9302      	str	r3, [sp, #8]
  405bf8:	4641      	mov	r1, r8
  405bfa:	4620      	mov	r0, r4
  405bfc:	f001 fbd0 	bl	4073a0 <_Bfree>
  405c00:	2e00      	cmp	r6, #0
  405c02:	f43f acdd 	beq.w	4055c0 <_dtoa_r+0x388>
  405c06:	e6a7      	b.n	405958 <_dtoa_r+0x720>
  405c08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405c0a:	4649      	mov	r1, r9
  405c0c:	4620      	mov	r0, r4
  405c0e:	f001 fcfd 	bl	40760c <__pow5mult>
  405c12:	4681      	mov	r9, r0
  405c14:	e558      	b.n	4056c8 <_dtoa_r+0x490>
  405c16:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405c18:	2a00      	cmp	r2, #0
  405c1a:	f000 8187 	beq.w	405f2c <_dtoa_r+0xcf4>
  405c1e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405c22:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405c24:	9d08      	ldr	r5, [sp, #32]
  405c26:	e4f2      	b.n	40560e <_dtoa_r+0x3d6>
  405c28:	f1ba 0f00 	cmp.w	sl, #0
  405c2c:	f47f ad75 	bne.w	40571a <_dtoa_r+0x4e2>
  405c30:	e7b4      	b.n	405b9c <_dtoa_r+0x964>
  405c32:	f001 fbbf 	bl	4073b4 <__multadd>
  405c36:	4647      	mov	r7, r8
  405c38:	4606      	mov	r6, r0
  405c3a:	4683      	mov	fp, r0
  405c3c:	e5be      	b.n	4057bc <_dtoa_r+0x584>
  405c3e:	4601      	mov	r1, r0
  405c40:	4620      	mov	r0, r4
  405c42:	9306      	str	r3, [sp, #24]
  405c44:	f001 fbac 	bl	4073a0 <_Bfree>
  405c48:	2201      	movs	r2, #1
  405c4a:	9b06      	ldr	r3, [sp, #24]
  405c4c:	e5e0      	b.n	405810 <_dtoa_r+0x5d8>
  405c4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c50:	2b02      	cmp	r3, #2
  405c52:	f77f ad96 	ble.w	405782 <_dtoa_r+0x54a>
  405c56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c58:	2b00      	cmp	r3, #0
  405c5a:	d1c9      	bne.n	405bf0 <_dtoa_r+0x9b8>
  405c5c:	4641      	mov	r1, r8
  405c5e:	2205      	movs	r2, #5
  405c60:	4620      	mov	r0, r4
  405c62:	f001 fba7 	bl	4073b4 <__multadd>
  405c66:	4601      	mov	r1, r0
  405c68:	4680      	mov	r8, r0
  405c6a:	4648      	mov	r0, r9
  405c6c:	f001 fd70 	bl	407750 <__mcmp>
  405c70:	2800      	cmp	r0, #0
  405c72:	ddbd      	ble.n	405bf0 <_dtoa_r+0x9b8>
  405c74:	9a02      	ldr	r2, [sp, #8]
  405c76:	9904      	ldr	r1, [sp, #16]
  405c78:	2331      	movs	r3, #49	; 0x31
  405c7a:	3201      	adds	r2, #1
  405c7c:	9202      	str	r2, [sp, #8]
  405c7e:	700b      	strb	r3, [r1, #0]
  405c80:	1c4d      	adds	r5, r1, #1
  405c82:	e7b9      	b.n	405bf8 <_dtoa_r+0x9c0>
  405c84:	9a02      	ldr	r2, [sp, #8]
  405c86:	3201      	adds	r2, #1
  405c88:	9202      	str	r2, [sp, #8]
  405c8a:	9a04      	ldr	r2, [sp, #16]
  405c8c:	2331      	movs	r3, #49	; 0x31
  405c8e:	7013      	strb	r3, [r2, #0]
  405c90:	e652      	b.n	405938 <_dtoa_r+0x700>
  405c92:	2301      	movs	r3, #1
  405c94:	930b      	str	r3, [sp, #44]	; 0x2c
  405c96:	e666      	b.n	405966 <_dtoa_r+0x72e>
  405c98:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405c9c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405c9e:	e48f      	b.n	4055c0 <_dtoa_r+0x388>
  405ca0:	004091e0 	.word	0x004091e0
  405ca4:	004091b8 	.word	0x004091b8
  405ca8:	3ff00000 	.word	0x3ff00000
  405cac:	401c0000 	.word	0x401c0000
  405cb0:	3fe00000 	.word	0x3fe00000
  405cb4:	40240000 	.word	0x40240000
  405cb8:	40140000 	.word	0x40140000
  405cbc:	4650      	mov	r0, sl
  405cbe:	f002 fb93 	bl	4083e8 <__aeabi_i2d>
  405cc2:	463a      	mov	r2, r7
  405cc4:	4643      	mov	r3, r8
  405cc6:	f002 fbf5 	bl	4084b4 <__aeabi_dmul>
  405cca:	2200      	movs	r2, #0
  405ccc:	4bc1      	ldr	r3, [pc, #772]	; (405fd4 <_dtoa_r+0xd9c>)
  405cce:	f002 fa3f 	bl	408150 <__adddf3>
  405cd2:	4605      	mov	r5, r0
  405cd4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405cd8:	4641      	mov	r1, r8
  405cda:	2200      	movs	r2, #0
  405cdc:	4bbe      	ldr	r3, [pc, #760]	; (405fd8 <_dtoa_r+0xda0>)
  405cde:	4638      	mov	r0, r7
  405ce0:	f002 fa34 	bl	40814c <__aeabi_dsub>
  405ce4:	462a      	mov	r2, r5
  405ce6:	4633      	mov	r3, r6
  405ce8:	4682      	mov	sl, r0
  405cea:	468b      	mov	fp, r1
  405cec:	f002 fe72 	bl	4089d4 <__aeabi_dcmpgt>
  405cf0:	4680      	mov	r8, r0
  405cf2:	2800      	cmp	r0, #0
  405cf4:	f040 8110 	bne.w	405f18 <_dtoa_r+0xce0>
  405cf8:	462a      	mov	r2, r5
  405cfa:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405cfe:	4650      	mov	r0, sl
  405d00:	4659      	mov	r1, fp
  405d02:	f002 fe49 	bl	408998 <__aeabi_dcmplt>
  405d06:	b118      	cbz	r0, 405d10 <_dtoa_r+0xad8>
  405d08:	4646      	mov	r6, r8
  405d0a:	e771      	b.n	405bf0 <_dtoa_r+0x9b8>
  405d0c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405d10:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405d14:	f7ff bb8a 	b.w	40542c <_dtoa_r+0x1f4>
  405d18:	9804      	ldr	r0, [sp, #16]
  405d1a:	f7ff babb 	b.w	405294 <_dtoa_r+0x5c>
  405d1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405d20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405d22:	970c      	str	r7, [sp, #48]	; 0x30
  405d24:	1afb      	subs	r3, r7, r3
  405d26:	441a      	add	r2, r3
  405d28:	920d      	str	r2, [sp, #52]	; 0x34
  405d2a:	2700      	movs	r7, #0
  405d2c:	e469      	b.n	405602 <_dtoa_r+0x3ca>
  405d2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405d32:	f04f 0a02 	mov.w	sl, #2
  405d36:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405d3a:	e657      	b.n	4059ec <_dtoa_r+0x7b4>
  405d3c:	2100      	movs	r1, #0
  405d3e:	2301      	movs	r3, #1
  405d40:	6461      	str	r1, [r4, #68]	; 0x44
  405d42:	4620      	mov	r0, r4
  405d44:	9325      	str	r3, [sp, #148]	; 0x94
  405d46:	f001 fb05 	bl	407354 <_Balloc>
  405d4a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d4c:	9004      	str	r0, [sp, #16]
  405d4e:	6420      	str	r0, [r4, #64]	; 0x40
  405d50:	930a      	str	r3, [sp, #40]	; 0x28
  405d52:	930f      	str	r3, [sp, #60]	; 0x3c
  405d54:	e629      	b.n	4059aa <_dtoa_r+0x772>
  405d56:	2a00      	cmp	r2, #0
  405d58:	46d0      	mov	r8, sl
  405d5a:	f8cd b018 	str.w	fp, [sp, #24]
  405d5e:	469a      	mov	sl, r3
  405d60:	dd11      	ble.n	405d86 <_dtoa_r+0xb4e>
  405d62:	4649      	mov	r1, r9
  405d64:	2201      	movs	r2, #1
  405d66:	4620      	mov	r0, r4
  405d68:	f001 fca0 	bl	4076ac <__lshift>
  405d6c:	4641      	mov	r1, r8
  405d6e:	4681      	mov	r9, r0
  405d70:	f001 fcee 	bl	407750 <__mcmp>
  405d74:	2800      	cmp	r0, #0
  405d76:	f340 8146 	ble.w	406006 <_dtoa_r+0xdce>
  405d7a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405d7e:	f000 8106 	beq.w	405f8e <_dtoa_r+0xd56>
  405d82:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405d86:	46b3      	mov	fp, r6
  405d88:	f887 a000 	strb.w	sl, [r7]
  405d8c:	1c7d      	adds	r5, r7, #1
  405d8e:	9e06      	ldr	r6, [sp, #24]
  405d90:	e5d2      	b.n	405938 <_dtoa_r+0x700>
  405d92:	d104      	bne.n	405d9e <_dtoa_r+0xb66>
  405d94:	f01a 0f01 	tst.w	sl, #1
  405d98:	d001      	beq.n	405d9e <_dtoa_r+0xb66>
  405d9a:	e5bd      	b.n	405918 <_dtoa_r+0x6e0>
  405d9c:	4615      	mov	r5, r2
  405d9e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405da2:	2b30      	cmp	r3, #48	; 0x30
  405da4:	f105 32ff 	add.w	r2, r5, #4294967295
  405da8:	d0f8      	beq.n	405d9c <_dtoa_r+0xb64>
  405daa:	e5c5      	b.n	405938 <_dtoa_r+0x700>
  405dac:	9904      	ldr	r1, [sp, #16]
  405dae:	2230      	movs	r2, #48	; 0x30
  405db0:	700a      	strb	r2, [r1, #0]
  405db2:	9a02      	ldr	r2, [sp, #8]
  405db4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405db8:	3201      	adds	r2, #1
  405dba:	9202      	str	r2, [sp, #8]
  405dbc:	f7ff bbfc 	b.w	4055b8 <_dtoa_r+0x380>
  405dc0:	f000 80bb 	beq.w	405f3a <_dtoa_r+0xd02>
  405dc4:	9b02      	ldr	r3, [sp, #8]
  405dc6:	425d      	negs	r5, r3
  405dc8:	4b84      	ldr	r3, [pc, #528]	; (405fdc <_dtoa_r+0xda4>)
  405dca:	f005 020f 	and.w	r2, r5, #15
  405dce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
  405dd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405dda:	f002 fb6b 	bl	4084b4 <__aeabi_dmul>
  405dde:	112d      	asrs	r5, r5, #4
  405de0:	4607      	mov	r7, r0
  405de2:	4688      	mov	r8, r1
  405de4:	f000 812c 	beq.w	406040 <_dtoa_r+0xe08>
  405de8:	4e7d      	ldr	r6, [pc, #500]	; (405fe0 <_dtoa_r+0xda8>)
  405dea:	f04f 0a02 	mov.w	sl, #2
  405dee:	07eb      	lsls	r3, r5, #31
  405df0:	d509      	bpl.n	405e06 <_dtoa_r+0xbce>
  405df2:	4638      	mov	r0, r7
  405df4:	4641      	mov	r1, r8
  405df6:	e9d6 2300 	ldrd	r2, r3, [r6]
  405dfa:	f002 fb5b 	bl	4084b4 <__aeabi_dmul>
  405dfe:	f10a 0a01 	add.w	sl, sl, #1
  405e02:	4607      	mov	r7, r0
  405e04:	4688      	mov	r8, r1
  405e06:	106d      	asrs	r5, r5, #1
  405e08:	f106 0608 	add.w	r6, r6, #8
  405e0c:	d1ef      	bne.n	405dee <_dtoa_r+0xbb6>
  405e0e:	e608      	b.n	405a22 <_dtoa_r+0x7ea>
  405e10:	6871      	ldr	r1, [r6, #4]
  405e12:	4620      	mov	r0, r4
  405e14:	f001 fa9e 	bl	407354 <_Balloc>
  405e18:	6933      	ldr	r3, [r6, #16]
  405e1a:	3302      	adds	r3, #2
  405e1c:	009a      	lsls	r2, r3, #2
  405e1e:	4605      	mov	r5, r0
  405e20:	f106 010c 	add.w	r1, r6, #12
  405e24:	300c      	adds	r0, #12
  405e26:	f001 f98b 	bl	407140 <memcpy>
  405e2a:	4629      	mov	r1, r5
  405e2c:	2201      	movs	r2, #1
  405e2e:	4620      	mov	r0, r4
  405e30:	f001 fc3c 	bl	4076ac <__lshift>
  405e34:	9006      	str	r0, [sp, #24]
  405e36:	e4b5      	b.n	4057a4 <_dtoa_r+0x56c>
  405e38:	2b39      	cmp	r3, #57	; 0x39
  405e3a:	f8cd b018 	str.w	fp, [sp, #24]
  405e3e:	46d0      	mov	r8, sl
  405e40:	f000 80a5 	beq.w	405f8e <_dtoa_r+0xd56>
  405e44:	f103 0a01 	add.w	sl, r3, #1
  405e48:	46b3      	mov	fp, r6
  405e4a:	f887 a000 	strb.w	sl, [r7]
  405e4e:	1c7d      	adds	r5, r7, #1
  405e50:	9e06      	ldr	r6, [sp, #24]
  405e52:	e571      	b.n	405938 <_dtoa_r+0x700>
  405e54:	465a      	mov	r2, fp
  405e56:	46d0      	mov	r8, sl
  405e58:	46b3      	mov	fp, r6
  405e5a:	469a      	mov	sl, r3
  405e5c:	4616      	mov	r6, r2
  405e5e:	e54f      	b.n	405900 <_dtoa_r+0x6c8>
  405e60:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e62:	495e      	ldr	r1, [pc, #376]	; (405fdc <_dtoa_r+0xda4>)
  405e64:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405e68:	462a      	mov	r2, r5
  405e6a:	4633      	mov	r3, r6
  405e6c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405e70:	f002 fb20 	bl	4084b4 <__aeabi_dmul>
  405e74:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405e78:	4638      	mov	r0, r7
  405e7a:	4641      	mov	r1, r8
  405e7c:	f002 fdca 	bl	408a14 <__aeabi_d2iz>
  405e80:	4605      	mov	r5, r0
  405e82:	f002 fab1 	bl	4083e8 <__aeabi_i2d>
  405e86:	460b      	mov	r3, r1
  405e88:	4602      	mov	r2, r0
  405e8a:	4641      	mov	r1, r8
  405e8c:	4638      	mov	r0, r7
  405e8e:	f002 f95d 	bl	40814c <__aeabi_dsub>
  405e92:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e94:	460f      	mov	r7, r1
  405e96:	9904      	ldr	r1, [sp, #16]
  405e98:	3530      	adds	r5, #48	; 0x30
  405e9a:	2b01      	cmp	r3, #1
  405e9c:	700d      	strb	r5, [r1, #0]
  405e9e:	4606      	mov	r6, r0
  405ea0:	f101 0501 	add.w	r5, r1, #1
  405ea4:	d026      	beq.n	405ef4 <_dtoa_r+0xcbc>
  405ea6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ea8:	9a04      	ldr	r2, [sp, #16]
  405eaa:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405fe8 <_dtoa_r+0xdb0>
  405eae:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405eb2:	4413      	add	r3, r2
  405eb4:	f04f 0a00 	mov.w	sl, #0
  405eb8:	4699      	mov	r9, r3
  405eba:	4652      	mov	r2, sl
  405ebc:	465b      	mov	r3, fp
  405ebe:	4630      	mov	r0, r6
  405ec0:	4639      	mov	r1, r7
  405ec2:	f002 faf7 	bl	4084b4 <__aeabi_dmul>
  405ec6:	460f      	mov	r7, r1
  405ec8:	4606      	mov	r6, r0
  405eca:	f002 fda3 	bl	408a14 <__aeabi_d2iz>
  405ece:	4680      	mov	r8, r0
  405ed0:	f002 fa8a 	bl	4083e8 <__aeabi_i2d>
  405ed4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405ed8:	4602      	mov	r2, r0
  405eda:	460b      	mov	r3, r1
  405edc:	4630      	mov	r0, r6
  405ede:	4639      	mov	r1, r7
  405ee0:	f002 f934 	bl	40814c <__aeabi_dsub>
  405ee4:	f805 8b01 	strb.w	r8, [r5], #1
  405ee8:	454d      	cmp	r5, r9
  405eea:	4606      	mov	r6, r0
  405eec:	460f      	mov	r7, r1
  405eee:	d1e4      	bne.n	405eba <_dtoa_r+0xc82>
  405ef0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405ef4:	4b3b      	ldr	r3, [pc, #236]	; (405fe4 <_dtoa_r+0xdac>)
  405ef6:	2200      	movs	r2, #0
  405ef8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405efc:	f002 f928 	bl	408150 <__adddf3>
  405f00:	4632      	mov	r2, r6
  405f02:	463b      	mov	r3, r7
  405f04:	f002 fd48 	bl	408998 <__aeabi_dcmplt>
  405f08:	2800      	cmp	r0, #0
  405f0a:	d046      	beq.n	405f9a <_dtoa_r+0xd62>
  405f0c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405f0e:	9302      	str	r3, [sp, #8]
  405f10:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405f14:	f7ff bb43 	b.w	40559e <_dtoa_r+0x366>
  405f18:	f04f 0800 	mov.w	r8, #0
  405f1c:	4646      	mov	r6, r8
  405f1e:	e6a9      	b.n	405c74 <_dtoa_r+0xa3c>
  405f20:	9b08      	ldr	r3, [sp, #32]
  405f22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405f24:	1a9d      	subs	r5, r3, r2
  405f26:	2300      	movs	r3, #0
  405f28:	f7ff bb71 	b.w	40560e <_dtoa_r+0x3d6>
  405f2c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405f2e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405f30:	9d08      	ldr	r5, [sp, #32]
  405f32:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405f36:	f7ff bb6a 	b.w	40560e <_dtoa_r+0x3d6>
  405f3a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405f3e:	f04f 0a02 	mov.w	sl, #2
  405f42:	e56e      	b.n	405a22 <_dtoa_r+0x7ea>
  405f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f46:	2b00      	cmp	r3, #0
  405f48:	f43f aeb8 	beq.w	405cbc <_dtoa_r+0xa84>
  405f4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405f4e:	2b00      	cmp	r3, #0
  405f50:	f77f aede 	ble.w	405d10 <_dtoa_r+0xad8>
  405f54:	2200      	movs	r2, #0
  405f56:	4b24      	ldr	r3, [pc, #144]	; (405fe8 <_dtoa_r+0xdb0>)
  405f58:	4638      	mov	r0, r7
  405f5a:	4641      	mov	r1, r8
  405f5c:	f002 faaa 	bl	4084b4 <__aeabi_dmul>
  405f60:	4607      	mov	r7, r0
  405f62:	4688      	mov	r8, r1
  405f64:	f10a 0001 	add.w	r0, sl, #1
  405f68:	f002 fa3e 	bl	4083e8 <__aeabi_i2d>
  405f6c:	463a      	mov	r2, r7
  405f6e:	4643      	mov	r3, r8
  405f70:	f002 faa0 	bl	4084b4 <__aeabi_dmul>
  405f74:	2200      	movs	r2, #0
  405f76:	4b17      	ldr	r3, [pc, #92]	; (405fd4 <_dtoa_r+0xd9c>)
  405f78:	f002 f8ea 	bl	408150 <__adddf3>
  405f7c:	9a02      	ldr	r2, [sp, #8]
  405f7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405f80:	9312      	str	r3, [sp, #72]	; 0x48
  405f82:	3a01      	subs	r2, #1
  405f84:	4605      	mov	r5, r0
  405f86:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405f8a:	9215      	str	r2, [sp, #84]	; 0x54
  405f8c:	e56a      	b.n	405a64 <_dtoa_r+0x82c>
  405f8e:	2239      	movs	r2, #57	; 0x39
  405f90:	46b3      	mov	fp, r6
  405f92:	703a      	strb	r2, [r7, #0]
  405f94:	9e06      	ldr	r6, [sp, #24]
  405f96:	1c7d      	adds	r5, r7, #1
  405f98:	e4c0      	b.n	40591c <_dtoa_r+0x6e4>
  405f9a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405f9e:	2000      	movs	r0, #0
  405fa0:	4910      	ldr	r1, [pc, #64]	; (405fe4 <_dtoa_r+0xdac>)
  405fa2:	f002 f8d3 	bl	40814c <__aeabi_dsub>
  405fa6:	4632      	mov	r2, r6
  405fa8:	463b      	mov	r3, r7
  405faa:	f002 fd13 	bl	4089d4 <__aeabi_dcmpgt>
  405fae:	b908      	cbnz	r0, 405fb4 <_dtoa_r+0xd7c>
  405fb0:	e6ae      	b.n	405d10 <_dtoa_r+0xad8>
  405fb2:	4615      	mov	r5, r2
  405fb4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405fb8:	2b30      	cmp	r3, #48	; 0x30
  405fba:	f105 32ff 	add.w	r2, r5, #4294967295
  405fbe:	d0f8      	beq.n	405fb2 <_dtoa_r+0xd7a>
  405fc0:	e5d7      	b.n	405b72 <_dtoa_r+0x93a>
  405fc2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405fc6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405fc8:	9302      	str	r3, [sp, #8]
  405fca:	f7ff bae8 	b.w	40559e <_dtoa_r+0x366>
  405fce:	970c      	str	r7, [sp, #48]	; 0x30
  405fd0:	f7ff bba5 	b.w	40571e <_dtoa_r+0x4e6>
  405fd4:	401c0000 	.word	0x401c0000
  405fd8:	40140000 	.word	0x40140000
  405fdc:	004091e0 	.word	0x004091e0
  405fe0:	004091b8 	.word	0x004091b8
  405fe4:	3fe00000 	.word	0x3fe00000
  405fe8:	40240000 	.word	0x40240000
  405fec:	2b39      	cmp	r3, #57	; 0x39
  405fee:	f8cd b018 	str.w	fp, [sp, #24]
  405ff2:	46d0      	mov	r8, sl
  405ff4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405ff8:	469a      	mov	sl, r3
  405ffa:	d0c8      	beq.n	405f8e <_dtoa_r+0xd56>
  405ffc:	f1bb 0f00 	cmp.w	fp, #0
  406000:	f73f aebf 	bgt.w	405d82 <_dtoa_r+0xb4a>
  406004:	e6bf      	b.n	405d86 <_dtoa_r+0xb4e>
  406006:	f47f aebe 	bne.w	405d86 <_dtoa_r+0xb4e>
  40600a:	f01a 0f01 	tst.w	sl, #1
  40600e:	f43f aeba 	beq.w	405d86 <_dtoa_r+0xb4e>
  406012:	e6b2      	b.n	405d7a <_dtoa_r+0xb42>
  406014:	f04f 0800 	mov.w	r8, #0
  406018:	4646      	mov	r6, r8
  40601a:	e5e9      	b.n	405bf0 <_dtoa_r+0x9b8>
  40601c:	4631      	mov	r1, r6
  40601e:	2300      	movs	r3, #0
  406020:	220a      	movs	r2, #10
  406022:	4620      	mov	r0, r4
  406024:	f001 f9c6 	bl	4073b4 <__multadd>
  406028:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40602a:	2b00      	cmp	r3, #0
  40602c:	4606      	mov	r6, r0
  40602e:	dd0a      	ble.n	406046 <_dtoa_r+0xe0e>
  406030:	930a      	str	r3, [sp, #40]	; 0x28
  406032:	f7ff bbaa 	b.w	40578a <_dtoa_r+0x552>
  406036:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406038:	2b02      	cmp	r3, #2
  40603a:	dc23      	bgt.n	406084 <_dtoa_r+0xe4c>
  40603c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40603e:	e43b      	b.n	4058b8 <_dtoa_r+0x680>
  406040:	f04f 0a02 	mov.w	sl, #2
  406044:	e4ed      	b.n	405a22 <_dtoa_r+0x7ea>
  406046:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406048:	2b02      	cmp	r3, #2
  40604a:	dc1b      	bgt.n	406084 <_dtoa_r+0xe4c>
  40604c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40604e:	e7ef      	b.n	406030 <_dtoa_r+0xdf8>
  406050:	2500      	movs	r5, #0
  406052:	6465      	str	r5, [r4, #68]	; 0x44
  406054:	4629      	mov	r1, r5
  406056:	4620      	mov	r0, r4
  406058:	f001 f97c 	bl	407354 <_Balloc>
  40605c:	f04f 33ff 	mov.w	r3, #4294967295
  406060:	930a      	str	r3, [sp, #40]	; 0x28
  406062:	930f      	str	r3, [sp, #60]	; 0x3c
  406064:	2301      	movs	r3, #1
  406066:	9004      	str	r0, [sp, #16]
  406068:	9525      	str	r5, [sp, #148]	; 0x94
  40606a:	6420      	str	r0, [r4, #64]	; 0x40
  40606c:	930b      	str	r3, [sp, #44]	; 0x2c
  40606e:	f7ff b9dd 	b.w	40542c <_dtoa_r+0x1f4>
  406072:	2501      	movs	r5, #1
  406074:	f7ff b9a5 	b.w	4053c2 <_dtoa_r+0x18a>
  406078:	f43f ab69 	beq.w	40574e <_dtoa_r+0x516>
  40607c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406080:	f7ff bbf9 	b.w	405876 <_dtoa_r+0x63e>
  406084:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406086:	930a      	str	r3, [sp, #40]	; 0x28
  406088:	e5e5      	b.n	405c56 <_dtoa_r+0xa1e>
  40608a:	bf00      	nop

0040608c <__sflush_r>:
  40608c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406090:	b29a      	uxth	r2, r3
  406092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406096:	460d      	mov	r5, r1
  406098:	0711      	lsls	r1, r2, #28
  40609a:	4680      	mov	r8, r0
  40609c:	d43a      	bmi.n	406114 <__sflush_r+0x88>
  40609e:	686a      	ldr	r2, [r5, #4]
  4060a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4060a4:	2a00      	cmp	r2, #0
  4060a6:	81ab      	strh	r3, [r5, #12]
  4060a8:	dd6f      	ble.n	40618a <__sflush_r+0xfe>
  4060aa:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4060ac:	2c00      	cmp	r4, #0
  4060ae:	d049      	beq.n	406144 <__sflush_r+0xb8>
  4060b0:	2200      	movs	r2, #0
  4060b2:	b29b      	uxth	r3, r3
  4060b4:	f8d8 6000 	ldr.w	r6, [r8]
  4060b8:	f8c8 2000 	str.w	r2, [r8]
  4060bc:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4060c0:	d067      	beq.n	406192 <__sflush_r+0x106>
  4060c2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4060c4:	075f      	lsls	r7, r3, #29
  4060c6:	d505      	bpl.n	4060d4 <__sflush_r+0x48>
  4060c8:	6869      	ldr	r1, [r5, #4]
  4060ca:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4060cc:	1a52      	subs	r2, r2, r1
  4060ce:	b10b      	cbz	r3, 4060d4 <__sflush_r+0x48>
  4060d0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4060d2:	1ad2      	subs	r2, r2, r3
  4060d4:	2300      	movs	r3, #0
  4060d6:	69e9      	ldr	r1, [r5, #28]
  4060d8:	4640      	mov	r0, r8
  4060da:	47a0      	blx	r4
  4060dc:	1c44      	adds	r4, r0, #1
  4060de:	d03c      	beq.n	40615a <__sflush_r+0xce>
  4060e0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4060e4:	692a      	ldr	r2, [r5, #16]
  4060e6:	602a      	str	r2, [r5, #0]
  4060e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4060ec:	2200      	movs	r2, #0
  4060ee:	81ab      	strh	r3, [r5, #12]
  4060f0:	04db      	lsls	r3, r3, #19
  4060f2:	606a      	str	r2, [r5, #4]
  4060f4:	d447      	bmi.n	406186 <__sflush_r+0xfa>
  4060f6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4060f8:	f8c8 6000 	str.w	r6, [r8]
  4060fc:	b311      	cbz	r1, 406144 <__sflush_r+0xb8>
  4060fe:	f105 0340 	add.w	r3, r5, #64	; 0x40
  406102:	4299      	cmp	r1, r3
  406104:	d002      	beq.n	40610c <__sflush_r+0x80>
  406106:	4640      	mov	r0, r8
  406108:	f000 f9de 	bl	4064c8 <_free_r>
  40610c:	2000      	movs	r0, #0
  40610e:	6328      	str	r0, [r5, #48]	; 0x30
  406110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406114:	692e      	ldr	r6, [r5, #16]
  406116:	b1ae      	cbz	r6, 406144 <__sflush_r+0xb8>
  406118:	682c      	ldr	r4, [r5, #0]
  40611a:	602e      	str	r6, [r5, #0]
  40611c:	0791      	lsls	r1, r2, #30
  40611e:	bf0c      	ite	eq
  406120:	696b      	ldreq	r3, [r5, #20]
  406122:	2300      	movne	r3, #0
  406124:	1ba4      	subs	r4, r4, r6
  406126:	60ab      	str	r3, [r5, #8]
  406128:	e00a      	b.n	406140 <__sflush_r+0xb4>
  40612a:	4623      	mov	r3, r4
  40612c:	4632      	mov	r2, r6
  40612e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406130:	69e9      	ldr	r1, [r5, #28]
  406132:	4640      	mov	r0, r8
  406134:	47b8      	blx	r7
  406136:	2800      	cmp	r0, #0
  406138:	eba4 0400 	sub.w	r4, r4, r0
  40613c:	4406      	add	r6, r0
  40613e:	dd04      	ble.n	40614a <__sflush_r+0xbe>
  406140:	2c00      	cmp	r4, #0
  406142:	dcf2      	bgt.n	40612a <__sflush_r+0x9e>
  406144:	2000      	movs	r0, #0
  406146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40614a:	89ab      	ldrh	r3, [r5, #12]
  40614c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406150:	81ab      	strh	r3, [r5, #12]
  406152:	f04f 30ff 	mov.w	r0, #4294967295
  406156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40615a:	f8d8 4000 	ldr.w	r4, [r8]
  40615e:	2c1d      	cmp	r4, #29
  406160:	d8f3      	bhi.n	40614a <__sflush_r+0xbe>
  406162:	4b19      	ldr	r3, [pc, #100]	; (4061c8 <__sflush_r+0x13c>)
  406164:	40e3      	lsrs	r3, r4
  406166:	43db      	mvns	r3, r3
  406168:	f013 0301 	ands.w	r3, r3, #1
  40616c:	d1ed      	bne.n	40614a <__sflush_r+0xbe>
  40616e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  406172:	606b      	str	r3, [r5, #4]
  406174:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406178:	6929      	ldr	r1, [r5, #16]
  40617a:	81ab      	strh	r3, [r5, #12]
  40617c:	04da      	lsls	r2, r3, #19
  40617e:	6029      	str	r1, [r5, #0]
  406180:	d5b9      	bpl.n	4060f6 <__sflush_r+0x6a>
  406182:	2c00      	cmp	r4, #0
  406184:	d1b7      	bne.n	4060f6 <__sflush_r+0x6a>
  406186:	6528      	str	r0, [r5, #80]	; 0x50
  406188:	e7b5      	b.n	4060f6 <__sflush_r+0x6a>
  40618a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40618c:	2a00      	cmp	r2, #0
  40618e:	dc8c      	bgt.n	4060aa <__sflush_r+0x1e>
  406190:	e7d8      	b.n	406144 <__sflush_r+0xb8>
  406192:	2301      	movs	r3, #1
  406194:	69e9      	ldr	r1, [r5, #28]
  406196:	4640      	mov	r0, r8
  406198:	47a0      	blx	r4
  40619a:	1c43      	adds	r3, r0, #1
  40619c:	4602      	mov	r2, r0
  40619e:	d002      	beq.n	4061a6 <__sflush_r+0x11a>
  4061a0:	89ab      	ldrh	r3, [r5, #12]
  4061a2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4061a4:	e78e      	b.n	4060c4 <__sflush_r+0x38>
  4061a6:	f8d8 3000 	ldr.w	r3, [r8]
  4061aa:	2b00      	cmp	r3, #0
  4061ac:	d0f8      	beq.n	4061a0 <__sflush_r+0x114>
  4061ae:	2b1d      	cmp	r3, #29
  4061b0:	d001      	beq.n	4061b6 <__sflush_r+0x12a>
  4061b2:	2b16      	cmp	r3, #22
  4061b4:	d102      	bne.n	4061bc <__sflush_r+0x130>
  4061b6:	f8c8 6000 	str.w	r6, [r8]
  4061ba:	e7c3      	b.n	406144 <__sflush_r+0xb8>
  4061bc:	89ab      	ldrh	r3, [r5, #12]
  4061be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4061c2:	81ab      	strh	r3, [r5, #12]
  4061c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061c8:	20400001 	.word	0x20400001

004061cc <_fflush_r>:
  4061cc:	b538      	push	{r3, r4, r5, lr}
  4061ce:	460d      	mov	r5, r1
  4061d0:	4604      	mov	r4, r0
  4061d2:	b108      	cbz	r0, 4061d8 <_fflush_r+0xc>
  4061d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4061d6:	b1bb      	cbz	r3, 406208 <_fflush_r+0x3c>
  4061d8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4061dc:	b188      	cbz	r0, 406202 <_fflush_r+0x36>
  4061de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4061e0:	07db      	lsls	r3, r3, #31
  4061e2:	d401      	bmi.n	4061e8 <_fflush_r+0x1c>
  4061e4:	0581      	lsls	r1, r0, #22
  4061e6:	d517      	bpl.n	406218 <_fflush_r+0x4c>
  4061e8:	4620      	mov	r0, r4
  4061ea:	4629      	mov	r1, r5
  4061ec:	f7ff ff4e 	bl	40608c <__sflush_r>
  4061f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4061f2:	07da      	lsls	r2, r3, #31
  4061f4:	4604      	mov	r4, r0
  4061f6:	d402      	bmi.n	4061fe <_fflush_r+0x32>
  4061f8:	89ab      	ldrh	r3, [r5, #12]
  4061fa:	059b      	lsls	r3, r3, #22
  4061fc:	d507      	bpl.n	40620e <_fflush_r+0x42>
  4061fe:	4620      	mov	r0, r4
  406200:	bd38      	pop	{r3, r4, r5, pc}
  406202:	4604      	mov	r4, r0
  406204:	4620      	mov	r0, r4
  406206:	bd38      	pop	{r3, r4, r5, pc}
  406208:	f000 f838 	bl	40627c <__sinit>
  40620c:	e7e4      	b.n	4061d8 <_fflush_r+0xc>
  40620e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406210:	f000 fc04 	bl	406a1c <__retarget_lock_release_recursive>
  406214:	4620      	mov	r0, r4
  406216:	bd38      	pop	{r3, r4, r5, pc}
  406218:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40621a:	f000 fbfd 	bl	406a18 <__retarget_lock_acquire_recursive>
  40621e:	e7e3      	b.n	4061e8 <_fflush_r+0x1c>

00406220 <_cleanup_r>:
  406220:	4901      	ldr	r1, [pc, #4]	; (406228 <_cleanup_r+0x8>)
  406222:	f000 bbaf 	b.w	406984 <_fwalk_reent>
  406226:	bf00      	nop
  406228:	0040805d 	.word	0x0040805d

0040622c <std.isra.0>:
  40622c:	b510      	push	{r4, lr}
  40622e:	2300      	movs	r3, #0
  406230:	4604      	mov	r4, r0
  406232:	8181      	strh	r1, [r0, #12]
  406234:	81c2      	strh	r2, [r0, #14]
  406236:	6003      	str	r3, [r0, #0]
  406238:	6043      	str	r3, [r0, #4]
  40623a:	6083      	str	r3, [r0, #8]
  40623c:	6643      	str	r3, [r0, #100]	; 0x64
  40623e:	6103      	str	r3, [r0, #16]
  406240:	6143      	str	r3, [r0, #20]
  406242:	6183      	str	r3, [r0, #24]
  406244:	4619      	mov	r1, r3
  406246:	2208      	movs	r2, #8
  406248:	305c      	adds	r0, #92	; 0x5c
  40624a:	f7fc f823 	bl	402294 <memset>
  40624e:	4807      	ldr	r0, [pc, #28]	; (40626c <std.isra.0+0x40>)
  406250:	4907      	ldr	r1, [pc, #28]	; (406270 <std.isra.0+0x44>)
  406252:	4a08      	ldr	r2, [pc, #32]	; (406274 <std.isra.0+0x48>)
  406254:	4b08      	ldr	r3, [pc, #32]	; (406278 <std.isra.0+0x4c>)
  406256:	6220      	str	r0, [r4, #32]
  406258:	61e4      	str	r4, [r4, #28]
  40625a:	6261      	str	r1, [r4, #36]	; 0x24
  40625c:	62a2      	str	r2, [r4, #40]	; 0x28
  40625e:	62e3      	str	r3, [r4, #44]	; 0x2c
  406260:	f104 0058 	add.w	r0, r4, #88	; 0x58
  406264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406268:	f000 bbd2 	b.w	406a10 <__retarget_lock_init_recursive>
  40626c:	00407c95 	.word	0x00407c95
  406270:	00407cb9 	.word	0x00407cb9
  406274:	00407cf5 	.word	0x00407cf5
  406278:	00407d15 	.word	0x00407d15

0040627c <__sinit>:
  40627c:	b510      	push	{r4, lr}
  40627e:	4604      	mov	r4, r0
  406280:	4812      	ldr	r0, [pc, #72]	; (4062cc <__sinit+0x50>)
  406282:	f000 fbc9 	bl	406a18 <__retarget_lock_acquire_recursive>
  406286:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406288:	b9d2      	cbnz	r2, 4062c0 <__sinit+0x44>
  40628a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40628e:	4810      	ldr	r0, [pc, #64]	; (4062d0 <__sinit+0x54>)
  406290:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  406294:	2103      	movs	r1, #3
  406296:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40629a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40629c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4062a0:	6860      	ldr	r0, [r4, #4]
  4062a2:	2104      	movs	r1, #4
  4062a4:	f7ff ffc2 	bl	40622c <std.isra.0>
  4062a8:	2201      	movs	r2, #1
  4062aa:	2109      	movs	r1, #9
  4062ac:	68a0      	ldr	r0, [r4, #8]
  4062ae:	f7ff ffbd 	bl	40622c <std.isra.0>
  4062b2:	2202      	movs	r2, #2
  4062b4:	2112      	movs	r1, #18
  4062b6:	68e0      	ldr	r0, [r4, #12]
  4062b8:	f7ff ffb8 	bl	40622c <std.isra.0>
  4062bc:	2301      	movs	r3, #1
  4062be:	63a3      	str	r3, [r4, #56]	; 0x38
  4062c0:	4802      	ldr	r0, [pc, #8]	; (4062cc <__sinit+0x50>)
  4062c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4062c6:	f000 bba9 	b.w	406a1c <__retarget_lock_release_recursive>
  4062ca:	bf00      	nop
  4062cc:	20400a78 	.word	0x20400a78
  4062d0:	00406221 	.word	0x00406221

004062d4 <__sfp_lock_acquire>:
  4062d4:	4801      	ldr	r0, [pc, #4]	; (4062dc <__sfp_lock_acquire+0x8>)
  4062d6:	f000 bb9f 	b.w	406a18 <__retarget_lock_acquire_recursive>
  4062da:	bf00      	nop
  4062dc:	20400a8c 	.word	0x20400a8c

004062e0 <__sfp_lock_release>:
  4062e0:	4801      	ldr	r0, [pc, #4]	; (4062e8 <__sfp_lock_release+0x8>)
  4062e2:	f000 bb9b 	b.w	406a1c <__retarget_lock_release_recursive>
  4062e6:	bf00      	nop
  4062e8:	20400a8c 	.word	0x20400a8c

004062ec <__libc_fini_array>:
  4062ec:	b538      	push	{r3, r4, r5, lr}
  4062ee:	4c0a      	ldr	r4, [pc, #40]	; (406318 <__libc_fini_array+0x2c>)
  4062f0:	4d0a      	ldr	r5, [pc, #40]	; (40631c <__libc_fini_array+0x30>)
  4062f2:	1b64      	subs	r4, r4, r5
  4062f4:	10a4      	asrs	r4, r4, #2
  4062f6:	d00a      	beq.n	40630e <__libc_fini_array+0x22>
  4062f8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4062fc:	3b01      	subs	r3, #1
  4062fe:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406302:	3c01      	subs	r4, #1
  406304:	f855 3904 	ldr.w	r3, [r5], #-4
  406308:	4798      	blx	r3
  40630a:	2c00      	cmp	r4, #0
  40630c:	d1f9      	bne.n	406302 <__libc_fini_array+0x16>
  40630e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406312:	f003 b85b 	b.w	4093cc <_fini>
  406316:	bf00      	nop
  406318:	004093dc 	.word	0x004093dc
  40631c:	004093d8 	.word	0x004093d8

00406320 <__fputwc>:
  406320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406324:	b082      	sub	sp, #8
  406326:	4680      	mov	r8, r0
  406328:	4689      	mov	r9, r1
  40632a:	4614      	mov	r4, r2
  40632c:	f000 fb54 	bl	4069d8 <__locale_mb_cur_max>
  406330:	2801      	cmp	r0, #1
  406332:	d036      	beq.n	4063a2 <__fputwc+0x82>
  406334:	464a      	mov	r2, r9
  406336:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40633a:	a901      	add	r1, sp, #4
  40633c:	4640      	mov	r0, r8
  40633e:	f001 fdc3 	bl	407ec8 <_wcrtomb_r>
  406342:	1c42      	adds	r2, r0, #1
  406344:	4606      	mov	r6, r0
  406346:	d025      	beq.n	406394 <__fputwc+0x74>
  406348:	b3a8      	cbz	r0, 4063b6 <__fputwc+0x96>
  40634a:	f89d e004 	ldrb.w	lr, [sp, #4]
  40634e:	2500      	movs	r5, #0
  406350:	f10d 0a04 	add.w	sl, sp, #4
  406354:	e009      	b.n	40636a <__fputwc+0x4a>
  406356:	6823      	ldr	r3, [r4, #0]
  406358:	1c5a      	adds	r2, r3, #1
  40635a:	6022      	str	r2, [r4, #0]
  40635c:	f883 e000 	strb.w	lr, [r3]
  406360:	3501      	adds	r5, #1
  406362:	42b5      	cmp	r5, r6
  406364:	d227      	bcs.n	4063b6 <__fputwc+0x96>
  406366:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40636a:	68a3      	ldr	r3, [r4, #8]
  40636c:	3b01      	subs	r3, #1
  40636e:	2b00      	cmp	r3, #0
  406370:	60a3      	str	r3, [r4, #8]
  406372:	daf0      	bge.n	406356 <__fputwc+0x36>
  406374:	69a7      	ldr	r7, [r4, #24]
  406376:	42bb      	cmp	r3, r7
  406378:	4671      	mov	r1, lr
  40637a:	4622      	mov	r2, r4
  40637c:	4640      	mov	r0, r8
  40637e:	db02      	blt.n	406386 <__fputwc+0x66>
  406380:	f1be 0f0a 	cmp.w	lr, #10
  406384:	d1e7      	bne.n	406356 <__fputwc+0x36>
  406386:	f001 fd47 	bl	407e18 <__swbuf_r>
  40638a:	1c43      	adds	r3, r0, #1
  40638c:	d1e8      	bne.n	406360 <__fputwc+0x40>
  40638e:	b002      	add	sp, #8
  406390:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406394:	89a3      	ldrh	r3, [r4, #12]
  406396:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40639a:	81a3      	strh	r3, [r4, #12]
  40639c:	b002      	add	sp, #8
  40639e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4063a2:	f109 33ff 	add.w	r3, r9, #4294967295
  4063a6:	2bfe      	cmp	r3, #254	; 0xfe
  4063a8:	d8c4      	bhi.n	406334 <__fputwc+0x14>
  4063aa:	fa5f fe89 	uxtb.w	lr, r9
  4063ae:	4606      	mov	r6, r0
  4063b0:	f88d e004 	strb.w	lr, [sp, #4]
  4063b4:	e7cb      	b.n	40634e <__fputwc+0x2e>
  4063b6:	4648      	mov	r0, r9
  4063b8:	b002      	add	sp, #8
  4063ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4063be:	bf00      	nop

004063c0 <_fputwc_r>:
  4063c0:	b530      	push	{r4, r5, lr}
  4063c2:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4063c4:	f013 0f01 	tst.w	r3, #1
  4063c8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4063cc:	4614      	mov	r4, r2
  4063ce:	b083      	sub	sp, #12
  4063d0:	4605      	mov	r5, r0
  4063d2:	b29a      	uxth	r2, r3
  4063d4:	d101      	bne.n	4063da <_fputwc_r+0x1a>
  4063d6:	0590      	lsls	r0, r2, #22
  4063d8:	d51c      	bpl.n	406414 <_fputwc_r+0x54>
  4063da:	0490      	lsls	r0, r2, #18
  4063dc:	d406      	bmi.n	4063ec <_fputwc_r+0x2c>
  4063de:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4063e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4063e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4063e8:	81a3      	strh	r3, [r4, #12]
  4063ea:	6662      	str	r2, [r4, #100]	; 0x64
  4063ec:	4628      	mov	r0, r5
  4063ee:	4622      	mov	r2, r4
  4063f0:	f7ff ff96 	bl	406320 <__fputwc>
  4063f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4063f6:	07da      	lsls	r2, r3, #31
  4063f8:	4605      	mov	r5, r0
  4063fa:	d402      	bmi.n	406402 <_fputwc_r+0x42>
  4063fc:	89a3      	ldrh	r3, [r4, #12]
  4063fe:	059b      	lsls	r3, r3, #22
  406400:	d502      	bpl.n	406408 <_fputwc_r+0x48>
  406402:	4628      	mov	r0, r5
  406404:	b003      	add	sp, #12
  406406:	bd30      	pop	{r4, r5, pc}
  406408:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40640a:	f000 fb07 	bl	406a1c <__retarget_lock_release_recursive>
  40640e:	4628      	mov	r0, r5
  406410:	b003      	add	sp, #12
  406412:	bd30      	pop	{r4, r5, pc}
  406414:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406416:	9101      	str	r1, [sp, #4]
  406418:	f000 fafe 	bl	406a18 <__retarget_lock_acquire_recursive>
  40641c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406420:	9901      	ldr	r1, [sp, #4]
  406422:	b29a      	uxth	r2, r3
  406424:	e7d9      	b.n	4063da <_fputwc_r+0x1a>
  406426:	bf00      	nop

00406428 <_malloc_trim_r>:
  406428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40642a:	4f24      	ldr	r7, [pc, #144]	; (4064bc <_malloc_trim_r+0x94>)
  40642c:	460c      	mov	r4, r1
  40642e:	4606      	mov	r6, r0
  406430:	f000 ff84 	bl	40733c <__malloc_lock>
  406434:	68bb      	ldr	r3, [r7, #8]
  406436:	685d      	ldr	r5, [r3, #4]
  406438:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40643c:	310f      	adds	r1, #15
  40643e:	f025 0503 	bic.w	r5, r5, #3
  406442:	4429      	add	r1, r5
  406444:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406448:	f021 010f 	bic.w	r1, r1, #15
  40644c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406450:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406454:	db07      	blt.n	406466 <_malloc_trim_r+0x3e>
  406456:	2100      	movs	r1, #0
  406458:	4630      	mov	r0, r6
  40645a:	f7fa fcff 	bl	400e5c <_sbrk_r>
  40645e:	68bb      	ldr	r3, [r7, #8]
  406460:	442b      	add	r3, r5
  406462:	4298      	cmp	r0, r3
  406464:	d004      	beq.n	406470 <_malloc_trim_r+0x48>
  406466:	4630      	mov	r0, r6
  406468:	f000 ff6e 	bl	407348 <__malloc_unlock>
  40646c:	2000      	movs	r0, #0
  40646e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406470:	4261      	negs	r1, r4
  406472:	4630      	mov	r0, r6
  406474:	f7fa fcf2 	bl	400e5c <_sbrk_r>
  406478:	3001      	adds	r0, #1
  40647a:	d00d      	beq.n	406498 <_malloc_trim_r+0x70>
  40647c:	4b10      	ldr	r3, [pc, #64]	; (4064c0 <_malloc_trim_r+0x98>)
  40647e:	68ba      	ldr	r2, [r7, #8]
  406480:	6819      	ldr	r1, [r3, #0]
  406482:	1b2d      	subs	r5, r5, r4
  406484:	f045 0501 	orr.w	r5, r5, #1
  406488:	4630      	mov	r0, r6
  40648a:	1b09      	subs	r1, r1, r4
  40648c:	6055      	str	r5, [r2, #4]
  40648e:	6019      	str	r1, [r3, #0]
  406490:	f000 ff5a 	bl	407348 <__malloc_unlock>
  406494:	2001      	movs	r0, #1
  406496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406498:	2100      	movs	r1, #0
  40649a:	4630      	mov	r0, r6
  40649c:	f7fa fcde 	bl	400e5c <_sbrk_r>
  4064a0:	68ba      	ldr	r2, [r7, #8]
  4064a2:	1a83      	subs	r3, r0, r2
  4064a4:	2b0f      	cmp	r3, #15
  4064a6:	ddde      	ble.n	406466 <_malloc_trim_r+0x3e>
  4064a8:	4c06      	ldr	r4, [pc, #24]	; (4064c4 <_malloc_trim_r+0x9c>)
  4064aa:	4905      	ldr	r1, [pc, #20]	; (4064c0 <_malloc_trim_r+0x98>)
  4064ac:	6824      	ldr	r4, [r4, #0]
  4064ae:	f043 0301 	orr.w	r3, r3, #1
  4064b2:	1b00      	subs	r0, r0, r4
  4064b4:	6053      	str	r3, [r2, #4]
  4064b6:	6008      	str	r0, [r1, #0]
  4064b8:	e7d5      	b.n	406466 <_malloc_trim_r+0x3e>
  4064ba:	bf00      	nop
  4064bc:	204005a8 	.word	0x204005a8
  4064c0:	20400a34 	.word	0x20400a34
  4064c4:	204009b0 	.word	0x204009b0

004064c8 <_free_r>:
  4064c8:	2900      	cmp	r1, #0
  4064ca:	d044      	beq.n	406556 <_free_r+0x8e>
  4064cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4064d0:	460d      	mov	r5, r1
  4064d2:	4680      	mov	r8, r0
  4064d4:	f000 ff32 	bl	40733c <__malloc_lock>
  4064d8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4064dc:	4969      	ldr	r1, [pc, #420]	; (406684 <_free_r+0x1bc>)
  4064de:	f027 0301 	bic.w	r3, r7, #1
  4064e2:	f1a5 0408 	sub.w	r4, r5, #8
  4064e6:	18e2      	adds	r2, r4, r3
  4064e8:	688e      	ldr	r6, [r1, #8]
  4064ea:	6850      	ldr	r0, [r2, #4]
  4064ec:	42b2      	cmp	r2, r6
  4064ee:	f020 0003 	bic.w	r0, r0, #3
  4064f2:	d05e      	beq.n	4065b2 <_free_r+0xea>
  4064f4:	07fe      	lsls	r6, r7, #31
  4064f6:	6050      	str	r0, [r2, #4]
  4064f8:	d40b      	bmi.n	406512 <_free_r+0x4a>
  4064fa:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4064fe:	1be4      	subs	r4, r4, r7
  406500:	f101 0e08 	add.w	lr, r1, #8
  406504:	68a5      	ldr	r5, [r4, #8]
  406506:	4575      	cmp	r5, lr
  406508:	443b      	add	r3, r7
  40650a:	d06d      	beq.n	4065e8 <_free_r+0x120>
  40650c:	68e7      	ldr	r7, [r4, #12]
  40650e:	60ef      	str	r7, [r5, #12]
  406510:	60bd      	str	r5, [r7, #8]
  406512:	1815      	adds	r5, r2, r0
  406514:	686d      	ldr	r5, [r5, #4]
  406516:	07ed      	lsls	r5, r5, #31
  406518:	d53e      	bpl.n	406598 <_free_r+0xd0>
  40651a:	f043 0201 	orr.w	r2, r3, #1
  40651e:	6062      	str	r2, [r4, #4]
  406520:	50e3      	str	r3, [r4, r3]
  406522:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406526:	d217      	bcs.n	406558 <_free_r+0x90>
  406528:	08db      	lsrs	r3, r3, #3
  40652a:	1c58      	adds	r0, r3, #1
  40652c:	109a      	asrs	r2, r3, #2
  40652e:	684d      	ldr	r5, [r1, #4]
  406530:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406534:	60a7      	str	r7, [r4, #8]
  406536:	2301      	movs	r3, #1
  406538:	4093      	lsls	r3, r2
  40653a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40653e:	432b      	orrs	r3, r5
  406540:	3a08      	subs	r2, #8
  406542:	60e2      	str	r2, [r4, #12]
  406544:	604b      	str	r3, [r1, #4]
  406546:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40654a:	60fc      	str	r4, [r7, #12]
  40654c:	4640      	mov	r0, r8
  40654e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406552:	f000 bef9 	b.w	407348 <__malloc_unlock>
  406556:	4770      	bx	lr
  406558:	0a5a      	lsrs	r2, r3, #9
  40655a:	2a04      	cmp	r2, #4
  40655c:	d852      	bhi.n	406604 <_free_r+0x13c>
  40655e:	099a      	lsrs	r2, r3, #6
  406560:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406564:	00ff      	lsls	r7, r7, #3
  406566:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40656a:	19c8      	adds	r0, r1, r7
  40656c:	59ca      	ldr	r2, [r1, r7]
  40656e:	3808      	subs	r0, #8
  406570:	4290      	cmp	r0, r2
  406572:	d04f      	beq.n	406614 <_free_r+0x14c>
  406574:	6851      	ldr	r1, [r2, #4]
  406576:	f021 0103 	bic.w	r1, r1, #3
  40657a:	428b      	cmp	r3, r1
  40657c:	d232      	bcs.n	4065e4 <_free_r+0x11c>
  40657e:	6892      	ldr	r2, [r2, #8]
  406580:	4290      	cmp	r0, r2
  406582:	d1f7      	bne.n	406574 <_free_r+0xac>
  406584:	68c3      	ldr	r3, [r0, #12]
  406586:	60a0      	str	r0, [r4, #8]
  406588:	60e3      	str	r3, [r4, #12]
  40658a:	609c      	str	r4, [r3, #8]
  40658c:	60c4      	str	r4, [r0, #12]
  40658e:	4640      	mov	r0, r8
  406590:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406594:	f000 bed8 	b.w	407348 <__malloc_unlock>
  406598:	6895      	ldr	r5, [r2, #8]
  40659a:	4f3b      	ldr	r7, [pc, #236]	; (406688 <_free_r+0x1c0>)
  40659c:	42bd      	cmp	r5, r7
  40659e:	4403      	add	r3, r0
  4065a0:	d040      	beq.n	406624 <_free_r+0x15c>
  4065a2:	68d0      	ldr	r0, [r2, #12]
  4065a4:	60e8      	str	r0, [r5, #12]
  4065a6:	f043 0201 	orr.w	r2, r3, #1
  4065aa:	6085      	str	r5, [r0, #8]
  4065ac:	6062      	str	r2, [r4, #4]
  4065ae:	50e3      	str	r3, [r4, r3]
  4065b0:	e7b7      	b.n	406522 <_free_r+0x5a>
  4065b2:	07ff      	lsls	r7, r7, #31
  4065b4:	4403      	add	r3, r0
  4065b6:	d407      	bmi.n	4065c8 <_free_r+0x100>
  4065b8:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4065bc:	1aa4      	subs	r4, r4, r2
  4065be:	4413      	add	r3, r2
  4065c0:	68a0      	ldr	r0, [r4, #8]
  4065c2:	68e2      	ldr	r2, [r4, #12]
  4065c4:	60c2      	str	r2, [r0, #12]
  4065c6:	6090      	str	r0, [r2, #8]
  4065c8:	4a30      	ldr	r2, [pc, #192]	; (40668c <_free_r+0x1c4>)
  4065ca:	6812      	ldr	r2, [r2, #0]
  4065cc:	f043 0001 	orr.w	r0, r3, #1
  4065d0:	4293      	cmp	r3, r2
  4065d2:	6060      	str	r0, [r4, #4]
  4065d4:	608c      	str	r4, [r1, #8]
  4065d6:	d3b9      	bcc.n	40654c <_free_r+0x84>
  4065d8:	4b2d      	ldr	r3, [pc, #180]	; (406690 <_free_r+0x1c8>)
  4065da:	4640      	mov	r0, r8
  4065dc:	6819      	ldr	r1, [r3, #0]
  4065de:	f7ff ff23 	bl	406428 <_malloc_trim_r>
  4065e2:	e7b3      	b.n	40654c <_free_r+0x84>
  4065e4:	4610      	mov	r0, r2
  4065e6:	e7cd      	b.n	406584 <_free_r+0xbc>
  4065e8:	1811      	adds	r1, r2, r0
  4065ea:	6849      	ldr	r1, [r1, #4]
  4065ec:	07c9      	lsls	r1, r1, #31
  4065ee:	d444      	bmi.n	40667a <_free_r+0x1b2>
  4065f0:	6891      	ldr	r1, [r2, #8]
  4065f2:	68d2      	ldr	r2, [r2, #12]
  4065f4:	60ca      	str	r2, [r1, #12]
  4065f6:	4403      	add	r3, r0
  4065f8:	f043 0001 	orr.w	r0, r3, #1
  4065fc:	6091      	str	r1, [r2, #8]
  4065fe:	6060      	str	r0, [r4, #4]
  406600:	50e3      	str	r3, [r4, r3]
  406602:	e7a3      	b.n	40654c <_free_r+0x84>
  406604:	2a14      	cmp	r2, #20
  406606:	d816      	bhi.n	406636 <_free_r+0x16e>
  406608:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40660c:	00ff      	lsls	r7, r7, #3
  40660e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406612:	e7aa      	b.n	40656a <_free_r+0xa2>
  406614:	10aa      	asrs	r2, r5, #2
  406616:	2301      	movs	r3, #1
  406618:	684d      	ldr	r5, [r1, #4]
  40661a:	4093      	lsls	r3, r2
  40661c:	432b      	orrs	r3, r5
  40661e:	604b      	str	r3, [r1, #4]
  406620:	4603      	mov	r3, r0
  406622:	e7b0      	b.n	406586 <_free_r+0xbe>
  406624:	f043 0201 	orr.w	r2, r3, #1
  406628:	614c      	str	r4, [r1, #20]
  40662a:	610c      	str	r4, [r1, #16]
  40662c:	60e5      	str	r5, [r4, #12]
  40662e:	60a5      	str	r5, [r4, #8]
  406630:	6062      	str	r2, [r4, #4]
  406632:	50e3      	str	r3, [r4, r3]
  406634:	e78a      	b.n	40654c <_free_r+0x84>
  406636:	2a54      	cmp	r2, #84	; 0x54
  406638:	d806      	bhi.n	406648 <_free_r+0x180>
  40663a:	0b1a      	lsrs	r2, r3, #12
  40663c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406640:	00ff      	lsls	r7, r7, #3
  406642:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406646:	e790      	b.n	40656a <_free_r+0xa2>
  406648:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40664c:	d806      	bhi.n	40665c <_free_r+0x194>
  40664e:	0bda      	lsrs	r2, r3, #15
  406650:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406654:	00ff      	lsls	r7, r7, #3
  406656:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40665a:	e786      	b.n	40656a <_free_r+0xa2>
  40665c:	f240 5054 	movw	r0, #1364	; 0x554
  406660:	4282      	cmp	r2, r0
  406662:	d806      	bhi.n	406672 <_free_r+0x1aa>
  406664:	0c9a      	lsrs	r2, r3, #18
  406666:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40666a:	00ff      	lsls	r7, r7, #3
  40666c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406670:	e77b      	b.n	40656a <_free_r+0xa2>
  406672:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406676:	257e      	movs	r5, #126	; 0x7e
  406678:	e777      	b.n	40656a <_free_r+0xa2>
  40667a:	f043 0101 	orr.w	r1, r3, #1
  40667e:	6061      	str	r1, [r4, #4]
  406680:	6013      	str	r3, [r2, #0]
  406682:	e763      	b.n	40654c <_free_r+0x84>
  406684:	204005a8 	.word	0x204005a8
  406688:	204005b0 	.word	0x204005b0
  40668c:	204009b4 	.word	0x204009b4
  406690:	20400a64 	.word	0x20400a64

00406694 <__sfvwrite_r>:
  406694:	6893      	ldr	r3, [r2, #8]
  406696:	2b00      	cmp	r3, #0
  406698:	d073      	beq.n	406782 <__sfvwrite_r+0xee>
  40669a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40669e:	898b      	ldrh	r3, [r1, #12]
  4066a0:	b083      	sub	sp, #12
  4066a2:	460c      	mov	r4, r1
  4066a4:	0719      	lsls	r1, r3, #28
  4066a6:	9000      	str	r0, [sp, #0]
  4066a8:	4616      	mov	r6, r2
  4066aa:	d526      	bpl.n	4066fa <__sfvwrite_r+0x66>
  4066ac:	6922      	ldr	r2, [r4, #16]
  4066ae:	b322      	cbz	r2, 4066fa <__sfvwrite_r+0x66>
  4066b0:	f013 0002 	ands.w	r0, r3, #2
  4066b4:	6835      	ldr	r5, [r6, #0]
  4066b6:	d02c      	beq.n	406712 <__sfvwrite_r+0x7e>
  4066b8:	f04f 0900 	mov.w	r9, #0
  4066bc:	4fb0      	ldr	r7, [pc, #704]	; (406980 <__sfvwrite_r+0x2ec>)
  4066be:	46c8      	mov	r8, r9
  4066c0:	46b2      	mov	sl, r6
  4066c2:	45b8      	cmp	r8, r7
  4066c4:	4643      	mov	r3, r8
  4066c6:	464a      	mov	r2, r9
  4066c8:	bf28      	it	cs
  4066ca:	463b      	movcs	r3, r7
  4066cc:	9800      	ldr	r0, [sp, #0]
  4066ce:	f1b8 0f00 	cmp.w	r8, #0
  4066d2:	d050      	beq.n	406776 <__sfvwrite_r+0xe2>
  4066d4:	69e1      	ldr	r1, [r4, #28]
  4066d6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4066d8:	47b0      	blx	r6
  4066da:	2800      	cmp	r0, #0
  4066dc:	dd58      	ble.n	406790 <__sfvwrite_r+0xfc>
  4066de:	f8da 3008 	ldr.w	r3, [sl, #8]
  4066e2:	1a1b      	subs	r3, r3, r0
  4066e4:	4481      	add	r9, r0
  4066e6:	eba8 0800 	sub.w	r8, r8, r0
  4066ea:	f8ca 3008 	str.w	r3, [sl, #8]
  4066ee:	2b00      	cmp	r3, #0
  4066f0:	d1e7      	bne.n	4066c2 <__sfvwrite_r+0x2e>
  4066f2:	2000      	movs	r0, #0
  4066f4:	b003      	add	sp, #12
  4066f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066fa:	4621      	mov	r1, r4
  4066fc:	9800      	ldr	r0, [sp, #0]
  4066fe:	f7fe fc93 	bl	405028 <__swsetup_r>
  406702:	2800      	cmp	r0, #0
  406704:	f040 8133 	bne.w	40696e <__sfvwrite_r+0x2da>
  406708:	89a3      	ldrh	r3, [r4, #12]
  40670a:	6835      	ldr	r5, [r6, #0]
  40670c:	f013 0002 	ands.w	r0, r3, #2
  406710:	d1d2      	bne.n	4066b8 <__sfvwrite_r+0x24>
  406712:	f013 0901 	ands.w	r9, r3, #1
  406716:	d145      	bne.n	4067a4 <__sfvwrite_r+0x110>
  406718:	464f      	mov	r7, r9
  40671a:	9601      	str	r6, [sp, #4]
  40671c:	b337      	cbz	r7, 40676c <__sfvwrite_r+0xd8>
  40671e:	059a      	lsls	r2, r3, #22
  406720:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406724:	f140 8083 	bpl.w	40682e <__sfvwrite_r+0x19a>
  406728:	4547      	cmp	r7, r8
  40672a:	46c3      	mov	fp, r8
  40672c:	f0c0 80ab 	bcc.w	406886 <__sfvwrite_r+0x1f2>
  406730:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406734:	f040 80ac 	bne.w	406890 <__sfvwrite_r+0x1fc>
  406738:	6820      	ldr	r0, [r4, #0]
  40673a:	46ba      	mov	sl, r7
  40673c:	465a      	mov	r2, fp
  40673e:	4649      	mov	r1, r9
  406740:	f000 fd98 	bl	407274 <memmove>
  406744:	68a2      	ldr	r2, [r4, #8]
  406746:	6823      	ldr	r3, [r4, #0]
  406748:	eba2 0208 	sub.w	r2, r2, r8
  40674c:	445b      	add	r3, fp
  40674e:	60a2      	str	r2, [r4, #8]
  406750:	6023      	str	r3, [r4, #0]
  406752:	9a01      	ldr	r2, [sp, #4]
  406754:	6893      	ldr	r3, [r2, #8]
  406756:	eba3 030a 	sub.w	r3, r3, sl
  40675a:	44d1      	add	r9, sl
  40675c:	eba7 070a 	sub.w	r7, r7, sl
  406760:	6093      	str	r3, [r2, #8]
  406762:	2b00      	cmp	r3, #0
  406764:	d0c5      	beq.n	4066f2 <__sfvwrite_r+0x5e>
  406766:	89a3      	ldrh	r3, [r4, #12]
  406768:	2f00      	cmp	r7, #0
  40676a:	d1d8      	bne.n	40671e <__sfvwrite_r+0x8a>
  40676c:	f8d5 9000 	ldr.w	r9, [r5]
  406770:	686f      	ldr	r7, [r5, #4]
  406772:	3508      	adds	r5, #8
  406774:	e7d2      	b.n	40671c <__sfvwrite_r+0x88>
  406776:	f8d5 9000 	ldr.w	r9, [r5]
  40677a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40677e:	3508      	adds	r5, #8
  406780:	e79f      	b.n	4066c2 <__sfvwrite_r+0x2e>
  406782:	2000      	movs	r0, #0
  406784:	4770      	bx	lr
  406786:	4621      	mov	r1, r4
  406788:	9800      	ldr	r0, [sp, #0]
  40678a:	f7ff fd1f 	bl	4061cc <_fflush_r>
  40678e:	b370      	cbz	r0, 4067ee <__sfvwrite_r+0x15a>
  406790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406798:	f04f 30ff 	mov.w	r0, #4294967295
  40679c:	81a3      	strh	r3, [r4, #12]
  40679e:	b003      	add	sp, #12
  4067a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067a4:	4681      	mov	r9, r0
  4067a6:	4633      	mov	r3, r6
  4067a8:	464e      	mov	r6, r9
  4067aa:	46a8      	mov	r8, r5
  4067ac:	469a      	mov	sl, r3
  4067ae:	464d      	mov	r5, r9
  4067b0:	b34e      	cbz	r6, 406806 <__sfvwrite_r+0x172>
  4067b2:	b380      	cbz	r0, 406816 <__sfvwrite_r+0x182>
  4067b4:	6820      	ldr	r0, [r4, #0]
  4067b6:	6923      	ldr	r3, [r4, #16]
  4067b8:	6962      	ldr	r2, [r4, #20]
  4067ba:	45b1      	cmp	r9, r6
  4067bc:	46cb      	mov	fp, r9
  4067be:	bf28      	it	cs
  4067c0:	46b3      	movcs	fp, r6
  4067c2:	4298      	cmp	r0, r3
  4067c4:	465f      	mov	r7, fp
  4067c6:	d904      	bls.n	4067d2 <__sfvwrite_r+0x13e>
  4067c8:	68a3      	ldr	r3, [r4, #8]
  4067ca:	4413      	add	r3, r2
  4067cc:	459b      	cmp	fp, r3
  4067ce:	f300 80a6 	bgt.w	40691e <__sfvwrite_r+0x28a>
  4067d2:	4593      	cmp	fp, r2
  4067d4:	db4b      	blt.n	40686e <__sfvwrite_r+0x1da>
  4067d6:	4613      	mov	r3, r2
  4067d8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4067da:	69e1      	ldr	r1, [r4, #28]
  4067dc:	9800      	ldr	r0, [sp, #0]
  4067de:	462a      	mov	r2, r5
  4067e0:	47b8      	blx	r7
  4067e2:	1e07      	subs	r7, r0, #0
  4067e4:	ddd4      	ble.n	406790 <__sfvwrite_r+0xfc>
  4067e6:	ebb9 0907 	subs.w	r9, r9, r7
  4067ea:	d0cc      	beq.n	406786 <__sfvwrite_r+0xf2>
  4067ec:	2001      	movs	r0, #1
  4067ee:	f8da 3008 	ldr.w	r3, [sl, #8]
  4067f2:	1bdb      	subs	r3, r3, r7
  4067f4:	443d      	add	r5, r7
  4067f6:	1bf6      	subs	r6, r6, r7
  4067f8:	f8ca 3008 	str.w	r3, [sl, #8]
  4067fc:	2b00      	cmp	r3, #0
  4067fe:	f43f af78 	beq.w	4066f2 <__sfvwrite_r+0x5e>
  406802:	2e00      	cmp	r6, #0
  406804:	d1d5      	bne.n	4067b2 <__sfvwrite_r+0x11e>
  406806:	f108 0308 	add.w	r3, r8, #8
  40680a:	e913 0060 	ldmdb	r3, {r5, r6}
  40680e:	4698      	mov	r8, r3
  406810:	3308      	adds	r3, #8
  406812:	2e00      	cmp	r6, #0
  406814:	d0f9      	beq.n	40680a <__sfvwrite_r+0x176>
  406816:	4632      	mov	r2, r6
  406818:	210a      	movs	r1, #10
  40681a:	4628      	mov	r0, r5
  40681c:	f000 fc40 	bl	4070a0 <memchr>
  406820:	2800      	cmp	r0, #0
  406822:	f000 80a1 	beq.w	406968 <__sfvwrite_r+0x2d4>
  406826:	3001      	adds	r0, #1
  406828:	eba0 0905 	sub.w	r9, r0, r5
  40682c:	e7c2      	b.n	4067b4 <__sfvwrite_r+0x120>
  40682e:	6820      	ldr	r0, [r4, #0]
  406830:	6923      	ldr	r3, [r4, #16]
  406832:	4298      	cmp	r0, r3
  406834:	d802      	bhi.n	40683c <__sfvwrite_r+0x1a8>
  406836:	6963      	ldr	r3, [r4, #20]
  406838:	429f      	cmp	r7, r3
  40683a:	d25d      	bcs.n	4068f8 <__sfvwrite_r+0x264>
  40683c:	45b8      	cmp	r8, r7
  40683e:	bf28      	it	cs
  406840:	46b8      	movcs	r8, r7
  406842:	4642      	mov	r2, r8
  406844:	4649      	mov	r1, r9
  406846:	f000 fd15 	bl	407274 <memmove>
  40684a:	68a3      	ldr	r3, [r4, #8]
  40684c:	6822      	ldr	r2, [r4, #0]
  40684e:	eba3 0308 	sub.w	r3, r3, r8
  406852:	4442      	add	r2, r8
  406854:	60a3      	str	r3, [r4, #8]
  406856:	6022      	str	r2, [r4, #0]
  406858:	b10b      	cbz	r3, 40685e <__sfvwrite_r+0x1ca>
  40685a:	46c2      	mov	sl, r8
  40685c:	e779      	b.n	406752 <__sfvwrite_r+0xbe>
  40685e:	4621      	mov	r1, r4
  406860:	9800      	ldr	r0, [sp, #0]
  406862:	f7ff fcb3 	bl	4061cc <_fflush_r>
  406866:	2800      	cmp	r0, #0
  406868:	d192      	bne.n	406790 <__sfvwrite_r+0xfc>
  40686a:	46c2      	mov	sl, r8
  40686c:	e771      	b.n	406752 <__sfvwrite_r+0xbe>
  40686e:	465a      	mov	r2, fp
  406870:	4629      	mov	r1, r5
  406872:	f000 fcff 	bl	407274 <memmove>
  406876:	68a2      	ldr	r2, [r4, #8]
  406878:	6823      	ldr	r3, [r4, #0]
  40687a:	eba2 020b 	sub.w	r2, r2, fp
  40687e:	445b      	add	r3, fp
  406880:	60a2      	str	r2, [r4, #8]
  406882:	6023      	str	r3, [r4, #0]
  406884:	e7af      	b.n	4067e6 <__sfvwrite_r+0x152>
  406886:	6820      	ldr	r0, [r4, #0]
  406888:	46b8      	mov	r8, r7
  40688a:	46ba      	mov	sl, r7
  40688c:	46bb      	mov	fp, r7
  40688e:	e755      	b.n	40673c <__sfvwrite_r+0xa8>
  406890:	6962      	ldr	r2, [r4, #20]
  406892:	6820      	ldr	r0, [r4, #0]
  406894:	6921      	ldr	r1, [r4, #16]
  406896:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40689a:	eba0 0a01 	sub.w	sl, r0, r1
  40689e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4068a2:	f10a 0001 	add.w	r0, sl, #1
  4068a6:	ea4f 0868 	mov.w	r8, r8, asr #1
  4068aa:	4438      	add	r0, r7
  4068ac:	4540      	cmp	r0, r8
  4068ae:	4642      	mov	r2, r8
  4068b0:	bf84      	itt	hi
  4068b2:	4680      	movhi	r8, r0
  4068b4:	4642      	movhi	r2, r8
  4068b6:	055b      	lsls	r3, r3, #21
  4068b8:	d544      	bpl.n	406944 <__sfvwrite_r+0x2b0>
  4068ba:	4611      	mov	r1, r2
  4068bc:	9800      	ldr	r0, [sp, #0]
  4068be:	f000 f927 	bl	406b10 <_malloc_r>
  4068c2:	4683      	mov	fp, r0
  4068c4:	2800      	cmp	r0, #0
  4068c6:	d055      	beq.n	406974 <__sfvwrite_r+0x2e0>
  4068c8:	4652      	mov	r2, sl
  4068ca:	6921      	ldr	r1, [r4, #16]
  4068cc:	f000 fc38 	bl	407140 <memcpy>
  4068d0:	89a3      	ldrh	r3, [r4, #12]
  4068d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4068d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4068da:	81a3      	strh	r3, [r4, #12]
  4068dc:	eb0b 000a 	add.w	r0, fp, sl
  4068e0:	eba8 030a 	sub.w	r3, r8, sl
  4068e4:	f8c4 b010 	str.w	fp, [r4, #16]
  4068e8:	f8c4 8014 	str.w	r8, [r4, #20]
  4068ec:	6020      	str	r0, [r4, #0]
  4068ee:	60a3      	str	r3, [r4, #8]
  4068f0:	46b8      	mov	r8, r7
  4068f2:	46ba      	mov	sl, r7
  4068f4:	46bb      	mov	fp, r7
  4068f6:	e721      	b.n	40673c <__sfvwrite_r+0xa8>
  4068f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4068fc:	42b9      	cmp	r1, r7
  4068fe:	bf28      	it	cs
  406900:	4639      	movcs	r1, r7
  406902:	464a      	mov	r2, r9
  406904:	fb91 f1f3 	sdiv	r1, r1, r3
  406908:	9800      	ldr	r0, [sp, #0]
  40690a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40690c:	fb03 f301 	mul.w	r3, r3, r1
  406910:	69e1      	ldr	r1, [r4, #28]
  406912:	47b0      	blx	r6
  406914:	f1b0 0a00 	subs.w	sl, r0, #0
  406918:	f73f af1b 	bgt.w	406752 <__sfvwrite_r+0xbe>
  40691c:	e738      	b.n	406790 <__sfvwrite_r+0xfc>
  40691e:	461a      	mov	r2, r3
  406920:	4629      	mov	r1, r5
  406922:	9301      	str	r3, [sp, #4]
  406924:	f000 fca6 	bl	407274 <memmove>
  406928:	6822      	ldr	r2, [r4, #0]
  40692a:	9b01      	ldr	r3, [sp, #4]
  40692c:	9800      	ldr	r0, [sp, #0]
  40692e:	441a      	add	r2, r3
  406930:	6022      	str	r2, [r4, #0]
  406932:	4621      	mov	r1, r4
  406934:	f7ff fc4a 	bl	4061cc <_fflush_r>
  406938:	9b01      	ldr	r3, [sp, #4]
  40693a:	2800      	cmp	r0, #0
  40693c:	f47f af28 	bne.w	406790 <__sfvwrite_r+0xfc>
  406940:	461f      	mov	r7, r3
  406942:	e750      	b.n	4067e6 <__sfvwrite_r+0x152>
  406944:	9800      	ldr	r0, [sp, #0]
  406946:	f000 ffff 	bl	407948 <_realloc_r>
  40694a:	4683      	mov	fp, r0
  40694c:	2800      	cmp	r0, #0
  40694e:	d1c5      	bne.n	4068dc <__sfvwrite_r+0x248>
  406950:	9d00      	ldr	r5, [sp, #0]
  406952:	6921      	ldr	r1, [r4, #16]
  406954:	4628      	mov	r0, r5
  406956:	f7ff fdb7 	bl	4064c8 <_free_r>
  40695a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40695e:	220c      	movs	r2, #12
  406960:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406964:	602a      	str	r2, [r5, #0]
  406966:	e715      	b.n	406794 <__sfvwrite_r+0x100>
  406968:	f106 0901 	add.w	r9, r6, #1
  40696c:	e722      	b.n	4067b4 <__sfvwrite_r+0x120>
  40696e:	f04f 30ff 	mov.w	r0, #4294967295
  406972:	e6bf      	b.n	4066f4 <__sfvwrite_r+0x60>
  406974:	9a00      	ldr	r2, [sp, #0]
  406976:	230c      	movs	r3, #12
  406978:	6013      	str	r3, [r2, #0]
  40697a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40697e:	e709      	b.n	406794 <__sfvwrite_r+0x100>
  406980:	7ffffc00 	.word	0x7ffffc00

00406984 <_fwalk_reent>:
  406984:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406988:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40698c:	d01f      	beq.n	4069ce <_fwalk_reent+0x4a>
  40698e:	4688      	mov	r8, r1
  406990:	4606      	mov	r6, r0
  406992:	f04f 0900 	mov.w	r9, #0
  406996:	687d      	ldr	r5, [r7, #4]
  406998:	68bc      	ldr	r4, [r7, #8]
  40699a:	3d01      	subs	r5, #1
  40699c:	d411      	bmi.n	4069c2 <_fwalk_reent+0x3e>
  40699e:	89a3      	ldrh	r3, [r4, #12]
  4069a0:	2b01      	cmp	r3, #1
  4069a2:	f105 35ff 	add.w	r5, r5, #4294967295
  4069a6:	d908      	bls.n	4069ba <_fwalk_reent+0x36>
  4069a8:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4069ac:	3301      	adds	r3, #1
  4069ae:	4621      	mov	r1, r4
  4069b0:	4630      	mov	r0, r6
  4069b2:	d002      	beq.n	4069ba <_fwalk_reent+0x36>
  4069b4:	47c0      	blx	r8
  4069b6:	ea49 0900 	orr.w	r9, r9, r0
  4069ba:	1c6b      	adds	r3, r5, #1
  4069bc:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4069c0:	d1ed      	bne.n	40699e <_fwalk_reent+0x1a>
  4069c2:	683f      	ldr	r7, [r7, #0]
  4069c4:	2f00      	cmp	r7, #0
  4069c6:	d1e6      	bne.n	406996 <_fwalk_reent+0x12>
  4069c8:	4648      	mov	r0, r9
  4069ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4069ce:	46b9      	mov	r9, r7
  4069d0:	4648      	mov	r0, r9
  4069d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4069d6:	bf00      	nop

004069d8 <__locale_mb_cur_max>:
  4069d8:	4b04      	ldr	r3, [pc, #16]	; (4069ec <__locale_mb_cur_max+0x14>)
  4069da:	4a05      	ldr	r2, [pc, #20]	; (4069f0 <__locale_mb_cur_max+0x18>)
  4069dc:	681b      	ldr	r3, [r3, #0]
  4069de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4069e0:	2b00      	cmp	r3, #0
  4069e2:	bf08      	it	eq
  4069e4:	4613      	moveq	r3, r2
  4069e6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4069ea:	4770      	bx	lr
  4069ec:	20400008 	.word	0x20400008
  4069f0:	2040043c 	.word	0x2040043c

004069f4 <_localeconv_r>:
  4069f4:	4a04      	ldr	r2, [pc, #16]	; (406a08 <_localeconv_r+0x14>)
  4069f6:	4b05      	ldr	r3, [pc, #20]	; (406a0c <_localeconv_r+0x18>)
  4069f8:	6812      	ldr	r2, [r2, #0]
  4069fa:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4069fc:	2800      	cmp	r0, #0
  4069fe:	bf08      	it	eq
  406a00:	4618      	moveq	r0, r3
  406a02:	30f0      	adds	r0, #240	; 0xf0
  406a04:	4770      	bx	lr
  406a06:	bf00      	nop
  406a08:	20400008 	.word	0x20400008
  406a0c:	2040043c 	.word	0x2040043c

00406a10 <__retarget_lock_init_recursive>:
  406a10:	4770      	bx	lr
  406a12:	bf00      	nop

00406a14 <__retarget_lock_close_recursive>:
  406a14:	4770      	bx	lr
  406a16:	bf00      	nop

00406a18 <__retarget_lock_acquire_recursive>:
  406a18:	4770      	bx	lr
  406a1a:	bf00      	nop

00406a1c <__retarget_lock_release_recursive>:
  406a1c:	4770      	bx	lr
  406a1e:	bf00      	nop

00406a20 <__swhatbuf_r>:
  406a20:	b570      	push	{r4, r5, r6, lr}
  406a22:	460c      	mov	r4, r1
  406a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406a28:	2900      	cmp	r1, #0
  406a2a:	b090      	sub	sp, #64	; 0x40
  406a2c:	4615      	mov	r5, r2
  406a2e:	461e      	mov	r6, r3
  406a30:	db14      	blt.n	406a5c <__swhatbuf_r+0x3c>
  406a32:	aa01      	add	r2, sp, #4
  406a34:	f7fa f9d2 	bl	400ddc <_fstat_r>
  406a38:	2800      	cmp	r0, #0
  406a3a:	db0f      	blt.n	406a5c <__swhatbuf_r+0x3c>
  406a3c:	9a02      	ldr	r2, [sp, #8]
  406a3e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406a42:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406a46:	fab2 f282 	clz	r2, r2
  406a4a:	0952      	lsrs	r2, r2, #5
  406a4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406a50:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406a54:	6032      	str	r2, [r6, #0]
  406a56:	602b      	str	r3, [r5, #0]
  406a58:	b010      	add	sp, #64	; 0x40
  406a5a:	bd70      	pop	{r4, r5, r6, pc}
  406a5c:	89a2      	ldrh	r2, [r4, #12]
  406a5e:	2300      	movs	r3, #0
  406a60:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406a64:	6033      	str	r3, [r6, #0]
  406a66:	d004      	beq.n	406a72 <__swhatbuf_r+0x52>
  406a68:	2240      	movs	r2, #64	; 0x40
  406a6a:	4618      	mov	r0, r3
  406a6c:	602a      	str	r2, [r5, #0]
  406a6e:	b010      	add	sp, #64	; 0x40
  406a70:	bd70      	pop	{r4, r5, r6, pc}
  406a72:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406a76:	602b      	str	r3, [r5, #0]
  406a78:	b010      	add	sp, #64	; 0x40
  406a7a:	bd70      	pop	{r4, r5, r6, pc}

00406a7c <__smakebuf_r>:
  406a7c:	898a      	ldrh	r2, [r1, #12]
  406a7e:	0792      	lsls	r2, r2, #30
  406a80:	460b      	mov	r3, r1
  406a82:	d506      	bpl.n	406a92 <__smakebuf_r+0x16>
  406a84:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406a88:	2101      	movs	r1, #1
  406a8a:	601a      	str	r2, [r3, #0]
  406a8c:	611a      	str	r2, [r3, #16]
  406a8e:	6159      	str	r1, [r3, #20]
  406a90:	4770      	bx	lr
  406a92:	b5f0      	push	{r4, r5, r6, r7, lr}
  406a94:	b083      	sub	sp, #12
  406a96:	ab01      	add	r3, sp, #4
  406a98:	466a      	mov	r2, sp
  406a9a:	460c      	mov	r4, r1
  406a9c:	4606      	mov	r6, r0
  406a9e:	f7ff ffbf 	bl	406a20 <__swhatbuf_r>
  406aa2:	9900      	ldr	r1, [sp, #0]
  406aa4:	4605      	mov	r5, r0
  406aa6:	4630      	mov	r0, r6
  406aa8:	f000 f832 	bl	406b10 <_malloc_r>
  406aac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406ab0:	b1d8      	cbz	r0, 406aea <__smakebuf_r+0x6e>
  406ab2:	9a01      	ldr	r2, [sp, #4]
  406ab4:	4f15      	ldr	r7, [pc, #84]	; (406b0c <__smakebuf_r+0x90>)
  406ab6:	9900      	ldr	r1, [sp, #0]
  406ab8:	63f7      	str	r7, [r6, #60]	; 0x3c
  406aba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406abe:	81a3      	strh	r3, [r4, #12]
  406ac0:	6020      	str	r0, [r4, #0]
  406ac2:	6120      	str	r0, [r4, #16]
  406ac4:	6161      	str	r1, [r4, #20]
  406ac6:	b91a      	cbnz	r2, 406ad0 <__smakebuf_r+0x54>
  406ac8:	432b      	orrs	r3, r5
  406aca:	81a3      	strh	r3, [r4, #12]
  406acc:	b003      	add	sp, #12
  406ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ad0:	4630      	mov	r0, r6
  406ad2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406ad6:	f001 fb23 	bl	408120 <_isatty_r>
  406ada:	b1a0      	cbz	r0, 406b06 <__smakebuf_r+0x8a>
  406adc:	89a3      	ldrh	r3, [r4, #12]
  406ade:	f023 0303 	bic.w	r3, r3, #3
  406ae2:	f043 0301 	orr.w	r3, r3, #1
  406ae6:	b21b      	sxth	r3, r3
  406ae8:	e7ee      	b.n	406ac8 <__smakebuf_r+0x4c>
  406aea:	059a      	lsls	r2, r3, #22
  406aec:	d4ee      	bmi.n	406acc <__smakebuf_r+0x50>
  406aee:	f023 0303 	bic.w	r3, r3, #3
  406af2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406af6:	f043 0302 	orr.w	r3, r3, #2
  406afa:	2101      	movs	r1, #1
  406afc:	81a3      	strh	r3, [r4, #12]
  406afe:	6022      	str	r2, [r4, #0]
  406b00:	6122      	str	r2, [r4, #16]
  406b02:	6161      	str	r1, [r4, #20]
  406b04:	e7e2      	b.n	406acc <__smakebuf_r+0x50>
  406b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406b0a:	e7dd      	b.n	406ac8 <__smakebuf_r+0x4c>
  406b0c:	00406221 	.word	0x00406221

00406b10 <_malloc_r>:
  406b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b14:	f101 060b 	add.w	r6, r1, #11
  406b18:	2e16      	cmp	r6, #22
  406b1a:	b083      	sub	sp, #12
  406b1c:	4605      	mov	r5, r0
  406b1e:	f240 809e 	bls.w	406c5e <_malloc_r+0x14e>
  406b22:	f036 0607 	bics.w	r6, r6, #7
  406b26:	f100 80bd 	bmi.w	406ca4 <_malloc_r+0x194>
  406b2a:	42b1      	cmp	r1, r6
  406b2c:	f200 80ba 	bhi.w	406ca4 <_malloc_r+0x194>
  406b30:	f000 fc04 	bl	40733c <__malloc_lock>
  406b34:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406b38:	f0c0 8293 	bcc.w	407062 <_malloc_r+0x552>
  406b3c:	0a73      	lsrs	r3, r6, #9
  406b3e:	f000 80b8 	beq.w	406cb2 <_malloc_r+0x1a2>
  406b42:	2b04      	cmp	r3, #4
  406b44:	f200 8179 	bhi.w	406e3a <_malloc_r+0x32a>
  406b48:	09b3      	lsrs	r3, r6, #6
  406b4a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406b4e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406b52:	00c3      	lsls	r3, r0, #3
  406b54:	4fbf      	ldr	r7, [pc, #764]	; (406e54 <_malloc_r+0x344>)
  406b56:	443b      	add	r3, r7
  406b58:	f1a3 0108 	sub.w	r1, r3, #8
  406b5c:	685c      	ldr	r4, [r3, #4]
  406b5e:	42a1      	cmp	r1, r4
  406b60:	d106      	bne.n	406b70 <_malloc_r+0x60>
  406b62:	e00c      	b.n	406b7e <_malloc_r+0x6e>
  406b64:	2a00      	cmp	r2, #0
  406b66:	f280 80aa 	bge.w	406cbe <_malloc_r+0x1ae>
  406b6a:	68e4      	ldr	r4, [r4, #12]
  406b6c:	42a1      	cmp	r1, r4
  406b6e:	d006      	beq.n	406b7e <_malloc_r+0x6e>
  406b70:	6863      	ldr	r3, [r4, #4]
  406b72:	f023 0303 	bic.w	r3, r3, #3
  406b76:	1b9a      	subs	r2, r3, r6
  406b78:	2a0f      	cmp	r2, #15
  406b7a:	ddf3      	ble.n	406b64 <_malloc_r+0x54>
  406b7c:	4670      	mov	r0, lr
  406b7e:	693c      	ldr	r4, [r7, #16]
  406b80:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406e68 <_malloc_r+0x358>
  406b84:	4574      	cmp	r4, lr
  406b86:	f000 81ab 	beq.w	406ee0 <_malloc_r+0x3d0>
  406b8a:	6863      	ldr	r3, [r4, #4]
  406b8c:	f023 0303 	bic.w	r3, r3, #3
  406b90:	1b9a      	subs	r2, r3, r6
  406b92:	2a0f      	cmp	r2, #15
  406b94:	f300 8190 	bgt.w	406eb8 <_malloc_r+0x3a8>
  406b98:	2a00      	cmp	r2, #0
  406b9a:	f8c7 e014 	str.w	lr, [r7, #20]
  406b9e:	f8c7 e010 	str.w	lr, [r7, #16]
  406ba2:	f280 809d 	bge.w	406ce0 <_malloc_r+0x1d0>
  406ba6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406baa:	f080 8161 	bcs.w	406e70 <_malloc_r+0x360>
  406bae:	08db      	lsrs	r3, r3, #3
  406bb0:	f103 0c01 	add.w	ip, r3, #1
  406bb4:	1099      	asrs	r1, r3, #2
  406bb6:	687a      	ldr	r2, [r7, #4]
  406bb8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406bbc:	f8c4 8008 	str.w	r8, [r4, #8]
  406bc0:	2301      	movs	r3, #1
  406bc2:	408b      	lsls	r3, r1
  406bc4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406bc8:	4313      	orrs	r3, r2
  406bca:	3908      	subs	r1, #8
  406bcc:	60e1      	str	r1, [r4, #12]
  406bce:	607b      	str	r3, [r7, #4]
  406bd0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406bd4:	f8c8 400c 	str.w	r4, [r8, #12]
  406bd8:	1082      	asrs	r2, r0, #2
  406bda:	2401      	movs	r4, #1
  406bdc:	4094      	lsls	r4, r2
  406bde:	429c      	cmp	r4, r3
  406be0:	f200 808b 	bhi.w	406cfa <_malloc_r+0x1ea>
  406be4:	421c      	tst	r4, r3
  406be6:	d106      	bne.n	406bf6 <_malloc_r+0xe6>
  406be8:	f020 0003 	bic.w	r0, r0, #3
  406bec:	0064      	lsls	r4, r4, #1
  406bee:	421c      	tst	r4, r3
  406bf0:	f100 0004 	add.w	r0, r0, #4
  406bf4:	d0fa      	beq.n	406bec <_malloc_r+0xdc>
  406bf6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406bfa:	46cc      	mov	ip, r9
  406bfc:	4680      	mov	r8, r0
  406bfe:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406c02:	459c      	cmp	ip, r3
  406c04:	d107      	bne.n	406c16 <_malloc_r+0x106>
  406c06:	e16d      	b.n	406ee4 <_malloc_r+0x3d4>
  406c08:	2a00      	cmp	r2, #0
  406c0a:	f280 817b 	bge.w	406f04 <_malloc_r+0x3f4>
  406c0e:	68db      	ldr	r3, [r3, #12]
  406c10:	459c      	cmp	ip, r3
  406c12:	f000 8167 	beq.w	406ee4 <_malloc_r+0x3d4>
  406c16:	6859      	ldr	r1, [r3, #4]
  406c18:	f021 0103 	bic.w	r1, r1, #3
  406c1c:	1b8a      	subs	r2, r1, r6
  406c1e:	2a0f      	cmp	r2, #15
  406c20:	ddf2      	ble.n	406c08 <_malloc_r+0xf8>
  406c22:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406c26:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406c2a:	9300      	str	r3, [sp, #0]
  406c2c:	199c      	adds	r4, r3, r6
  406c2e:	4628      	mov	r0, r5
  406c30:	f046 0601 	orr.w	r6, r6, #1
  406c34:	f042 0501 	orr.w	r5, r2, #1
  406c38:	605e      	str	r6, [r3, #4]
  406c3a:	f8c8 c00c 	str.w	ip, [r8, #12]
  406c3e:	f8cc 8008 	str.w	r8, [ip, #8]
  406c42:	617c      	str	r4, [r7, #20]
  406c44:	613c      	str	r4, [r7, #16]
  406c46:	f8c4 e00c 	str.w	lr, [r4, #12]
  406c4a:	f8c4 e008 	str.w	lr, [r4, #8]
  406c4e:	6065      	str	r5, [r4, #4]
  406c50:	505a      	str	r2, [r3, r1]
  406c52:	f000 fb79 	bl	407348 <__malloc_unlock>
  406c56:	9b00      	ldr	r3, [sp, #0]
  406c58:	f103 0408 	add.w	r4, r3, #8
  406c5c:	e01e      	b.n	406c9c <_malloc_r+0x18c>
  406c5e:	2910      	cmp	r1, #16
  406c60:	d820      	bhi.n	406ca4 <_malloc_r+0x194>
  406c62:	f000 fb6b 	bl	40733c <__malloc_lock>
  406c66:	2610      	movs	r6, #16
  406c68:	2318      	movs	r3, #24
  406c6a:	2002      	movs	r0, #2
  406c6c:	4f79      	ldr	r7, [pc, #484]	; (406e54 <_malloc_r+0x344>)
  406c6e:	443b      	add	r3, r7
  406c70:	f1a3 0208 	sub.w	r2, r3, #8
  406c74:	685c      	ldr	r4, [r3, #4]
  406c76:	4294      	cmp	r4, r2
  406c78:	f000 813d 	beq.w	406ef6 <_malloc_r+0x3e6>
  406c7c:	6863      	ldr	r3, [r4, #4]
  406c7e:	68e1      	ldr	r1, [r4, #12]
  406c80:	68a6      	ldr	r6, [r4, #8]
  406c82:	f023 0303 	bic.w	r3, r3, #3
  406c86:	4423      	add	r3, r4
  406c88:	4628      	mov	r0, r5
  406c8a:	685a      	ldr	r2, [r3, #4]
  406c8c:	60f1      	str	r1, [r6, #12]
  406c8e:	f042 0201 	orr.w	r2, r2, #1
  406c92:	608e      	str	r6, [r1, #8]
  406c94:	605a      	str	r2, [r3, #4]
  406c96:	f000 fb57 	bl	407348 <__malloc_unlock>
  406c9a:	3408      	adds	r4, #8
  406c9c:	4620      	mov	r0, r4
  406c9e:	b003      	add	sp, #12
  406ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ca4:	2400      	movs	r4, #0
  406ca6:	230c      	movs	r3, #12
  406ca8:	4620      	mov	r0, r4
  406caa:	602b      	str	r3, [r5, #0]
  406cac:	b003      	add	sp, #12
  406cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406cb2:	2040      	movs	r0, #64	; 0x40
  406cb4:	f44f 7300 	mov.w	r3, #512	; 0x200
  406cb8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406cbc:	e74a      	b.n	406b54 <_malloc_r+0x44>
  406cbe:	4423      	add	r3, r4
  406cc0:	68e1      	ldr	r1, [r4, #12]
  406cc2:	685a      	ldr	r2, [r3, #4]
  406cc4:	68a6      	ldr	r6, [r4, #8]
  406cc6:	f042 0201 	orr.w	r2, r2, #1
  406cca:	60f1      	str	r1, [r6, #12]
  406ccc:	4628      	mov	r0, r5
  406cce:	608e      	str	r6, [r1, #8]
  406cd0:	605a      	str	r2, [r3, #4]
  406cd2:	f000 fb39 	bl	407348 <__malloc_unlock>
  406cd6:	3408      	adds	r4, #8
  406cd8:	4620      	mov	r0, r4
  406cda:	b003      	add	sp, #12
  406cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ce0:	4423      	add	r3, r4
  406ce2:	4628      	mov	r0, r5
  406ce4:	685a      	ldr	r2, [r3, #4]
  406ce6:	f042 0201 	orr.w	r2, r2, #1
  406cea:	605a      	str	r2, [r3, #4]
  406cec:	f000 fb2c 	bl	407348 <__malloc_unlock>
  406cf0:	3408      	adds	r4, #8
  406cf2:	4620      	mov	r0, r4
  406cf4:	b003      	add	sp, #12
  406cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406cfa:	68bc      	ldr	r4, [r7, #8]
  406cfc:	6863      	ldr	r3, [r4, #4]
  406cfe:	f023 0803 	bic.w	r8, r3, #3
  406d02:	45b0      	cmp	r8, r6
  406d04:	d304      	bcc.n	406d10 <_malloc_r+0x200>
  406d06:	eba8 0306 	sub.w	r3, r8, r6
  406d0a:	2b0f      	cmp	r3, #15
  406d0c:	f300 8085 	bgt.w	406e1a <_malloc_r+0x30a>
  406d10:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406e6c <_malloc_r+0x35c>
  406d14:	4b50      	ldr	r3, [pc, #320]	; (406e58 <_malloc_r+0x348>)
  406d16:	f8d9 2000 	ldr.w	r2, [r9]
  406d1a:	681b      	ldr	r3, [r3, #0]
  406d1c:	3201      	adds	r2, #1
  406d1e:	4433      	add	r3, r6
  406d20:	eb04 0a08 	add.w	sl, r4, r8
  406d24:	f000 8155 	beq.w	406fd2 <_malloc_r+0x4c2>
  406d28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406d2c:	330f      	adds	r3, #15
  406d2e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406d32:	f02b 0b0f 	bic.w	fp, fp, #15
  406d36:	4659      	mov	r1, fp
  406d38:	4628      	mov	r0, r5
  406d3a:	f7fa f88f 	bl	400e5c <_sbrk_r>
  406d3e:	1c41      	adds	r1, r0, #1
  406d40:	4602      	mov	r2, r0
  406d42:	f000 80fc 	beq.w	406f3e <_malloc_r+0x42e>
  406d46:	4582      	cmp	sl, r0
  406d48:	f200 80f7 	bhi.w	406f3a <_malloc_r+0x42a>
  406d4c:	4b43      	ldr	r3, [pc, #268]	; (406e5c <_malloc_r+0x34c>)
  406d4e:	6819      	ldr	r1, [r3, #0]
  406d50:	4459      	add	r1, fp
  406d52:	6019      	str	r1, [r3, #0]
  406d54:	f000 814d 	beq.w	406ff2 <_malloc_r+0x4e2>
  406d58:	f8d9 0000 	ldr.w	r0, [r9]
  406d5c:	3001      	adds	r0, #1
  406d5e:	bf1b      	ittet	ne
  406d60:	eba2 0a0a 	subne.w	sl, r2, sl
  406d64:	4451      	addne	r1, sl
  406d66:	f8c9 2000 	streq.w	r2, [r9]
  406d6a:	6019      	strne	r1, [r3, #0]
  406d6c:	f012 0107 	ands.w	r1, r2, #7
  406d70:	f000 8115 	beq.w	406f9e <_malloc_r+0x48e>
  406d74:	f1c1 0008 	rsb	r0, r1, #8
  406d78:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406d7c:	4402      	add	r2, r0
  406d7e:	3108      	adds	r1, #8
  406d80:	eb02 090b 	add.w	r9, r2, fp
  406d84:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406d88:	eba1 0909 	sub.w	r9, r1, r9
  406d8c:	4649      	mov	r1, r9
  406d8e:	4628      	mov	r0, r5
  406d90:	9301      	str	r3, [sp, #4]
  406d92:	9200      	str	r2, [sp, #0]
  406d94:	f7fa f862 	bl	400e5c <_sbrk_r>
  406d98:	1c43      	adds	r3, r0, #1
  406d9a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406d9e:	f000 8143 	beq.w	407028 <_malloc_r+0x518>
  406da2:	1a80      	subs	r0, r0, r2
  406da4:	4448      	add	r0, r9
  406da6:	f040 0001 	orr.w	r0, r0, #1
  406daa:	6819      	ldr	r1, [r3, #0]
  406dac:	60ba      	str	r2, [r7, #8]
  406dae:	4449      	add	r1, r9
  406db0:	42bc      	cmp	r4, r7
  406db2:	6050      	str	r0, [r2, #4]
  406db4:	6019      	str	r1, [r3, #0]
  406db6:	d017      	beq.n	406de8 <_malloc_r+0x2d8>
  406db8:	f1b8 0f0f 	cmp.w	r8, #15
  406dbc:	f240 80fb 	bls.w	406fb6 <_malloc_r+0x4a6>
  406dc0:	6860      	ldr	r0, [r4, #4]
  406dc2:	f1a8 020c 	sub.w	r2, r8, #12
  406dc6:	f022 0207 	bic.w	r2, r2, #7
  406dca:	eb04 0e02 	add.w	lr, r4, r2
  406dce:	f000 0001 	and.w	r0, r0, #1
  406dd2:	f04f 0c05 	mov.w	ip, #5
  406dd6:	4310      	orrs	r0, r2
  406dd8:	2a0f      	cmp	r2, #15
  406dda:	6060      	str	r0, [r4, #4]
  406ddc:	f8ce c004 	str.w	ip, [lr, #4]
  406de0:	f8ce c008 	str.w	ip, [lr, #8]
  406de4:	f200 8117 	bhi.w	407016 <_malloc_r+0x506>
  406de8:	4b1d      	ldr	r3, [pc, #116]	; (406e60 <_malloc_r+0x350>)
  406dea:	68bc      	ldr	r4, [r7, #8]
  406dec:	681a      	ldr	r2, [r3, #0]
  406dee:	4291      	cmp	r1, r2
  406df0:	bf88      	it	hi
  406df2:	6019      	strhi	r1, [r3, #0]
  406df4:	4b1b      	ldr	r3, [pc, #108]	; (406e64 <_malloc_r+0x354>)
  406df6:	681a      	ldr	r2, [r3, #0]
  406df8:	4291      	cmp	r1, r2
  406dfa:	6862      	ldr	r2, [r4, #4]
  406dfc:	bf88      	it	hi
  406dfe:	6019      	strhi	r1, [r3, #0]
  406e00:	f022 0203 	bic.w	r2, r2, #3
  406e04:	4296      	cmp	r6, r2
  406e06:	eba2 0306 	sub.w	r3, r2, r6
  406e0a:	d801      	bhi.n	406e10 <_malloc_r+0x300>
  406e0c:	2b0f      	cmp	r3, #15
  406e0e:	dc04      	bgt.n	406e1a <_malloc_r+0x30a>
  406e10:	4628      	mov	r0, r5
  406e12:	f000 fa99 	bl	407348 <__malloc_unlock>
  406e16:	2400      	movs	r4, #0
  406e18:	e740      	b.n	406c9c <_malloc_r+0x18c>
  406e1a:	19a2      	adds	r2, r4, r6
  406e1c:	f043 0301 	orr.w	r3, r3, #1
  406e20:	f046 0601 	orr.w	r6, r6, #1
  406e24:	6066      	str	r6, [r4, #4]
  406e26:	4628      	mov	r0, r5
  406e28:	60ba      	str	r2, [r7, #8]
  406e2a:	6053      	str	r3, [r2, #4]
  406e2c:	f000 fa8c 	bl	407348 <__malloc_unlock>
  406e30:	3408      	adds	r4, #8
  406e32:	4620      	mov	r0, r4
  406e34:	b003      	add	sp, #12
  406e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e3a:	2b14      	cmp	r3, #20
  406e3c:	d971      	bls.n	406f22 <_malloc_r+0x412>
  406e3e:	2b54      	cmp	r3, #84	; 0x54
  406e40:	f200 80a3 	bhi.w	406f8a <_malloc_r+0x47a>
  406e44:	0b33      	lsrs	r3, r6, #12
  406e46:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406e4a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  406e4e:	00c3      	lsls	r3, r0, #3
  406e50:	e680      	b.n	406b54 <_malloc_r+0x44>
  406e52:	bf00      	nop
  406e54:	204005a8 	.word	0x204005a8
  406e58:	20400a64 	.word	0x20400a64
  406e5c:	20400a34 	.word	0x20400a34
  406e60:	20400a5c 	.word	0x20400a5c
  406e64:	20400a60 	.word	0x20400a60
  406e68:	204005b0 	.word	0x204005b0
  406e6c:	204009b0 	.word	0x204009b0
  406e70:	0a5a      	lsrs	r2, r3, #9
  406e72:	2a04      	cmp	r2, #4
  406e74:	d95b      	bls.n	406f2e <_malloc_r+0x41e>
  406e76:	2a14      	cmp	r2, #20
  406e78:	f200 80ae 	bhi.w	406fd8 <_malloc_r+0x4c8>
  406e7c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406e80:	00c9      	lsls	r1, r1, #3
  406e82:	325b      	adds	r2, #91	; 0x5b
  406e84:	eb07 0c01 	add.w	ip, r7, r1
  406e88:	5879      	ldr	r1, [r7, r1]
  406e8a:	f1ac 0c08 	sub.w	ip, ip, #8
  406e8e:	458c      	cmp	ip, r1
  406e90:	f000 8088 	beq.w	406fa4 <_malloc_r+0x494>
  406e94:	684a      	ldr	r2, [r1, #4]
  406e96:	f022 0203 	bic.w	r2, r2, #3
  406e9a:	4293      	cmp	r3, r2
  406e9c:	d273      	bcs.n	406f86 <_malloc_r+0x476>
  406e9e:	6889      	ldr	r1, [r1, #8]
  406ea0:	458c      	cmp	ip, r1
  406ea2:	d1f7      	bne.n	406e94 <_malloc_r+0x384>
  406ea4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406ea8:	687b      	ldr	r3, [r7, #4]
  406eaa:	60e2      	str	r2, [r4, #12]
  406eac:	f8c4 c008 	str.w	ip, [r4, #8]
  406eb0:	6094      	str	r4, [r2, #8]
  406eb2:	f8cc 400c 	str.w	r4, [ip, #12]
  406eb6:	e68f      	b.n	406bd8 <_malloc_r+0xc8>
  406eb8:	19a1      	adds	r1, r4, r6
  406eba:	f046 0c01 	orr.w	ip, r6, #1
  406ebe:	f042 0601 	orr.w	r6, r2, #1
  406ec2:	f8c4 c004 	str.w	ip, [r4, #4]
  406ec6:	4628      	mov	r0, r5
  406ec8:	6179      	str	r1, [r7, #20]
  406eca:	6139      	str	r1, [r7, #16]
  406ecc:	f8c1 e00c 	str.w	lr, [r1, #12]
  406ed0:	f8c1 e008 	str.w	lr, [r1, #8]
  406ed4:	604e      	str	r6, [r1, #4]
  406ed6:	50e2      	str	r2, [r4, r3]
  406ed8:	f000 fa36 	bl	407348 <__malloc_unlock>
  406edc:	3408      	adds	r4, #8
  406ede:	e6dd      	b.n	406c9c <_malloc_r+0x18c>
  406ee0:	687b      	ldr	r3, [r7, #4]
  406ee2:	e679      	b.n	406bd8 <_malloc_r+0xc8>
  406ee4:	f108 0801 	add.w	r8, r8, #1
  406ee8:	f018 0f03 	tst.w	r8, #3
  406eec:	f10c 0c08 	add.w	ip, ip, #8
  406ef0:	f47f ae85 	bne.w	406bfe <_malloc_r+0xee>
  406ef4:	e02d      	b.n	406f52 <_malloc_r+0x442>
  406ef6:	68dc      	ldr	r4, [r3, #12]
  406ef8:	42a3      	cmp	r3, r4
  406efa:	bf08      	it	eq
  406efc:	3002      	addeq	r0, #2
  406efe:	f43f ae3e 	beq.w	406b7e <_malloc_r+0x6e>
  406f02:	e6bb      	b.n	406c7c <_malloc_r+0x16c>
  406f04:	4419      	add	r1, r3
  406f06:	461c      	mov	r4, r3
  406f08:	684a      	ldr	r2, [r1, #4]
  406f0a:	68db      	ldr	r3, [r3, #12]
  406f0c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  406f10:	f042 0201 	orr.w	r2, r2, #1
  406f14:	604a      	str	r2, [r1, #4]
  406f16:	4628      	mov	r0, r5
  406f18:	60f3      	str	r3, [r6, #12]
  406f1a:	609e      	str	r6, [r3, #8]
  406f1c:	f000 fa14 	bl	407348 <__malloc_unlock>
  406f20:	e6bc      	b.n	406c9c <_malloc_r+0x18c>
  406f22:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406f26:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406f2a:	00c3      	lsls	r3, r0, #3
  406f2c:	e612      	b.n	406b54 <_malloc_r+0x44>
  406f2e:	099a      	lsrs	r2, r3, #6
  406f30:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406f34:	00c9      	lsls	r1, r1, #3
  406f36:	3238      	adds	r2, #56	; 0x38
  406f38:	e7a4      	b.n	406e84 <_malloc_r+0x374>
  406f3a:	42bc      	cmp	r4, r7
  406f3c:	d054      	beq.n	406fe8 <_malloc_r+0x4d8>
  406f3e:	68bc      	ldr	r4, [r7, #8]
  406f40:	6862      	ldr	r2, [r4, #4]
  406f42:	f022 0203 	bic.w	r2, r2, #3
  406f46:	e75d      	b.n	406e04 <_malloc_r+0x2f4>
  406f48:	f859 3908 	ldr.w	r3, [r9], #-8
  406f4c:	4599      	cmp	r9, r3
  406f4e:	f040 8086 	bne.w	40705e <_malloc_r+0x54e>
  406f52:	f010 0f03 	tst.w	r0, #3
  406f56:	f100 30ff 	add.w	r0, r0, #4294967295
  406f5a:	d1f5      	bne.n	406f48 <_malloc_r+0x438>
  406f5c:	687b      	ldr	r3, [r7, #4]
  406f5e:	ea23 0304 	bic.w	r3, r3, r4
  406f62:	607b      	str	r3, [r7, #4]
  406f64:	0064      	lsls	r4, r4, #1
  406f66:	429c      	cmp	r4, r3
  406f68:	f63f aec7 	bhi.w	406cfa <_malloc_r+0x1ea>
  406f6c:	2c00      	cmp	r4, #0
  406f6e:	f43f aec4 	beq.w	406cfa <_malloc_r+0x1ea>
  406f72:	421c      	tst	r4, r3
  406f74:	4640      	mov	r0, r8
  406f76:	f47f ae3e 	bne.w	406bf6 <_malloc_r+0xe6>
  406f7a:	0064      	lsls	r4, r4, #1
  406f7c:	421c      	tst	r4, r3
  406f7e:	f100 0004 	add.w	r0, r0, #4
  406f82:	d0fa      	beq.n	406f7a <_malloc_r+0x46a>
  406f84:	e637      	b.n	406bf6 <_malloc_r+0xe6>
  406f86:	468c      	mov	ip, r1
  406f88:	e78c      	b.n	406ea4 <_malloc_r+0x394>
  406f8a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406f8e:	d815      	bhi.n	406fbc <_malloc_r+0x4ac>
  406f90:	0bf3      	lsrs	r3, r6, #15
  406f92:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406f96:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406f9a:	00c3      	lsls	r3, r0, #3
  406f9c:	e5da      	b.n	406b54 <_malloc_r+0x44>
  406f9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406fa2:	e6ed      	b.n	406d80 <_malloc_r+0x270>
  406fa4:	687b      	ldr	r3, [r7, #4]
  406fa6:	1092      	asrs	r2, r2, #2
  406fa8:	2101      	movs	r1, #1
  406faa:	fa01 f202 	lsl.w	r2, r1, r2
  406fae:	4313      	orrs	r3, r2
  406fb0:	607b      	str	r3, [r7, #4]
  406fb2:	4662      	mov	r2, ip
  406fb4:	e779      	b.n	406eaa <_malloc_r+0x39a>
  406fb6:	2301      	movs	r3, #1
  406fb8:	6053      	str	r3, [r2, #4]
  406fba:	e729      	b.n	406e10 <_malloc_r+0x300>
  406fbc:	f240 5254 	movw	r2, #1364	; 0x554
  406fc0:	4293      	cmp	r3, r2
  406fc2:	d822      	bhi.n	40700a <_malloc_r+0x4fa>
  406fc4:	0cb3      	lsrs	r3, r6, #18
  406fc6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406fca:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406fce:	00c3      	lsls	r3, r0, #3
  406fd0:	e5c0      	b.n	406b54 <_malloc_r+0x44>
  406fd2:	f103 0b10 	add.w	fp, r3, #16
  406fd6:	e6ae      	b.n	406d36 <_malloc_r+0x226>
  406fd8:	2a54      	cmp	r2, #84	; 0x54
  406fda:	d829      	bhi.n	407030 <_malloc_r+0x520>
  406fdc:	0b1a      	lsrs	r2, r3, #12
  406fde:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406fe2:	00c9      	lsls	r1, r1, #3
  406fe4:	326e      	adds	r2, #110	; 0x6e
  406fe6:	e74d      	b.n	406e84 <_malloc_r+0x374>
  406fe8:	4b20      	ldr	r3, [pc, #128]	; (40706c <_malloc_r+0x55c>)
  406fea:	6819      	ldr	r1, [r3, #0]
  406fec:	4459      	add	r1, fp
  406fee:	6019      	str	r1, [r3, #0]
  406ff0:	e6b2      	b.n	406d58 <_malloc_r+0x248>
  406ff2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406ff6:	2800      	cmp	r0, #0
  406ff8:	f47f aeae 	bne.w	406d58 <_malloc_r+0x248>
  406ffc:	eb08 030b 	add.w	r3, r8, fp
  407000:	68ba      	ldr	r2, [r7, #8]
  407002:	f043 0301 	orr.w	r3, r3, #1
  407006:	6053      	str	r3, [r2, #4]
  407008:	e6ee      	b.n	406de8 <_malloc_r+0x2d8>
  40700a:	207f      	movs	r0, #127	; 0x7f
  40700c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407010:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  407014:	e59e      	b.n	406b54 <_malloc_r+0x44>
  407016:	f104 0108 	add.w	r1, r4, #8
  40701a:	4628      	mov	r0, r5
  40701c:	9300      	str	r3, [sp, #0]
  40701e:	f7ff fa53 	bl	4064c8 <_free_r>
  407022:	9b00      	ldr	r3, [sp, #0]
  407024:	6819      	ldr	r1, [r3, #0]
  407026:	e6df      	b.n	406de8 <_malloc_r+0x2d8>
  407028:	2001      	movs	r0, #1
  40702a:	f04f 0900 	mov.w	r9, #0
  40702e:	e6bc      	b.n	406daa <_malloc_r+0x29a>
  407030:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407034:	d805      	bhi.n	407042 <_malloc_r+0x532>
  407036:	0bda      	lsrs	r2, r3, #15
  407038:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40703c:	00c9      	lsls	r1, r1, #3
  40703e:	3277      	adds	r2, #119	; 0x77
  407040:	e720      	b.n	406e84 <_malloc_r+0x374>
  407042:	f240 5154 	movw	r1, #1364	; 0x554
  407046:	428a      	cmp	r2, r1
  407048:	d805      	bhi.n	407056 <_malloc_r+0x546>
  40704a:	0c9a      	lsrs	r2, r3, #18
  40704c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407050:	00c9      	lsls	r1, r1, #3
  407052:	327c      	adds	r2, #124	; 0x7c
  407054:	e716      	b.n	406e84 <_malloc_r+0x374>
  407056:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40705a:	227e      	movs	r2, #126	; 0x7e
  40705c:	e712      	b.n	406e84 <_malloc_r+0x374>
  40705e:	687b      	ldr	r3, [r7, #4]
  407060:	e780      	b.n	406f64 <_malloc_r+0x454>
  407062:	08f0      	lsrs	r0, r6, #3
  407064:	f106 0308 	add.w	r3, r6, #8
  407068:	e600      	b.n	406c6c <_malloc_r+0x15c>
  40706a:	bf00      	nop
  40706c:	20400a34 	.word	0x20400a34

00407070 <__ascii_mbtowc>:
  407070:	b082      	sub	sp, #8
  407072:	b149      	cbz	r1, 407088 <__ascii_mbtowc+0x18>
  407074:	b15a      	cbz	r2, 40708e <__ascii_mbtowc+0x1e>
  407076:	b16b      	cbz	r3, 407094 <__ascii_mbtowc+0x24>
  407078:	7813      	ldrb	r3, [r2, #0]
  40707a:	600b      	str	r3, [r1, #0]
  40707c:	7812      	ldrb	r2, [r2, #0]
  40707e:	1c10      	adds	r0, r2, #0
  407080:	bf18      	it	ne
  407082:	2001      	movne	r0, #1
  407084:	b002      	add	sp, #8
  407086:	4770      	bx	lr
  407088:	a901      	add	r1, sp, #4
  40708a:	2a00      	cmp	r2, #0
  40708c:	d1f3      	bne.n	407076 <__ascii_mbtowc+0x6>
  40708e:	4610      	mov	r0, r2
  407090:	b002      	add	sp, #8
  407092:	4770      	bx	lr
  407094:	f06f 0001 	mvn.w	r0, #1
  407098:	e7f4      	b.n	407084 <__ascii_mbtowc+0x14>
  40709a:	bf00      	nop
  40709c:	0000      	movs	r0, r0
	...

004070a0 <memchr>:
  4070a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4070a4:	2a10      	cmp	r2, #16
  4070a6:	db2b      	blt.n	407100 <memchr+0x60>
  4070a8:	f010 0f07 	tst.w	r0, #7
  4070ac:	d008      	beq.n	4070c0 <memchr+0x20>
  4070ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4070b2:	3a01      	subs	r2, #1
  4070b4:	428b      	cmp	r3, r1
  4070b6:	d02d      	beq.n	407114 <memchr+0x74>
  4070b8:	f010 0f07 	tst.w	r0, #7
  4070bc:	b342      	cbz	r2, 407110 <memchr+0x70>
  4070be:	d1f6      	bne.n	4070ae <memchr+0xe>
  4070c0:	b4f0      	push	{r4, r5, r6, r7}
  4070c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4070c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4070ca:	f022 0407 	bic.w	r4, r2, #7
  4070ce:	f07f 0700 	mvns.w	r7, #0
  4070d2:	2300      	movs	r3, #0
  4070d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4070d8:	3c08      	subs	r4, #8
  4070da:	ea85 0501 	eor.w	r5, r5, r1
  4070de:	ea86 0601 	eor.w	r6, r6, r1
  4070e2:	fa85 f547 	uadd8	r5, r5, r7
  4070e6:	faa3 f587 	sel	r5, r3, r7
  4070ea:	fa86 f647 	uadd8	r6, r6, r7
  4070ee:	faa5 f687 	sel	r6, r5, r7
  4070f2:	b98e      	cbnz	r6, 407118 <memchr+0x78>
  4070f4:	d1ee      	bne.n	4070d4 <memchr+0x34>
  4070f6:	bcf0      	pop	{r4, r5, r6, r7}
  4070f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4070fc:	f002 0207 	and.w	r2, r2, #7
  407100:	b132      	cbz	r2, 407110 <memchr+0x70>
  407102:	f810 3b01 	ldrb.w	r3, [r0], #1
  407106:	3a01      	subs	r2, #1
  407108:	ea83 0301 	eor.w	r3, r3, r1
  40710c:	b113      	cbz	r3, 407114 <memchr+0x74>
  40710e:	d1f8      	bne.n	407102 <memchr+0x62>
  407110:	2000      	movs	r0, #0
  407112:	4770      	bx	lr
  407114:	3801      	subs	r0, #1
  407116:	4770      	bx	lr
  407118:	2d00      	cmp	r5, #0
  40711a:	bf06      	itte	eq
  40711c:	4635      	moveq	r5, r6
  40711e:	3803      	subeq	r0, #3
  407120:	3807      	subne	r0, #7
  407122:	f015 0f01 	tst.w	r5, #1
  407126:	d107      	bne.n	407138 <memchr+0x98>
  407128:	3001      	adds	r0, #1
  40712a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40712e:	bf02      	ittt	eq
  407130:	3001      	addeq	r0, #1
  407132:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407136:	3001      	addeq	r0, #1
  407138:	bcf0      	pop	{r4, r5, r6, r7}
  40713a:	3801      	subs	r0, #1
  40713c:	4770      	bx	lr
  40713e:	bf00      	nop

00407140 <memcpy>:
  407140:	4684      	mov	ip, r0
  407142:	ea41 0300 	orr.w	r3, r1, r0
  407146:	f013 0303 	ands.w	r3, r3, #3
  40714a:	d16d      	bne.n	407228 <memcpy+0xe8>
  40714c:	3a40      	subs	r2, #64	; 0x40
  40714e:	d341      	bcc.n	4071d4 <memcpy+0x94>
  407150:	f851 3b04 	ldr.w	r3, [r1], #4
  407154:	f840 3b04 	str.w	r3, [r0], #4
  407158:	f851 3b04 	ldr.w	r3, [r1], #4
  40715c:	f840 3b04 	str.w	r3, [r0], #4
  407160:	f851 3b04 	ldr.w	r3, [r1], #4
  407164:	f840 3b04 	str.w	r3, [r0], #4
  407168:	f851 3b04 	ldr.w	r3, [r1], #4
  40716c:	f840 3b04 	str.w	r3, [r0], #4
  407170:	f851 3b04 	ldr.w	r3, [r1], #4
  407174:	f840 3b04 	str.w	r3, [r0], #4
  407178:	f851 3b04 	ldr.w	r3, [r1], #4
  40717c:	f840 3b04 	str.w	r3, [r0], #4
  407180:	f851 3b04 	ldr.w	r3, [r1], #4
  407184:	f840 3b04 	str.w	r3, [r0], #4
  407188:	f851 3b04 	ldr.w	r3, [r1], #4
  40718c:	f840 3b04 	str.w	r3, [r0], #4
  407190:	f851 3b04 	ldr.w	r3, [r1], #4
  407194:	f840 3b04 	str.w	r3, [r0], #4
  407198:	f851 3b04 	ldr.w	r3, [r1], #4
  40719c:	f840 3b04 	str.w	r3, [r0], #4
  4071a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4071a4:	f840 3b04 	str.w	r3, [r0], #4
  4071a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4071ac:	f840 3b04 	str.w	r3, [r0], #4
  4071b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4071b4:	f840 3b04 	str.w	r3, [r0], #4
  4071b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4071bc:	f840 3b04 	str.w	r3, [r0], #4
  4071c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4071c4:	f840 3b04 	str.w	r3, [r0], #4
  4071c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4071cc:	f840 3b04 	str.w	r3, [r0], #4
  4071d0:	3a40      	subs	r2, #64	; 0x40
  4071d2:	d2bd      	bcs.n	407150 <memcpy+0x10>
  4071d4:	3230      	adds	r2, #48	; 0x30
  4071d6:	d311      	bcc.n	4071fc <memcpy+0xbc>
  4071d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4071dc:	f840 3b04 	str.w	r3, [r0], #4
  4071e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4071e4:	f840 3b04 	str.w	r3, [r0], #4
  4071e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4071ec:	f840 3b04 	str.w	r3, [r0], #4
  4071f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4071f4:	f840 3b04 	str.w	r3, [r0], #4
  4071f8:	3a10      	subs	r2, #16
  4071fa:	d2ed      	bcs.n	4071d8 <memcpy+0x98>
  4071fc:	320c      	adds	r2, #12
  4071fe:	d305      	bcc.n	40720c <memcpy+0xcc>
  407200:	f851 3b04 	ldr.w	r3, [r1], #4
  407204:	f840 3b04 	str.w	r3, [r0], #4
  407208:	3a04      	subs	r2, #4
  40720a:	d2f9      	bcs.n	407200 <memcpy+0xc0>
  40720c:	3204      	adds	r2, #4
  40720e:	d008      	beq.n	407222 <memcpy+0xe2>
  407210:	07d2      	lsls	r2, r2, #31
  407212:	bf1c      	itt	ne
  407214:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407218:	f800 3b01 	strbne.w	r3, [r0], #1
  40721c:	d301      	bcc.n	407222 <memcpy+0xe2>
  40721e:	880b      	ldrh	r3, [r1, #0]
  407220:	8003      	strh	r3, [r0, #0]
  407222:	4660      	mov	r0, ip
  407224:	4770      	bx	lr
  407226:	bf00      	nop
  407228:	2a08      	cmp	r2, #8
  40722a:	d313      	bcc.n	407254 <memcpy+0x114>
  40722c:	078b      	lsls	r3, r1, #30
  40722e:	d08d      	beq.n	40714c <memcpy+0xc>
  407230:	f010 0303 	ands.w	r3, r0, #3
  407234:	d08a      	beq.n	40714c <memcpy+0xc>
  407236:	f1c3 0304 	rsb	r3, r3, #4
  40723a:	1ad2      	subs	r2, r2, r3
  40723c:	07db      	lsls	r3, r3, #31
  40723e:	bf1c      	itt	ne
  407240:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407244:	f800 3b01 	strbne.w	r3, [r0], #1
  407248:	d380      	bcc.n	40714c <memcpy+0xc>
  40724a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40724e:	f820 3b02 	strh.w	r3, [r0], #2
  407252:	e77b      	b.n	40714c <memcpy+0xc>
  407254:	3a04      	subs	r2, #4
  407256:	d3d9      	bcc.n	40720c <memcpy+0xcc>
  407258:	3a01      	subs	r2, #1
  40725a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40725e:	f800 3b01 	strb.w	r3, [r0], #1
  407262:	d2f9      	bcs.n	407258 <memcpy+0x118>
  407264:	780b      	ldrb	r3, [r1, #0]
  407266:	7003      	strb	r3, [r0, #0]
  407268:	784b      	ldrb	r3, [r1, #1]
  40726a:	7043      	strb	r3, [r0, #1]
  40726c:	788b      	ldrb	r3, [r1, #2]
  40726e:	7083      	strb	r3, [r0, #2]
  407270:	4660      	mov	r0, ip
  407272:	4770      	bx	lr

00407274 <memmove>:
  407274:	4288      	cmp	r0, r1
  407276:	b5f0      	push	{r4, r5, r6, r7, lr}
  407278:	d90d      	bls.n	407296 <memmove+0x22>
  40727a:	188b      	adds	r3, r1, r2
  40727c:	4298      	cmp	r0, r3
  40727e:	d20a      	bcs.n	407296 <memmove+0x22>
  407280:	1884      	adds	r4, r0, r2
  407282:	2a00      	cmp	r2, #0
  407284:	d051      	beq.n	40732a <memmove+0xb6>
  407286:	4622      	mov	r2, r4
  407288:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40728c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407290:	4299      	cmp	r1, r3
  407292:	d1f9      	bne.n	407288 <memmove+0x14>
  407294:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407296:	2a0f      	cmp	r2, #15
  407298:	d948      	bls.n	40732c <memmove+0xb8>
  40729a:	ea41 0300 	orr.w	r3, r1, r0
  40729e:	079b      	lsls	r3, r3, #30
  4072a0:	d146      	bne.n	407330 <memmove+0xbc>
  4072a2:	f100 0410 	add.w	r4, r0, #16
  4072a6:	f101 0310 	add.w	r3, r1, #16
  4072aa:	4615      	mov	r5, r2
  4072ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4072b0:	f844 6c10 	str.w	r6, [r4, #-16]
  4072b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4072b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4072bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4072c0:	f844 6c08 	str.w	r6, [r4, #-8]
  4072c4:	3d10      	subs	r5, #16
  4072c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4072ca:	f844 6c04 	str.w	r6, [r4, #-4]
  4072ce:	2d0f      	cmp	r5, #15
  4072d0:	f103 0310 	add.w	r3, r3, #16
  4072d4:	f104 0410 	add.w	r4, r4, #16
  4072d8:	d8e8      	bhi.n	4072ac <memmove+0x38>
  4072da:	f1a2 0310 	sub.w	r3, r2, #16
  4072de:	f023 030f 	bic.w	r3, r3, #15
  4072e2:	f002 0e0f 	and.w	lr, r2, #15
  4072e6:	3310      	adds	r3, #16
  4072e8:	f1be 0f03 	cmp.w	lr, #3
  4072ec:	4419      	add	r1, r3
  4072ee:	4403      	add	r3, r0
  4072f0:	d921      	bls.n	407336 <memmove+0xc2>
  4072f2:	1f1e      	subs	r6, r3, #4
  4072f4:	460d      	mov	r5, r1
  4072f6:	4674      	mov	r4, lr
  4072f8:	3c04      	subs	r4, #4
  4072fa:	f855 7b04 	ldr.w	r7, [r5], #4
  4072fe:	f846 7f04 	str.w	r7, [r6, #4]!
  407302:	2c03      	cmp	r4, #3
  407304:	d8f8      	bhi.n	4072f8 <memmove+0x84>
  407306:	f1ae 0404 	sub.w	r4, lr, #4
  40730a:	f024 0403 	bic.w	r4, r4, #3
  40730e:	3404      	adds	r4, #4
  407310:	4421      	add	r1, r4
  407312:	4423      	add	r3, r4
  407314:	f002 0203 	and.w	r2, r2, #3
  407318:	b162      	cbz	r2, 407334 <memmove+0xc0>
  40731a:	3b01      	subs	r3, #1
  40731c:	440a      	add	r2, r1
  40731e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407322:	f803 4f01 	strb.w	r4, [r3, #1]!
  407326:	428a      	cmp	r2, r1
  407328:	d1f9      	bne.n	40731e <memmove+0xaa>
  40732a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40732c:	4603      	mov	r3, r0
  40732e:	e7f3      	b.n	407318 <memmove+0xa4>
  407330:	4603      	mov	r3, r0
  407332:	e7f2      	b.n	40731a <memmove+0xa6>
  407334:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407336:	4672      	mov	r2, lr
  407338:	e7ee      	b.n	407318 <memmove+0xa4>
  40733a:	bf00      	nop

0040733c <__malloc_lock>:
  40733c:	4801      	ldr	r0, [pc, #4]	; (407344 <__malloc_lock+0x8>)
  40733e:	f7ff bb6b 	b.w	406a18 <__retarget_lock_acquire_recursive>
  407342:	bf00      	nop
  407344:	20400a7c 	.word	0x20400a7c

00407348 <__malloc_unlock>:
  407348:	4801      	ldr	r0, [pc, #4]	; (407350 <__malloc_unlock+0x8>)
  40734a:	f7ff bb67 	b.w	406a1c <__retarget_lock_release_recursive>
  40734e:	bf00      	nop
  407350:	20400a7c 	.word	0x20400a7c

00407354 <_Balloc>:
  407354:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407356:	b570      	push	{r4, r5, r6, lr}
  407358:	4605      	mov	r5, r0
  40735a:	460c      	mov	r4, r1
  40735c:	b14b      	cbz	r3, 407372 <_Balloc+0x1e>
  40735e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407362:	b180      	cbz	r0, 407386 <_Balloc+0x32>
  407364:	6802      	ldr	r2, [r0, #0]
  407366:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40736a:	2300      	movs	r3, #0
  40736c:	6103      	str	r3, [r0, #16]
  40736e:	60c3      	str	r3, [r0, #12]
  407370:	bd70      	pop	{r4, r5, r6, pc}
  407372:	2221      	movs	r2, #33	; 0x21
  407374:	2104      	movs	r1, #4
  407376:	f000 fe41 	bl	407ffc <_calloc_r>
  40737a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40737c:	4603      	mov	r3, r0
  40737e:	2800      	cmp	r0, #0
  407380:	d1ed      	bne.n	40735e <_Balloc+0xa>
  407382:	2000      	movs	r0, #0
  407384:	bd70      	pop	{r4, r5, r6, pc}
  407386:	2101      	movs	r1, #1
  407388:	fa01 f604 	lsl.w	r6, r1, r4
  40738c:	1d72      	adds	r2, r6, #5
  40738e:	4628      	mov	r0, r5
  407390:	0092      	lsls	r2, r2, #2
  407392:	f000 fe33 	bl	407ffc <_calloc_r>
  407396:	2800      	cmp	r0, #0
  407398:	d0f3      	beq.n	407382 <_Balloc+0x2e>
  40739a:	6044      	str	r4, [r0, #4]
  40739c:	6086      	str	r6, [r0, #8]
  40739e:	e7e4      	b.n	40736a <_Balloc+0x16>

004073a0 <_Bfree>:
  4073a0:	b131      	cbz	r1, 4073b0 <_Bfree+0x10>
  4073a2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4073a4:	684a      	ldr	r2, [r1, #4]
  4073a6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4073aa:	6008      	str	r0, [r1, #0]
  4073ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4073b0:	4770      	bx	lr
  4073b2:	bf00      	nop

004073b4 <__multadd>:
  4073b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4073b6:	690c      	ldr	r4, [r1, #16]
  4073b8:	b083      	sub	sp, #12
  4073ba:	460d      	mov	r5, r1
  4073bc:	4606      	mov	r6, r0
  4073be:	f101 0e14 	add.w	lr, r1, #20
  4073c2:	2700      	movs	r7, #0
  4073c4:	f8de 0000 	ldr.w	r0, [lr]
  4073c8:	b281      	uxth	r1, r0
  4073ca:	fb02 3301 	mla	r3, r2, r1, r3
  4073ce:	0c01      	lsrs	r1, r0, #16
  4073d0:	0c18      	lsrs	r0, r3, #16
  4073d2:	fb02 0101 	mla	r1, r2, r1, r0
  4073d6:	b29b      	uxth	r3, r3
  4073d8:	3701      	adds	r7, #1
  4073da:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4073de:	42bc      	cmp	r4, r7
  4073e0:	f84e 3b04 	str.w	r3, [lr], #4
  4073e4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4073e8:	dcec      	bgt.n	4073c4 <__multadd+0x10>
  4073ea:	b13b      	cbz	r3, 4073fc <__multadd+0x48>
  4073ec:	68aa      	ldr	r2, [r5, #8]
  4073ee:	4294      	cmp	r4, r2
  4073f0:	da07      	bge.n	407402 <__multadd+0x4e>
  4073f2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4073f6:	3401      	adds	r4, #1
  4073f8:	6153      	str	r3, [r2, #20]
  4073fa:	612c      	str	r4, [r5, #16]
  4073fc:	4628      	mov	r0, r5
  4073fe:	b003      	add	sp, #12
  407400:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407402:	6869      	ldr	r1, [r5, #4]
  407404:	9301      	str	r3, [sp, #4]
  407406:	3101      	adds	r1, #1
  407408:	4630      	mov	r0, r6
  40740a:	f7ff ffa3 	bl	407354 <_Balloc>
  40740e:	692a      	ldr	r2, [r5, #16]
  407410:	3202      	adds	r2, #2
  407412:	f105 010c 	add.w	r1, r5, #12
  407416:	4607      	mov	r7, r0
  407418:	0092      	lsls	r2, r2, #2
  40741a:	300c      	adds	r0, #12
  40741c:	f7ff fe90 	bl	407140 <memcpy>
  407420:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407422:	6869      	ldr	r1, [r5, #4]
  407424:	9b01      	ldr	r3, [sp, #4]
  407426:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40742a:	6028      	str	r0, [r5, #0]
  40742c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407430:	463d      	mov	r5, r7
  407432:	e7de      	b.n	4073f2 <__multadd+0x3e>

00407434 <__hi0bits>:
  407434:	0c02      	lsrs	r2, r0, #16
  407436:	0412      	lsls	r2, r2, #16
  407438:	4603      	mov	r3, r0
  40743a:	b9b2      	cbnz	r2, 40746a <__hi0bits+0x36>
  40743c:	0403      	lsls	r3, r0, #16
  40743e:	2010      	movs	r0, #16
  407440:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407444:	bf04      	itt	eq
  407446:	021b      	lsleq	r3, r3, #8
  407448:	3008      	addeq	r0, #8
  40744a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40744e:	bf04      	itt	eq
  407450:	011b      	lsleq	r3, r3, #4
  407452:	3004      	addeq	r0, #4
  407454:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407458:	bf04      	itt	eq
  40745a:	009b      	lsleq	r3, r3, #2
  40745c:	3002      	addeq	r0, #2
  40745e:	2b00      	cmp	r3, #0
  407460:	db02      	blt.n	407468 <__hi0bits+0x34>
  407462:	005b      	lsls	r3, r3, #1
  407464:	d403      	bmi.n	40746e <__hi0bits+0x3a>
  407466:	2020      	movs	r0, #32
  407468:	4770      	bx	lr
  40746a:	2000      	movs	r0, #0
  40746c:	e7e8      	b.n	407440 <__hi0bits+0xc>
  40746e:	3001      	adds	r0, #1
  407470:	4770      	bx	lr
  407472:	bf00      	nop

00407474 <__lo0bits>:
  407474:	6803      	ldr	r3, [r0, #0]
  407476:	f013 0207 	ands.w	r2, r3, #7
  40747a:	4601      	mov	r1, r0
  40747c:	d007      	beq.n	40748e <__lo0bits+0x1a>
  40747e:	07da      	lsls	r2, r3, #31
  407480:	d421      	bmi.n	4074c6 <__lo0bits+0x52>
  407482:	0798      	lsls	r0, r3, #30
  407484:	d421      	bmi.n	4074ca <__lo0bits+0x56>
  407486:	089b      	lsrs	r3, r3, #2
  407488:	600b      	str	r3, [r1, #0]
  40748a:	2002      	movs	r0, #2
  40748c:	4770      	bx	lr
  40748e:	b298      	uxth	r0, r3
  407490:	b198      	cbz	r0, 4074ba <__lo0bits+0x46>
  407492:	4610      	mov	r0, r2
  407494:	f013 0fff 	tst.w	r3, #255	; 0xff
  407498:	bf04      	itt	eq
  40749a:	0a1b      	lsreq	r3, r3, #8
  40749c:	3008      	addeq	r0, #8
  40749e:	071a      	lsls	r2, r3, #28
  4074a0:	bf04      	itt	eq
  4074a2:	091b      	lsreq	r3, r3, #4
  4074a4:	3004      	addeq	r0, #4
  4074a6:	079a      	lsls	r2, r3, #30
  4074a8:	bf04      	itt	eq
  4074aa:	089b      	lsreq	r3, r3, #2
  4074ac:	3002      	addeq	r0, #2
  4074ae:	07da      	lsls	r2, r3, #31
  4074b0:	d407      	bmi.n	4074c2 <__lo0bits+0x4e>
  4074b2:	085b      	lsrs	r3, r3, #1
  4074b4:	d104      	bne.n	4074c0 <__lo0bits+0x4c>
  4074b6:	2020      	movs	r0, #32
  4074b8:	4770      	bx	lr
  4074ba:	0c1b      	lsrs	r3, r3, #16
  4074bc:	2010      	movs	r0, #16
  4074be:	e7e9      	b.n	407494 <__lo0bits+0x20>
  4074c0:	3001      	adds	r0, #1
  4074c2:	600b      	str	r3, [r1, #0]
  4074c4:	4770      	bx	lr
  4074c6:	2000      	movs	r0, #0
  4074c8:	4770      	bx	lr
  4074ca:	085b      	lsrs	r3, r3, #1
  4074cc:	600b      	str	r3, [r1, #0]
  4074ce:	2001      	movs	r0, #1
  4074d0:	4770      	bx	lr
  4074d2:	bf00      	nop

004074d4 <__i2b>:
  4074d4:	b510      	push	{r4, lr}
  4074d6:	460c      	mov	r4, r1
  4074d8:	2101      	movs	r1, #1
  4074da:	f7ff ff3b 	bl	407354 <_Balloc>
  4074de:	2201      	movs	r2, #1
  4074e0:	6144      	str	r4, [r0, #20]
  4074e2:	6102      	str	r2, [r0, #16]
  4074e4:	bd10      	pop	{r4, pc}
  4074e6:	bf00      	nop

004074e8 <__multiply>:
  4074e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4074ec:	690c      	ldr	r4, [r1, #16]
  4074ee:	6915      	ldr	r5, [r2, #16]
  4074f0:	42ac      	cmp	r4, r5
  4074f2:	b083      	sub	sp, #12
  4074f4:	468b      	mov	fp, r1
  4074f6:	4616      	mov	r6, r2
  4074f8:	da04      	bge.n	407504 <__multiply+0x1c>
  4074fa:	4622      	mov	r2, r4
  4074fc:	46b3      	mov	fp, r6
  4074fe:	462c      	mov	r4, r5
  407500:	460e      	mov	r6, r1
  407502:	4615      	mov	r5, r2
  407504:	f8db 3008 	ldr.w	r3, [fp, #8]
  407508:	f8db 1004 	ldr.w	r1, [fp, #4]
  40750c:	eb04 0805 	add.w	r8, r4, r5
  407510:	4598      	cmp	r8, r3
  407512:	bfc8      	it	gt
  407514:	3101      	addgt	r1, #1
  407516:	f7ff ff1d 	bl	407354 <_Balloc>
  40751a:	f100 0914 	add.w	r9, r0, #20
  40751e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  407522:	45d1      	cmp	r9, sl
  407524:	9000      	str	r0, [sp, #0]
  407526:	d205      	bcs.n	407534 <__multiply+0x4c>
  407528:	464b      	mov	r3, r9
  40752a:	2100      	movs	r1, #0
  40752c:	f843 1b04 	str.w	r1, [r3], #4
  407530:	459a      	cmp	sl, r3
  407532:	d8fb      	bhi.n	40752c <__multiply+0x44>
  407534:	f106 0c14 	add.w	ip, r6, #20
  407538:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40753c:	f10b 0b14 	add.w	fp, fp, #20
  407540:	459c      	cmp	ip, r3
  407542:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407546:	d24c      	bcs.n	4075e2 <__multiply+0xfa>
  407548:	f8cd a004 	str.w	sl, [sp, #4]
  40754c:	469a      	mov	sl, r3
  40754e:	f8dc 5000 	ldr.w	r5, [ip]
  407552:	b2af      	uxth	r7, r5
  407554:	b1ef      	cbz	r7, 407592 <__multiply+0xaa>
  407556:	2100      	movs	r1, #0
  407558:	464d      	mov	r5, r9
  40755a:	465e      	mov	r6, fp
  40755c:	460c      	mov	r4, r1
  40755e:	f856 2b04 	ldr.w	r2, [r6], #4
  407562:	6828      	ldr	r0, [r5, #0]
  407564:	b293      	uxth	r3, r2
  407566:	b281      	uxth	r1, r0
  407568:	fb07 1303 	mla	r3, r7, r3, r1
  40756c:	0c12      	lsrs	r2, r2, #16
  40756e:	0c01      	lsrs	r1, r0, #16
  407570:	4423      	add	r3, r4
  407572:	fb07 1102 	mla	r1, r7, r2, r1
  407576:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40757a:	b29b      	uxth	r3, r3
  40757c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407580:	45b6      	cmp	lr, r6
  407582:	f845 3b04 	str.w	r3, [r5], #4
  407586:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40758a:	d8e8      	bhi.n	40755e <__multiply+0x76>
  40758c:	602c      	str	r4, [r5, #0]
  40758e:	f8dc 5000 	ldr.w	r5, [ip]
  407592:	0c2d      	lsrs	r5, r5, #16
  407594:	d01d      	beq.n	4075d2 <__multiply+0xea>
  407596:	f8d9 3000 	ldr.w	r3, [r9]
  40759a:	4648      	mov	r0, r9
  40759c:	461c      	mov	r4, r3
  40759e:	4659      	mov	r1, fp
  4075a0:	2200      	movs	r2, #0
  4075a2:	880e      	ldrh	r6, [r1, #0]
  4075a4:	0c24      	lsrs	r4, r4, #16
  4075a6:	fb05 4406 	mla	r4, r5, r6, r4
  4075aa:	4422      	add	r2, r4
  4075ac:	b29b      	uxth	r3, r3
  4075ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4075b2:	f840 3b04 	str.w	r3, [r0], #4
  4075b6:	f851 3b04 	ldr.w	r3, [r1], #4
  4075ba:	6804      	ldr	r4, [r0, #0]
  4075bc:	0c1b      	lsrs	r3, r3, #16
  4075be:	b2a6      	uxth	r6, r4
  4075c0:	fb05 6303 	mla	r3, r5, r3, r6
  4075c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4075c8:	458e      	cmp	lr, r1
  4075ca:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4075ce:	d8e8      	bhi.n	4075a2 <__multiply+0xba>
  4075d0:	6003      	str	r3, [r0, #0]
  4075d2:	f10c 0c04 	add.w	ip, ip, #4
  4075d6:	45e2      	cmp	sl, ip
  4075d8:	f109 0904 	add.w	r9, r9, #4
  4075dc:	d8b7      	bhi.n	40754e <__multiply+0x66>
  4075de:	f8dd a004 	ldr.w	sl, [sp, #4]
  4075e2:	f1b8 0f00 	cmp.w	r8, #0
  4075e6:	dd0b      	ble.n	407600 <__multiply+0x118>
  4075e8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4075ec:	f1aa 0a04 	sub.w	sl, sl, #4
  4075f0:	b11b      	cbz	r3, 4075fa <__multiply+0x112>
  4075f2:	e005      	b.n	407600 <__multiply+0x118>
  4075f4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4075f8:	b913      	cbnz	r3, 407600 <__multiply+0x118>
  4075fa:	f1b8 0801 	subs.w	r8, r8, #1
  4075fe:	d1f9      	bne.n	4075f4 <__multiply+0x10c>
  407600:	9800      	ldr	r0, [sp, #0]
  407602:	f8c0 8010 	str.w	r8, [r0, #16]
  407606:	b003      	add	sp, #12
  407608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040760c <__pow5mult>:
  40760c:	f012 0303 	ands.w	r3, r2, #3
  407610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407614:	4614      	mov	r4, r2
  407616:	4607      	mov	r7, r0
  407618:	d12e      	bne.n	407678 <__pow5mult+0x6c>
  40761a:	460d      	mov	r5, r1
  40761c:	10a4      	asrs	r4, r4, #2
  40761e:	d01c      	beq.n	40765a <__pow5mult+0x4e>
  407620:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  407622:	b396      	cbz	r6, 40768a <__pow5mult+0x7e>
  407624:	07e3      	lsls	r3, r4, #31
  407626:	f04f 0800 	mov.w	r8, #0
  40762a:	d406      	bmi.n	40763a <__pow5mult+0x2e>
  40762c:	1064      	asrs	r4, r4, #1
  40762e:	d014      	beq.n	40765a <__pow5mult+0x4e>
  407630:	6830      	ldr	r0, [r6, #0]
  407632:	b1a8      	cbz	r0, 407660 <__pow5mult+0x54>
  407634:	4606      	mov	r6, r0
  407636:	07e3      	lsls	r3, r4, #31
  407638:	d5f8      	bpl.n	40762c <__pow5mult+0x20>
  40763a:	4632      	mov	r2, r6
  40763c:	4629      	mov	r1, r5
  40763e:	4638      	mov	r0, r7
  407640:	f7ff ff52 	bl	4074e8 <__multiply>
  407644:	b1b5      	cbz	r5, 407674 <__pow5mult+0x68>
  407646:	686a      	ldr	r2, [r5, #4]
  407648:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40764a:	1064      	asrs	r4, r4, #1
  40764c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407650:	6029      	str	r1, [r5, #0]
  407652:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407656:	4605      	mov	r5, r0
  407658:	d1ea      	bne.n	407630 <__pow5mult+0x24>
  40765a:	4628      	mov	r0, r5
  40765c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407660:	4632      	mov	r2, r6
  407662:	4631      	mov	r1, r6
  407664:	4638      	mov	r0, r7
  407666:	f7ff ff3f 	bl	4074e8 <__multiply>
  40766a:	6030      	str	r0, [r6, #0]
  40766c:	f8c0 8000 	str.w	r8, [r0]
  407670:	4606      	mov	r6, r0
  407672:	e7e0      	b.n	407636 <__pow5mult+0x2a>
  407674:	4605      	mov	r5, r0
  407676:	e7d9      	b.n	40762c <__pow5mult+0x20>
  407678:	1e5a      	subs	r2, r3, #1
  40767a:	4d0b      	ldr	r5, [pc, #44]	; (4076a8 <__pow5mult+0x9c>)
  40767c:	2300      	movs	r3, #0
  40767e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407682:	f7ff fe97 	bl	4073b4 <__multadd>
  407686:	4605      	mov	r5, r0
  407688:	e7c8      	b.n	40761c <__pow5mult+0x10>
  40768a:	2101      	movs	r1, #1
  40768c:	4638      	mov	r0, r7
  40768e:	f7ff fe61 	bl	407354 <_Balloc>
  407692:	f240 2171 	movw	r1, #625	; 0x271
  407696:	2201      	movs	r2, #1
  407698:	2300      	movs	r3, #0
  40769a:	6141      	str	r1, [r0, #20]
  40769c:	6102      	str	r2, [r0, #16]
  40769e:	4606      	mov	r6, r0
  4076a0:	64b8      	str	r0, [r7, #72]	; 0x48
  4076a2:	6003      	str	r3, [r0, #0]
  4076a4:	e7be      	b.n	407624 <__pow5mult+0x18>
  4076a6:	bf00      	nop
  4076a8:	004092a8 	.word	0x004092a8

004076ac <__lshift>:
  4076ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4076b0:	4691      	mov	r9, r2
  4076b2:	690a      	ldr	r2, [r1, #16]
  4076b4:	688b      	ldr	r3, [r1, #8]
  4076b6:	ea4f 1469 	mov.w	r4, r9, asr #5
  4076ba:	eb04 0802 	add.w	r8, r4, r2
  4076be:	f108 0501 	add.w	r5, r8, #1
  4076c2:	429d      	cmp	r5, r3
  4076c4:	460e      	mov	r6, r1
  4076c6:	4607      	mov	r7, r0
  4076c8:	6849      	ldr	r1, [r1, #4]
  4076ca:	dd04      	ble.n	4076d6 <__lshift+0x2a>
  4076cc:	005b      	lsls	r3, r3, #1
  4076ce:	429d      	cmp	r5, r3
  4076d0:	f101 0101 	add.w	r1, r1, #1
  4076d4:	dcfa      	bgt.n	4076cc <__lshift+0x20>
  4076d6:	4638      	mov	r0, r7
  4076d8:	f7ff fe3c 	bl	407354 <_Balloc>
  4076dc:	2c00      	cmp	r4, #0
  4076de:	f100 0314 	add.w	r3, r0, #20
  4076e2:	dd06      	ble.n	4076f2 <__lshift+0x46>
  4076e4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4076e8:	2100      	movs	r1, #0
  4076ea:	f843 1b04 	str.w	r1, [r3], #4
  4076ee:	429a      	cmp	r2, r3
  4076f0:	d1fb      	bne.n	4076ea <__lshift+0x3e>
  4076f2:	6934      	ldr	r4, [r6, #16]
  4076f4:	f106 0114 	add.w	r1, r6, #20
  4076f8:	f019 091f 	ands.w	r9, r9, #31
  4076fc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407700:	d01d      	beq.n	40773e <__lshift+0x92>
  407702:	f1c9 0c20 	rsb	ip, r9, #32
  407706:	2200      	movs	r2, #0
  407708:	680c      	ldr	r4, [r1, #0]
  40770a:	fa04 f409 	lsl.w	r4, r4, r9
  40770e:	4314      	orrs	r4, r2
  407710:	f843 4b04 	str.w	r4, [r3], #4
  407714:	f851 2b04 	ldr.w	r2, [r1], #4
  407718:	458e      	cmp	lr, r1
  40771a:	fa22 f20c 	lsr.w	r2, r2, ip
  40771e:	d8f3      	bhi.n	407708 <__lshift+0x5c>
  407720:	601a      	str	r2, [r3, #0]
  407722:	b10a      	cbz	r2, 407728 <__lshift+0x7c>
  407724:	f108 0502 	add.w	r5, r8, #2
  407728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40772a:	6872      	ldr	r2, [r6, #4]
  40772c:	3d01      	subs	r5, #1
  40772e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407732:	6105      	str	r5, [r0, #16]
  407734:	6031      	str	r1, [r6, #0]
  407736:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40773a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40773e:	3b04      	subs	r3, #4
  407740:	f851 2b04 	ldr.w	r2, [r1], #4
  407744:	f843 2f04 	str.w	r2, [r3, #4]!
  407748:	458e      	cmp	lr, r1
  40774a:	d8f9      	bhi.n	407740 <__lshift+0x94>
  40774c:	e7ec      	b.n	407728 <__lshift+0x7c>
  40774e:	bf00      	nop

00407750 <__mcmp>:
  407750:	b430      	push	{r4, r5}
  407752:	690b      	ldr	r3, [r1, #16]
  407754:	4605      	mov	r5, r0
  407756:	6900      	ldr	r0, [r0, #16]
  407758:	1ac0      	subs	r0, r0, r3
  40775a:	d10f      	bne.n	40777c <__mcmp+0x2c>
  40775c:	009b      	lsls	r3, r3, #2
  40775e:	3514      	adds	r5, #20
  407760:	3114      	adds	r1, #20
  407762:	4419      	add	r1, r3
  407764:	442b      	add	r3, r5
  407766:	e001      	b.n	40776c <__mcmp+0x1c>
  407768:	429d      	cmp	r5, r3
  40776a:	d207      	bcs.n	40777c <__mcmp+0x2c>
  40776c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407770:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407774:	4294      	cmp	r4, r2
  407776:	d0f7      	beq.n	407768 <__mcmp+0x18>
  407778:	d302      	bcc.n	407780 <__mcmp+0x30>
  40777a:	2001      	movs	r0, #1
  40777c:	bc30      	pop	{r4, r5}
  40777e:	4770      	bx	lr
  407780:	f04f 30ff 	mov.w	r0, #4294967295
  407784:	e7fa      	b.n	40777c <__mcmp+0x2c>
  407786:	bf00      	nop

00407788 <__mdiff>:
  407788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40778c:	690f      	ldr	r7, [r1, #16]
  40778e:	460e      	mov	r6, r1
  407790:	6911      	ldr	r1, [r2, #16]
  407792:	1a7f      	subs	r7, r7, r1
  407794:	2f00      	cmp	r7, #0
  407796:	4690      	mov	r8, r2
  407798:	d117      	bne.n	4077ca <__mdiff+0x42>
  40779a:	0089      	lsls	r1, r1, #2
  40779c:	f106 0514 	add.w	r5, r6, #20
  4077a0:	f102 0e14 	add.w	lr, r2, #20
  4077a4:	186b      	adds	r3, r5, r1
  4077a6:	4471      	add	r1, lr
  4077a8:	e001      	b.n	4077ae <__mdiff+0x26>
  4077aa:	429d      	cmp	r5, r3
  4077ac:	d25c      	bcs.n	407868 <__mdiff+0xe0>
  4077ae:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4077b2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4077b6:	42a2      	cmp	r2, r4
  4077b8:	d0f7      	beq.n	4077aa <__mdiff+0x22>
  4077ba:	d25e      	bcs.n	40787a <__mdiff+0xf2>
  4077bc:	4633      	mov	r3, r6
  4077be:	462c      	mov	r4, r5
  4077c0:	4646      	mov	r6, r8
  4077c2:	4675      	mov	r5, lr
  4077c4:	4698      	mov	r8, r3
  4077c6:	2701      	movs	r7, #1
  4077c8:	e005      	b.n	4077d6 <__mdiff+0x4e>
  4077ca:	db58      	blt.n	40787e <__mdiff+0xf6>
  4077cc:	f106 0514 	add.w	r5, r6, #20
  4077d0:	f108 0414 	add.w	r4, r8, #20
  4077d4:	2700      	movs	r7, #0
  4077d6:	6871      	ldr	r1, [r6, #4]
  4077d8:	f7ff fdbc 	bl	407354 <_Balloc>
  4077dc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4077e0:	6936      	ldr	r6, [r6, #16]
  4077e2:	60c7      	str	r7, [r0, #12]
  4077e4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4077e8:	46a6      	mov	lr, r4
  4077ea:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4077ee:	f100 0414 	add.w	r4, r0, #20
  4077f2:	2300      	movs	r3, #0
  4077f4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4077f8:	f855 8b04 	ldr.w	r8, [r5], #4
  4077fc:	b28a      	uxth	r2, r1
  4077fe:	fa13 f388 	uxtah	r3, r3, r8
  407802:	0c09      	lsrs	r1, r1, #16
  407804:	1a9a      	subs	r2, r3, r2
  407806:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40780a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40780e:	b292      	uxth	r2, r2
  407810:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407814:	45f4      	cmp	ip, lr
  407816:	f844 2b04 	str.w	r2, [r4], #4
  40781a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40781e:	d8e9      	bhi.n	4077f4 <__mdiff+0x6c>
  407820:	42af      	cmp	r7, r5
  407822:	d917      	bls.n	407854 <__mdiff+0xcc>
  407824:	46a4      	mov	ip, r4
  407826:	46ae      	mov	lr, r5
  407828:	f85e 2b04 	ldr.w	r2, [lr], #4
  40782c:	fa13 f382 	uxtah	r3, r3, r2
  407830:	1419      	asrs	r1, r3, #16
  407832:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407836:	b29b      	uxth	r3, r3
  407838:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40783c:	4577      	cmp	r7, lr
  40783e:	f84c 2b04 	str.w	r2, [ip], #4
  407842:	ea4f 4321 	mov.w	r3, r1, asr #16
  407846:	d8ef      	bhi.n	407828 <__mdiff+0xa0>
  407848:	43ed      	mvns	r5, r5
  40784a:	442f      	add	r7, r5
  40784c:	f027 0703 	bic.w	r7, r7, #3
  407850:	3704      	adds	r7, #4
  407852:	443c      	add	r4, r7
  407854:	3c04      	subs	r4, #4
  407856:	b922      	cbnz	r2, 407862 <__mdiff+0xda>
  407858:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40785c:	3e01      	subs	r6, #1
  40785e:	2b00      	cmp	r3, #0
  407860:	d0fa      	beq.n	407858 <__mdiff+0xd0>
  407862:	6106      	str	r6, [r0, #16]
  407864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407868:	2100      	movs	r1, #0
  40786a:	f7ff fd73 	bl	407354 <_Balloc>
  40786e:	2201      	movs	r2, #1
  407870:	2300      	movs	r3, #0
  407872:	6102      	str	r2, [r0, #16]
  407874:	6143      	str	r3, [r0, #20]
  407876:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40787a:	4674      	mov	r4, lr
  40787c:	e7ab      	b.n	4077d6 <__mdiff+0x4e>
  40787e:	4633      	mov	r3, r6
  407880:	f106 0414 	add.w	r4, r6, #20
  407884:	f102 0514 	add.w	r5, r2, #20
  407888:	4616      	mov	r6, r2
  40788a:	2701      	movs	r7, #1
  40788c:	4698      	mov	r8, r3
  40788e:	e7a2      	b.n	4077d6 <__mdiff+0x4e>

00407890 <__d2b>:
  407890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407894:	b082      	sub	sp, #8
  407896:	2101      	movs	r1, #1
  407898:	461c      	mov	r4, r3
  40789a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40789e:	4615      	mov	r5, r2
  4078a0:	9e08      	ldr	r6, [sp, #32]
  4078a2:	f7ff fd57 	bl	407354 <_Balloc>
  4078a6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4078aa:	4680      	mov	r8, r0
  4078ac:	b10f      	cbz	r7, 4078b2 <__d2b+0x22>
  4078ae:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4078b2:	9401      	str	r4, [sp, #4]
  4078b4:	b31d      	cbz	r5, 4078fe <__d2b+0x6e>
  4078b6:	a802      	add	r0, sp, #8
  4078b8:	f840 5d08 	str.w	r5, [r0, #-8]!
  4078bc:	f7ff fdda 	bl	407474 <__lo0bits>
  4078c0:	2800      	cmp	r0, #0
  4078c2:	d134      	bne.n	40792e <__d2b+0x9e>
  4078c4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4078c8:	f8c8 2014 	str.w	r2, [r8, #20]
  4078cc:	2b00      	cmp	r3, #0
  4078ce:	bf0c      	ite	eq
  4078d0:	2101      	moveq	r1, #1
  4078d2:	2102      	movne	r1, #2
  4078d4:	f8c8 3018 	str.w	r3, [r8, #24]
  4078d8:	f8c8 1010 	str.w	r1, [r8, #16]
  4078dc:	b9df      	cbnz	r7, 407916 <__d2b+0x86>
  4078de:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4078e2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4078e6:	6030      	str	r0, [r6, #0]
  4078e8:	6918      	ldr	r0, [r3, #16]
  4078ea:	f7ff fda3 	bl	407434 <__hi0bits>
  4078ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4078f0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4078f4:	6018      	str	r0, [r3, #0]
  4078f6:	4640      	mov	r0, r8
  4078f8:	b002      	add	sp, #8
  4078fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4078fe:	a801      	add	r0, sp, #4
  407900:	f7ff fdb8 	bl	407474 <__lo0bits>
  407904:	9b01      	ldr	r3, [sp, #4]
  407906:	f8c8 3014 	str.w	r3, [r8, #20]
  40790a:	2101      	movs	r1, #1
  40790c:	3020      	adds	r0, #32
  40790e:	f8c8 1010 	str.w	r1, [r8, #16]
  407912:	2f00      	cmp	r7, #0
  407914:	d0e3      	beq.n	4078de <__d2b+0x4e>
  407916:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407918:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40791c:	4407      	add	r7, r0
  40791e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407922:	6037      	str	r7, [r6, #0]
  407924:	6018      	str	r0, [r3, #0]
  407926:	4640      	mov	r0, r8
  407928:	b002      	add	sp, #8
  40792a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40792e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407932:	f1c0 0220 	rsb	r2, r0, #32
  407936:	fa03 f202 	lsl.w	r2, r3, r2
  40793a:	430a      	orrs	r2, r1
  40793c:	40c3      	lsrs	r3, r0
  40793e:	9301      	str	r3, [sp, #4]
  407940:	f8c8 2014 	str.w	r2, [r8, #20]
  407944:	e7c2      	b.n	4078cc <__d2b+0x3c>
  407946:	bf00      	nop

00407948 <_realloc_r>:
  407948:	2900      	cmp	r1, #0
  40794a:	f000 8095 	beq.w	407a78 <_realloc_r+0x130>
  40794e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407952:	460d      	mov	r5, r1
  407954:	4616      	mov	r6, r2
  407956:	b083      	sub	sp, #12
  407958:	4680      	mov	r8, r0
  40795a:	f106 070b 	add.w	r7, r6, #11
  40795e:	f7ff fced 	bl	40733c <__malloc_lock>
  407962:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407966:	2f16      	cmp	r7, #22
  407968:	f02e 0403 	bic.w	r4, lr, #3
  40796c:	f1a5 0908 	sub.w	r9, r5, #8
  407970:	d83c      	bhi.n	4079ec <_realloc_r+0xa4>
  407972:	2210      	movs	r2, #16
  407974:	4617      	mov	r7, r2
  407976:	42be      	cmp	r6, r7
  407978:	d83d      	bhi.n	4079f6 <_realloc_r+0xae>
  40797a:	4294      	cmp	r4, r2
  40797c:	da43      	bge.n	407a06 <_realloc_r+0xbe>
  40797e:	4bc4      	ldr	r3, [pc, #784]	; (407c90 <_realloc_r+0x348>)
  407980:	6899      	ldr	r1, [r3, #8]
  407982:	eb09 0004 	add.w	r0, r9, r4
  407986:	4288      	cmp	r0, r1
  407988:	f000 80b4 	beq.w	407af4 <_realloc_r+0x1ac>
  40798c:	6843      	ldr	r3, [r0, #4]
  40798e:	f023 0101 	bic.w	r1, r3, #1
  407992:	4401      	add	r1, r0
  407994:	6849      	ldr	r1, [r1, #4]
  407996:	07c9      	lsls	r1, r1, #31
  407998:	d54c      	bpl.n	407a34 <_realloc_r+0xec>
  40799a:	f01e 0f01 	tst.w	lr, #1
  40799e:	f000 809b 	beq.w	407ad8 <_realloc_r+0x190>
  4079a2:	4631      	mov	r1, r6
  4079a4:	4640      	mov	r0, r8
  4079a6:	f7ff f8b3 	bl	406b10 <_malloc_r>
  4079aa:	4606      	mov	r6, r0
  4079ac:	2800      	cmp	r0, #0
  4079ae:	d03a      	beq.n	407a26 <_realloc_r+0xde>
  4079b0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4079b4:	f023 0301 	bic.w	r3, r3, #1
  4079b8:	444b      	add	r3, r9
  4079ba:	f1a0 0208 	sub.w	r2, r0, #8
  4079be:	429a      	cmp	r2, r3
  4079c0:	f000 8121 	beq.w	407c06 <_realloc_r+0x2be>
  4079c4:	1f22      	subs	r2, r4, #4
  4079c6:	2a24      	cmp	r2, #36	; 0x24
  4079c8:	f200 8107 	bhi.w	407bda <_realloc_r+0x292>
  4079cc:	2a13      	cmp	r2, #19
  4079ce:	f200 80db 	bhi.w	407b88 <_realloc_r+0x240>
  4079d2:	4603      	mov	r3, r0
  4079d4:	462a      	mov	r2, r5
  4079d6:	6811      	ldr	r1, [r2, #0]
  4079d8:	6019      	str	r1, [r3, #0]
  4079da:	6851      	ldr	r1, [r2, #4]
  4079dc:	6059      	str	r1, [r3, #4]
  4079de:	6892      	ldr	r2, [r2, #8]
  4079e0:	609a      	str	r2, [r3, #8]
  4079e2:	4629      	mov	r1, r5
  4079e4:	4640      	mov	r0, r8
  4079e6:	f7fe fd6f 	bl	4064c8 <_free_r>
  4079ea:	e01c      	b.n	407a26 <_realloc_r+0xde>
  4079ec:	f027 0707 	bic.w	r7, r7, #7
  4079f0:	2f00      	cmp	r7, #0
  4079f2:	463a      	mov	r2, r7
  4079f4:	dabf      	bge.n	407976 <_realloc_r+0x2e>
  4079f6:	2600      	movs	r6, #0
  4079f8:	230c      	movs	r3, #12
  4079fa:	4630      	mov	r0, r6
  4079fc:	f8c8 3000 	str.w	r3, [r8]
  407a00:	b003      	add	sp, #12
  407a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a06:	462e      	mov	r6, r5
  407a08:	1be3      	subs	r3, r4, r7
  407a0a:	2b0f      	cmp	r3, #15
  407a0c:	d81e      	bhi.n	407a4c <_realloc_r+0x104>
  407a0e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407a12:	f003 0301 	and.w	r3, r3, #1
  407a16:	4323      	orrs	r3, r4
  407a18:	444c      	add	r4, r9
  407a1a:	f8c9 3004 	str.w	r3, [r9, #4]
  407a1e:	6863      	ldr	r3, [r4, #4]
  407a20:	f043 0301 	orr.w	r3, r3, #1
  407a24:	6063      	str	r3, [r4, #4]
  407a26:	4640      	mov	r0, r8
  407a28:	f7ff fc8e 	bl	407348 <__malloc_unlock>
  407a2c:	4630      	mov	r0, r6
  407a2e:	b003      	add	sp, #12
  407a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a34:	f023 0303 	bic.w	r3, r3, #3
  407a38:	18e1      	adds	r1, r4, r3
  407a3a:	4291      	cmp	r1, r2
  407a3c:	db1f      	blt.n	407a7e <_realloc_r+0x136>
  407a3e:	68c3      	ldr	r3, [r0, #12]
  407a40:	6882      	ldr	r2, [r0, #8]
  407a42:	462e      	mov	r6, r5
  407a44:	60d3      	str	r3, [r2, #12]
  407a46:	460c      	mov	r4, r1
  407a48:	609a      	str	r2, [r3, #8]
  407a4a:	e7dd      	b.n	407a08 <_realloc_r+0xc0>
  407a4c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407a50:	eb09 0107 	add.w	r1, r9, r7
  407a54:	f002 0201 	and.w	r2, r2, #1
  407a58:	444c      	add	r4, r9
  407a5a:	f043 0301 	orr.w	r3, r3, #1
  407a5e:	4317      	orrs	r7, r2
  407a60:	f8c9 7004 	str.w	r7, [r9, #4]
  407a64:	604b      	str	r3, [r1, #4]
  407a66:	6863      	ldr	r3, [r4, #4]
  407a68:	f043 0301 	orr.w	r3, r3, #1
  407a6c:	3108      	adds	r1, #8
  407a6e:	6063      	str	r3, [r4, #4]
  407a70:	4640      	mov	r0, r8
  407a72:	f7fe fd29 	bl	4064c8 <_free_r>
  407a76:	e7d6      	b.n	407a26 <_realloc_r+0xde>
  407a78:	4611      	mov	r1, r2
  407a7a:	f7ff b849 	b.w	406b10 <_malloc_r>
  407a7e:	f01e 0f01 	tst.w	lr, #1
  407a82:	d18e      	bne.n	4079a2 <_realloc_r+0x5a>
  407a84:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407a88:	eba9 0a01 	sub.w	sl, r9, r1
  407a8c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407a90:	f021 0103 	bic.w	r1, r1, #3
  407a94:	440b      	add	r3, r1
  407a96:	4423      	add	r3, r4
  407a98:	4293      	cmp	r3, r2
  407a9a:	db25      	blt.n	407ae8 <_realloc_r+0x1a0>
  407a9c:	68c2      	ldr	r2, [r0, #12]
  407a9e:	6881      	ldr	r1, [r0, #8]
  407aa0:	4656      	mov	r6, sl
  407aa2:	60ca      	str	r2, [r1, #12]
  407aa4:	6091      	str	r1, [r2, #8]
  407aa6:	f8da 100c 	ldr.w	r1, [sl, #12]
  407aaa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407aae:	1f22      	subs	r2, r4, #4
  407ab0:	2a24      	cmp	r2, #36	; 0x24
  407ab2:	60c1      	str	r1, [r0, #12]
  407ab4:	6088      	str	r0, [r1, #8]
  407ab6:	f200 8094 	bhi.w	407be2 <_realloc_r+0x29a>
  407aba:	2a13      	cmp	r2, #19
  407abc:	d96f      	bls.n	407b9e <_realloc_r+0x256>
  407abe:	6829      	ldr	r1, [r5, #0]
  407ac0:	f8ca 1008 	str.w	r1, [sl, #8]
  407ac4:	6869      	ldr	r1, [r5, #4]
  407ac6:	f8ca 100c 	str.w	r1, [sl, #12]
  407aca:	2a1b      	cmp	r2, #27
  407acc:	f200 80a2 	bhi.w	407c14 <_realloc_r+0x2cc>
  407ad0:	3508      	adds	r5, #8
  407ad2:	f10a 0210 	add.w	r2, sl, #16
  407ad6:	e063      	b.n	407ba0 <_realloc_r+0x258>
  407ad8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407adc:	eba9 0a03 	sub.w	sl, r9, r3
  407ae0:	f8da 1004 	ldr.w	r1, [sl, #4]
  407ae4:	f021 0103 	bic.w	r1, r1, #3
  407ae8:	1863      	adds	r3, r4, r1
  407aea:	4293      	cmp	r3, r2
  407aec:	f6ff af59 	blt.w	4079a2 <_realloc_r+0x5a>
  407af0:	4656      	mov	r6, sl
  407af2:	e7d8      	b.n	407aa6 <_realloc_r+0x15e>
  407af4:	6841      	ldr	r1, [r0, #4]
  407af6:	f021 0b03 	bic.w	fp, r1, #3
  407afa:	44a3      	add	fp, r4
  407afc:	f107 0010 	add.w	r0, r7, #16
  407b00:	4583      	cmp	fp, r0
  407b02:	da56      	bge.n	407bb2 <_realloc_r+0x26a>
  407b04:	f01e 0f01 	tst.w	lr, #1
  407b08:	f47f af4b 	bne.w	4079a2 <_realloc_r+0x5a>
  407b0c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407b10:	eba9 0a01 	sub.w	sl, r9, r1
  407b14:	f8da 1004 	ldr.w	r1, [sl, #4]
  407b18:	f021 0103 	bic.w	r1, r1, #3
  407b1c:	448b      	add	fp, r1
  407b1e:	4558      	cmp	r0, fp
  407b20:	dce2      	bgt.n	407ae8 <_realloc_r+0x1a0>
  407b22:	4656      	mov	r6, sl
  407b24:	f8da 100c 	ldr.w	r1, [sl, #12]
  407b28:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407b2c:	1f22      	subs	r2, r4, #4
  407b2e:	2a24      	cmp	r2, #36	; 0x24
  407b30:	60c1      	str	r1, [r0, #12]
  407b32:	6088      	str	r0, [r1, #8]
  407b34:	f200 808f 	bhi.w	407c56 <_realloc_r+0x30e>
  407b38:	2a13      	cmp	r2, #19
  407b3a:	f240 808a 	bls.w	407c52 <_realloc_r+0x30a>
  407b3e:	6829      	ldr	r1, [r5, #0]
  407b40:	f8ca 1008 	str.w	r1, [sl, #8]
  407b44:	6869      	ldr	r1, [r5, #4]
  407b46:	f8ca 100c 	str.w	r1, [sl, #12]
  407b4a:	2a1b      	cmp	r2, #27
  407b4c:	f200 808a 	bhi.w	407c64 <_realloc_r+0x31c>
  407b50:	3508      	adds	r5, #8
  407b52:	f10a 0210 	add.w	r2, sl, #16
  407b56:	6829      	ldr	r1, [r5, #0]
  407b58:	6011      	str	r1, [r2, #0]
  407b5a:	6869      	ldr	r1, [r5, #4]
  407b5c:	6051      	str	r1, [r2, #4]
  407b5e:	68a9      	ldr	r1, [r5, #8]
  407b60:	6091      	str	r1, [r2, #8]
  407b62:	eb0a 0107 	add.w	r1, sl, r7
  407b66:	ebab 0207 	sub.w	r2, fp, r7
  407b6a:	f042 0201 	orr.w	r2, r2, #1
  407b6e:	6099      	str	r1, [r3, #8]
  407b70:	604a      	str	r2, [r1, #4]
  407b72:	f8da 3004 	ldr.w	r3, [sl, #4]
  407b76:	f003 0301 	and.w	r3, r3, #1
  407b7a:	431f      	orrs	r7, r3
  407b7c:	4640      	mov	r0, r8
  407b7e:	f8ca 7004 	str.w	r7, [sl, #4]
  407b82:	f7ff fbe1 	bl	407348 <__malloc_unlock>
  407b86:	e751      	b.n	407a2c <_realloc_r+0xe4>
  407b88:	682b      	ldr	r3, [r5, #0]
  407b8a:	6003      	str	r3, [r0, #0]
  407b8c:	686b      	ldr	r3, [r5, #4]
  407b8e:	6043      	str	r3, [r0, #4]
  407b90:	2a1b      	cmp	r2, #27
  407b92:	d82d      	bhi.n	407bf0 <_realloc_r+0x2a8>
  407b94:	f100 0308 	add.w	r3, r0, #8
  407b98:	f105 0208 	add.w	r2, r5, #8
  407b9c:	e71b      	b.n	4079d6 <_realloc_r+0x8e>
  407b9e:	4632      	mov	r2, r6
  407ba0:	6829      	ldr	r1, [r5, #0]
  407ba2:	6011      	str	r1, [r2, #0]
  407ba4:	6869      	ldr	r1, [r5, #4]
  407ba6:	6051      	str	r1, [r2, #4]
  407ba8:	68a9      	ldr	r1, [r5, #8]
  407baa:	6091      	str	r1, [r2, #8]
  407bac:	461c      	mov	r4, r3
  407bae:	46d1      	mov	r9, sl
  407bb0:	e72a      	b.n	407a08 <_realloc_r+0xc0>
  407bb2:	eb09 0107 	add.w	r1, r9, r7
  407bb6:	ebab 0b07 	sub.w	fp, fp, r7
  407bba:	f04b 0201 	orr.w	r2, fp, #1
  407bbe:	6099      	str	r1, [r3, #8]
  407bc0:	604a      	str	r2, [r1, #4]
  407bc2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407bc6:	f003 0301 	and.w	r3, r3, #1
  407bca:	431f      	orrs	r7, r3
  407bcc:	4640      	mov	r0, r8
  407bce:	f845 7c04 	str.w	r7, [r5, #-4]
  407bd2:	f7ff fbb9 	bl	407348 <__malloc_unlock>
  407bd6:	462e      	mov	r6, r5
  407bd8:	e728      	b.n	407a2c <_realloc_r+0xe4>
  407bda:	4629      	mov	r1, r5
  407bdc:	f7ff fb4a 	bl	407274 <memmove>
  407be0:	e6ff      	b.n	4079e2 <_realloc_r+0x9a>
  407be2:	4629      	mov	r1, r5
  407be4:	4630      	mov	r0, r6
  407be6:	461c      	mov	r4, r3
  407be8:	46d1      	mov	r9, sl
  407bea:	f7ff fb43 	bl	407274 <memmove>
  407bee:	e70b      	b.n	407a08 <_realloc_r+0xc0>
  407bf0:	68ab      	ldr	r3, [r5, #8]
  407bf2:	6083      	str	r3, [r0, #8]
  407bf4:	68eb      	ldr	r3, [r5, #12]
  407bf6:	60c3      	str	r3, [r0, #12]
  407bf8:	2a24      	cmp	r2, #36	; 0x24
  407bfa:	d017      	beq.n	407c2c <_realloc_r+0x2e4>
  407bfc:	f100 0310 	add.w	r3, r0, #16
  407c00:	f105 0210 	add.w	r2, r5, #16
  407c04:	e6e7      	b.n	4079d6 <_realloc_r+0x8e>
  407c06:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407c0a:	f023 0303 	bic.w	r3, r3, #3
  407c0e:	441c      	add	r4, r3
  407c10:	462e      	mov	r6, r5
  407c12:	e6f9      	b.n	407a08 <_realloc_r+0xc0>
  407c14:	68a9      	ldr	r1, [r5, #8]
  407c16:	f8ca 1010 	str.w	r1, [sl, #16]
  407c1a:	68e9      	ldr	r1, [r5, #12]
  407c1c:	f8ca 1014 	str.w	r1, [sl, #20]
  407c20:	2a24      	cmp	r2, #36	; 0x24
  407c22:	d00c      	beq.n	407c3e <_realloc_r+0x2f6>
  407c24:	3510      	adds	r5, #16
  407c26:	f10a 0218 	add.w	r2, sl, #24
  407c2a:	e7b9      	b.n	407ba0 <_realloc_r+0x258>
  407c2c:	692b      	ldr	r3, [r5, #16]
  407c2e:	6103      	str	r3, [r0, #16]
  407c30:	696b      	ldr	r3, [r5, #20]
  407c32:	6143      	str	r3, [r0, #20]
  407c34:	f105 0218 	add.w	r2, r5, #24
  407c38:	f100 0318 	add.w	r3, r0, #24
  407c3c:	e6cb      	b.n	4079d6 <_realloc_r+0x8e>
  407c3e:	692a      	ldr	r2, [r5, #16]
  407c40:	f8ca 2018 	str.w	r2, [sl, #24]
  407c44:	696a      	ldr	r2, [r5, #20]
  407c46:	f8ca 201c 	str.w	r2, [sl, #28]
  407c4a:	3518      	adds	r5, #24
  407c4c:	f10a 0220 	add.w	r2, sl, #32
  407c50:	e7a6      	b.n	407ba0 <_realloc_r+0x258>
  407c52:	4632      	mov	r2, r6
  407c54:	e77f      	b.n	407b56 <_realloc_r+0x20e>
  407c56:	4629      	mov	r1, r5
  407c58:	4630      	mov	r0, r6
  407c5a:	9301      	str	r3, [sp, #4]
  407c5c:	f7ff fb0a 	bl	407274 <memmove>
  407c60:	9b01      	ldr	r3, [sp, #4]
  407c62:	e77e      	b.n	407b62 <_realloc_r+0x21a>
  407c64:	68a9      	ldr	r1, [r5, #8]
  407c66:	f8ca 1010 	str.w	r1, [sl, #16]
  407c6a:	68e9      	ldr	r1, [r5, #12]
  407c6c:	f8ca 1014 	str.w	r1, [sl, #20]
  407c70:	2a24      	cmp	r2, #36	; 0x24
  407c72:	d003      	beq.n	407c7c <_realloc_r+0x334>
  407c74:	3510      	adds	r5, #16
  407c76:	f10a 0218 	add.w	r2, sl, #24
  407c7a:	e76c      	b.n	407b56 <_realloc_r+0x20e>
  407c7c:	692a      	ldr	r2, [r5, #16]
  407c7e:	f8ca 2018 	str.w	r2, [sl, #24]
  407c82:	696a      	ldr	r2, [r5, #20]
  407c84:	f8ca 201c 	str.w	r2, [sl, #28]
  407c88:	3518      	adds	r5, #24
  407c8a:	f10a 0220 	add.w	r2, sl, #32
  407c8e:	e762      	b.n	407b56 <_realloc_r+0x20e>
  407c90:	204005a8 	.word	0x204005a8

00407c94 <__sread>:
  407c94:	b510      	push	{r4, lr}
  407c96:	460c      	mov	r4, r1
  407c98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407c9c:	f7f9 f850 	bl	400d40 <_read_r>
  407ca0:	2800      	cmp	r0, #0
  407ca2:	db03      	blt.n	407cac <__sread+0x18>
  407ca4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407ca6:	4403      	add	r3, r0
  407ca8:	6523      	str	r3, [r4, #80]	; 0x50
  407caa:	bd10      	pop	{r4, pc}
  407cac:	89a3      	ldrh	r3, [r4, #12]
  407cae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407cb2:	81a3      	strh	r3, [r4, #12]
  407cb4:	bd10      	pop	{r4, pc}
  407cb6:	bf00      	nop

00407cb8 <__swrite>:
  407cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407cbc:	4616      	mov	r6, r2
  407cbe:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407cc2:	461f      	mov	r7, r3
  407cc4:	05d3      	lsls	r3, r2, #23
  407cc6:	460c      	mov	r4, r1
  407cc8:	4605      	mov	r5, r0
  407cca:	d507      	bpl.n	407cdc <__swrite+0x24>
  407ccc:	2200      	movs	r2, #0
  407cce:	2302      	movs	r3, #2
  407cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407cd4:	f7f9 f875 	bl	400dc2 <_lseek_r>
  407cd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407cdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407ce0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407ce4:	81a2      	strh	r2, [r4, #12]
  407ce6:	463b      	mov	r3, r7
  407ce8:	4632      	mov	r2, r6
  407cea:	4628      	mov	r0, r5
  407cec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407cf0:	f7f9 b838 	b.w	400d64 <_write_r>

00407cf4 <__sseek>:
  407cf4:	b510      	push	{r4, lr}
  407cf6:	460c      	mov	r4, r1
  407cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407cfc:	f7f9 f861 	bl	400dc2 <_lseek_r>
  407d00:	89a3      	ldrh	r3, [r4, #12]
  407d02:	1c42      	adds	r2, r0, #1
  407d04:	bf0e      	itee	eq
  407d06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407d0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407d0e:	6520      	strne	r0, [r4, #80]	; 0x50
  407d10:	81a3      	strh	r3, [r4, #12]
  407d12:	bd10      	pop	{r4, pc}

00407d14 <__sclose>:
  407d14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407d18:	f7f9 b848 	b.w	400dac <_close_r>

00407d1c <__ssprint_r>:
  407d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407d20:	6893      	ldr	r3, [r2, #8]
  407d22:	b083      	sub	sp, #12
  407d24:	4690      	mov	r8, r2
  407d26:	2b00      	cmp	r3, #0
  407d28:	d070      	beq.n	407e0c <__ssprint_r+0xf0>
  407d2a:	4682      	mov	sl, r0
  407d2c:	460c      	mov	r4, r1
  407d2e:	6817      	ldr	r7, [r2, #0]
  407d30:	688d      	ldr	r5, [r1, #8]
  407d32:	6808      	ldr	r0, [r1, #0]
  407d34:	e042      	b.n	407dbc <__ssprint_r+0xa0>
  407d36:	89a3      	ldrh	r3, [r4, #12]
  407d38:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407d3c:	d02e      	beq.n	407d9c <__ssprint_r+0x80>
  407d3e:	6965      	ldr	r5, [r4, #20]
  407d40:	6921      	ldr	r1, [r4, #16]
  407d42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407d46:	eba0 0b01 	sub.w	fp, r0, r1
  407d4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  407d4e:	f10b 0001 	add.w	r0, fp, #1
  407d52:	106d      	asrs	r5, r5, #1
  407d54:	4430      	add	r0, r6
  407d56:	42a8      	cmp	r0, r5
  407d58:	462a      	mov	r2, r5
  407d5a:	bf84      	itt	hi
  407d5c:	4605      	movhi	r5, r0
  407d5e:	462a      	movhi	r2, r5
  407d60:	055b      	lsls	r3, r3, #21
  407d62:	d538      	bpl.n	407dd6 <__ssprint_r+0xba>
  407d64:	4611      	mov	r1, r2
  407d66:	4650      	mov	r0, sl
  407d68:	f7fe fed2 	bl	406b10 <_malloc_r>
  407d6c:	2800      	cmp	r0, #0
  407d6e:	d03c      	beq.n	407dea <__ssprint_r+0xce>
  407d70:	465a      	mov	r2, fp
  407d72:	6921      	ldr	r1, [r4, #16]
  407d74:	9001      	str	r0, [sp, #4]
  407d76:	f7ff f9e3 	bl	407140 <memcpy>
  407d7a:	89a2      	ldrh	r2, [r4, #12]
  407d7c:	9b01      	ldr	r3, [sp, #4]
  407d7e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407d82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407d86:	81a2      	strh	r2, [r4, #12]
  407d88:	eba5 020b 	sub.w	r2, r5, fp
  407d8c:	eb03 000b 	add.w	r0, r3, fp
  407d90:	6165      	str	r5, [r4, #20]
  407d92:	6123      	str	r3, [r4, #16]
  407d94:	6020      	str	r0, [r4, #0]
  407d96:	60a2      	str	r2, [r4, #8]
  407d98:	4635      	mov	r5, r6
  407d9a:	46b3      	mov	fp, r6
  407d9c:	465a      	mov	r2, fp
  407d9e:	4649      	mov	r1, r9
  407da0:	f7ff fa68 	bl	407274 <memmove>
  407da4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407da8:	68a2      	ldr	r2, [r4, #8]
  407daa:	6820      	ldr	r0, [r4, #0]
  407dac:	1b55      	subs	r5, r2, r5
  407dae:	4458      	add	r0, fp
  407db0:	1b9e      	subs	r6, r3, r6
  407db2:	60a5      	str	r5, [r4, #8]
  407db4:	6020      	str	r0, [r4, #0]
  407db6:	f8c8 6008 	str.w	r6, [r8, #8]
  407dba:	b33e      	cbz	r6, 407e0c <__ssprint_r+0xf0>
  407dbc:	687e      	ldr	r6, [r7, #4]
  407dbe:	463b      	mov	r3, r7
  407dc0:	3708      	adds	r7, #8
  407dc2:	2e00      	cmp	r6, #0
  407dc4:	d0fa      	beq.n	407dbc <__ssprint_r+0xa0>
  407dc6:	42ae      	cmp	r6, r5
  407dc8:	f8d3 9000 	ldr.w	r9, [r3]
  407dcc:	46ab      	mov	fp, r5
  407dce:	d2b2      	bcs.n	407d36 <__ssprint_r+0x1a>
  407dd0:	4635      	mov	r5, r6
  407dd2:	46b3      	mov	fp, r6
  407dd4:	e7e2      	b.n	407d9c <__ssprint_r+0x80>
  407dd6:	4650      	mov	r0, sl
  407dd8:	f7ff fdb6 	bl	407948 <_realloc_r>
  407ddc:	4603      	mov	r3, r0
  407dde:	2800      	cmp	r0, #0
  407de0:	d1d2      	bne.n	407d88 <__ssprint_r+0x6c>
  407de2:	6921      	ldr	r1, [r4, #16]
  407de4:	4650      	mov	r0, sl
  407de6:	f7fe fb6f 	bl	4064c8 <_free_r>
  407dea:	230c      	movs	r3, #12
  407dec:	f8ca 3000 	str.w	r3, [sl]
  407df0:	89a3      	ldrh	r3, [r4, #12]
  407df2:	2200      	movs	r2, #0
  407df4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407df8:	f04f 30ff 	mov.w	r0, #4294967295
  407dfc:	81a3      	strh	r3, [r4, #12]
  407dfe:	f8c8 2008 	str.w	r2, [r8, #8]
  407e02:	f8c8 2004 	str.w	r2, [r8, #4]
  407e06:	b003      	add	sp, #12
  407e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e0c:	2000      	movs	r0, #0
  407e0e:	f8c8 0004 	str.w	r0, [r8, #4]
  407e12:	b003      	add	sp, #12
  407e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407e18 <__swbuf_r>:
  407e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407e1a:	460d      	mov	r5, r1
  407e1c:	4614      	mov	r4, r2
  407e1e:	4606      	mov	r6, r0
  407e20:	b110      	cbz	r0, 407e28 <__swbuf_r+0x10>
  407e22:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407e24:	2b00      	cmp	r3, #0
  407e26:	d04b      	beq.n	407ec0 <__swbuf_r+0xa8>
  407e28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407e2c:	69a3      	ldr	r3, [r4, #24]
  407e2e:	60a3      	str	r3, [r4, #8]
  407e30:	b291      	uxth	r1, r2
  407e32:	0708      	lsls	r0, r1, #28
  407e34:	d539      	bpl.n	407eaa <__swbuf_r+0x92>
  407e36:	6923      	ldr	r3, [r4, #16]
  407e38:	2b00      	cmp	r3, #0
  407e3a:	d036      	beq.n	407eaa <__swbuf_r+0x92>
  407e3c:	b2ed      	uxtb	r5, r5
  407e3e:	0489      	lsls	r1, r1, #18
  407e40:	462f      	mov	r7, r5
  407e42:	d515      	bpl.n	407e70 <__swbuf_r+0x58>
  407e44:	6822      	ldr	r2, [r4, #0]
  407e46:	6961      	ldr	r1, [r4, #20]
  407e48:	1ad3      	subs	r3, r2, r3
  407e4a:	428b      	cmp	r3, r1
  407e4c:	da1c      	bge.n	407e88 <__swbuf_r+0x70>
  407e4e:	3301      	adds	r3, #1
  407e50:	68a1      	ldr	r1, [r4, #8]
  407e52:	1c50      	adds	r0, r2, #1
  407e54:	3901      	subs	r1, #1
  407e56:	60a1      	str	r1, [r4, #8]
  407e58:	6020      	str	r0, [r4, #0]
  407e5a:	7015      	strb	r5, [r2, #0]
  407e5c:	6962      	ldr	r2, [r4, #20]
  407e5e:	429a      	cmp	r2, r3
  407e60:	d01a      	beq.n	407e98 <__swbuf_r+0x80>
  407e62:	89a3      	ldrh	r3, [r4, #12]
  407e64:	07db      	lsls	r3, r3, #31
  407e66:	d501      	bpl.n	407e6c <__swbuf_r+0x54>
  407e68:	2d0a      	cmp	r5, #10
  407e6a:	d015      	beq.n	407e98 <__swbuf_r+0x80>
  407e6c:	4638      	mov	r0, r7
  407e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407e70:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407e72:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  407e76:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  407e7a:	81a2      	strh	r2, [r4, #12]
  407e7c:	6822      	ldr	r2, [r4, #0]
  407e7e:	6661      	str	r1, [r4, #100]	; 0x64
  407e80:	6961      	ldr	r1, [r4, #20]
  407e82:	1ad3      	subs	r3, r2, r3
  407e84:	428b      	cmp	r3, r1
  407e86:	dbe2      	blt.n	407e4e <__swbuf_r+0x36>
  407e88:	4621      	mov	r1, r4
  407e8a:	4630      	mov	r0, r6
  407e8c:	f7fe f99e 	bl	4061cc <_fflush_r>
  407e90:	b940      	cbnz	r0, 407ea4 <__swbuf_r+0x8c>
  407e92:	6822      	ldr	r2, [r4, #0]
  407e94:	2301      	movs	r3, #1
  407e96:	e7db      	b.n	407e50 <__swbuf_r+0x38>
  407e98:	4621      	mov	r1, r4
  407e9a:	4630      	mov	r0, r6
  407e9c:	f7fe f996 	bl	4061cc <_fflush_r>
  407ea0:	2800      	cmp	r0, #0
  407ea2:	d0e3      	beq.n	407e6c <__swbuf_r+0x54>
  407ea4:	f04f 37ff 	mov.w	r7, #4294967295
  407ea8:	e7e0      	b.n	407e6c <__swbuf_r+0x54>
  407eaa:	4621      	mov	r1, r4
  407eac:	4630      	mov	r0, r6
  407eae:	f7fd f8bb 	bl	405028 <__swsetup_r>
  407eb2:	2800      	cmp	r0, #0
  407eb4:	d1f6      	bne.n	407ea4 <__swbuf_r+0x8c>
  407eb6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407eba:	6923      	ldr	r3, [r4, #16]
  407ebc:	b291      	uxth	r1, r2
  407ebe:	e7bd      	b.n	407e3c <__swbuf_r+0x24>
  407ec0:	f7fe f9dc 	bl	40627c <__sinit>
  407ec4:	e7b0      	b.n	407e28 <__swbuf_r+0x10>
  407ec6:	bf00      	nop

00407ec8 <_wcrtomb_r>:
  407ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
  407eca:	4606      	mov	r6, r0
  407ecc:	b085      	sub	sp, #20
  407ece:	461f      	mov	r7, r3
  407ed0:	b189      	cbz	r1, 407ef6 <_wcrtomb_r+0x2e>
  407ed2:	4c10      	ldr	r4, [pc, #64]	; (407f14 <_wcrtomb_r+0x4c>)
  407ed4:	4d10      	ldr	r5, [pc, #64]	; (407f18 <_wcrtomb_r+0x50>)
  407ed6:	6824      	ldr	r4, [r4, #0]
  407ed8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  407eda:	2c00      	cmp	r4, #0
  407edc:	bf08      	it	eq
  407ede:	462c      	moveq	r4, r5
  407ee0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407ee4:	47a0      	blx	r4
  407ee6:	1c43      	adds	r3, r0, #1
  407ee8:	d103      	bne.n	407ef2 <_wcrtomb_r+0x2a>
  407eea:	2200      	movs	r2, #0
  407eec:	238a      	movs	r3, #138	; 0x8a
  407eee:	603a      	str	r2, [r7, #0]
  407ef0:	6033      	str	r3, [r6, #0]
  407ef2:	b005      	add	sp, #20
  407ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407ef6:	460c      	mov	r4, r1
  407ef8:	4906      	ldr	r1, [pc, #24]	; (407f14 <_wcrtomb_r+0x4c>)
  407efa:	4a07      	ldr	r2, [pc, #28]	; (407f18 <_wcrtomb_r+0x50>)
  407efc:	6809      	ldr	r1, [r1, #0]
  407efe:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407f00:	2900      	cmp	r1, #0
  407f02:	bf08      	it	eq
  407f04:	4611      	moveq	r1, r2
  407f06:	4622      	mov	r2, r4
  407f08:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407f0c:	a901      	add	r1, sp, #4
  407f0e:	47a0      	blx	r4
  407f10:	e7e9      	b.n	407ee6 <_wcrtomb_r+0x1e>
  407f12:	bf00      	nop
  407f14:	20400008 	.word	0x20400008
  407f18:	2040043c 	.word	0x2040043c

00407f1c <__ascii_wctomb>:
  407f1c:	b121      	cbz	r1, 407f28 <__ascii_wctomb+0xc>
  407f1e:	2aff      	cmp	r2, #255	; 0xff
  407f20:	d804      	bhi.n	407f2c <__ascii_wctomb+0x10>
  407f22:	700a      	strb	r2, [r1, #0]
  407f24:	2001      	movs	r0, #1
  407f26:	4770      	bx	lr
  407f28:	4608      	mov	r0, r1
  407f2a:	4770      	bx	lr
  407f2c:	238a      	movs	r3, #138	; 0x8a
  407f2e:	6003      	str	r3, [r0, #0]
  407f30:	f04f 30ff 	mov.w	r0, #4294967295
  407f34:	4770      	bx	lr
  407f36:	bf00      	nop

00407f38 <__register_exitproc>:
  407f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407f3c:	4d2c      	ldr	r5, [pc, #176]	; (407ff0 <__register_exitproc+0xb8>)
  407f3e:	4606      	mov	r6, r0
  407f40:	6828      	ldr	r0, [r5, #0]
  407f42:	4698      	mov	r8, r3
  407f44:	460f      	mov	r7, r1
  407f46:	4691      	mov	r9, r2
  407f48:	f7fe fd66 	bl	406a18 <__retarget_lock_acquire_recursive>
  407f4c:	4b29      	ldr	r3, [pc, #164]	; (407ff4 <__register_exitproc+0xbc>)
  407f4e:	681c      	ldr	r4, [r3, #0]
  407f50:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407f54:	2b00      	cmp	r3, #0
  407f56:	d03e      	beq.n	407fd6 <__register_exitproc+0x9e>
  407f58:	685a      	ldr	r2, [r3, #4]
  407f5a:	2a1f      	cmp	r2, #31
  407f5c:	dc1c      	bgt.n	407f98 <__register_exitproc+0x60>
  407f5e:	f102 0e01 	add.w	lr, r2, #1
  407f62:	b176      	cbz	r6, 407f82 <__register_exitproc+0x4a>
  407f64:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407f68:	2401      	movs	r4, #1
  407f6a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  407f6e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407f72:	4094      	lsls	r4, r2
  407f74:	4320      	orrs	r0, r4
  407f76:	2e02      	cmp	r6, #2
  407f78:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  407f7c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407f80:	d023      	beq.n	407fca <__register_exitproc+0x92>
  407f82:	3202      	adds	r2, #2
  407f84:	f8c3 e004 	str.w	lr, [r3, #4]
  407f88:	6828      	ldr	r0, [r5, #0]
  407f8a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407f8e:	f7fe fd45 	bl	406a1c <__retarget_lock_release_recursive>
  407f92:	2000      	movs	r0, #0
  407f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407f98:	4b17      	ldr	r3, [pc, #92]	; (407ff8 <__register_exitproc+0xc0>)
  407f9a:	b30b      	cbz	r3, 407fe0 <__register_exitproc+0xa8>
  407f9c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407fa0:	f3af 8000 	nop.w
  407fa4:	4603      	mov	r3, r0
  407fa6:	b1d8      	cbz	r0, 407fe0 <__register_exitproc+0xa8>
  407fa8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407fac:	6002      	str	r2, [r0, #0]
  407fae:	2100      	movs	r1, #0
  407fb0:	6041      	str	r1, [r0, #4]
  407fb2:	460a      	mov	r2, r1
  407fb4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407fb8:	f04f 0e01 	mov.w	lr, #1
  407fbc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407fc0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407fc4:	2e00      	cmp	r6, #0
  407fc6:	d0dc      	beq.n	407f82 <__register_exitproc+0x4a>
  407fc8:	e7cc      	b.n	407f64 <__register_exitproc+0x2c>
  407fca:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407fce:	430c      	orrs	r4, r1
  407fd0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407fd4:	e7d5      	b.n	407f82 <__register_exitproc+0x4a>
  407fd6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407fda:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407fde:	e7bb      	b.n	407f58 <__register_exitproc+0x20>
  407fe0:	6828      	ldr	r0, [r5, #0]
  407fe2:	f7fe fd1b 	bl	406a1c <__retarget_lock_release_recursive>
  407fe6:	f04f 30ff 	mov.w	r0, #4294967295
  407fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407fee:	bf00      	nop
  407ff0:	20400438 	.word	0x20400438
  407ff4:	00409108 	.word	0x00409108
  407ff8:	00000000 	.word	0x00000000

00407ffc <_calloc_r>:
  407ffc:	b510      	push	{r4, lr}
  407ffe:	fb02 f101 	mul.w	r1, r2, r1
  408002:	f7fe fd85 	bl	406b10 <_malloc_r>
  408006:	4604      	mov	r4, r0
  408008:	b1d8      	cbz	r0, 408042 <_calloc_r+0x46>
  40800a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40800e:	f022 0203 	bic.w	r2, r2, #3
  408012:	3a04      	subs	r2, #4
  408014:	2a24      	cmp	r2, #36	; 0x24
  408016:	d818      	bhi.n	40804a <_calloc_r+0x4e>
  408018:	2a13      	cmp	r2, #19
  40801a:	d914      	bls.n	408046 <_calloc_r+0x4a>
  40801c:	2300      	movs	r3, #0
  40801e:	2a1b      	cmp	r2, #27
  408020:	6003      	str	r3, [r0, #0]
  408022:	6043      	str	r3, [r0, #4]
  408024:	d916      	bls.n	408054 <_calloc_r+0x58>
  408026:	2a24      	cmp	r2, #36	; 0x24
  408028:	6083      	str	r3, [r0, #8]
  40802a:	60c3      	str	r3, [r0, #12]
  40802c:	bf11      	iteee	ne
  40802e:	f100 0210 	addne.w	r2, r0, #16
  408032:	6103      	streq	r3, [r0, #16]
  408034:	6143      	streq	r3, [r0, #20]
  408036:	f100 0218 	addeq.w	r2, r0, #24
  40803a:	2300      	movs	r3, #0
  40803c:	6013      	str	r3, [r2, #0]
  40803e:	6053      	str	r3, [r2, #4]
  408040:	6093      	str	r3, [r2, #8]
  408042:	4620      	mov	r0, r4
  408044:	bd10      	pop	{r4, pc}
  408046:	4602      	mov	r2, r0
  408048:	e7f7      	b.n	40803a <_calloc_r+0x3e>
  40804a:	2100      	movs	r1, #0
  40804c:	f7fa f922 	bl	402294 <memset>
  408050:	4620      	mov	r0, r4
  408052:	bd10      	pop	{r4, pc}
  408054:	f100 0208 	add.w	r2, r0, #8
  408058:	e7ef      	b.n	40803a <_calloc_r+0x3e>
  40805a:	bf00      	nop

0040805c <_fclose_r>:
  40805c:	b570      	push	{r4, r5, r6, lr}
  40805e:	b159      	cbz	r1, 408078 <_fclose_r+0x1c>
  408060:	4605      	mov	r5, r0
  408062:	460c      	mov	r4, r1
  408064:	b110      	cbz	r0, 40806c <_fclose_r+0x10>
  408066:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408068:	2b00      	cmp	r3, #0
  40806a:	d03c      	beq.n	4080e6 <_fclose_r+0x8a>
  40806c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40806e:	07d8      	lsls	r0, r3, #31
  408070:	d505      	bpl.n	40807e <_fclose_r+0x22>
  408072:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408076:	b92b      	cbnz	r3, 408084 <_fclose_r+0x28>
  408078:	2600      	movs	r6, #0
  40807a:	4630      	mov	r0, r6
  40807c:	bd70      	pop	{r4, r5, r6, pc}
  40807e:	89a3      	ldrh	r3, [r4, #12]
  408080:	0599      	lsls	r1, r3, #22
  408082:	d53c      	bpl.n	4080fe <_fclose_r+0xa2>
  408084:	4621      	mov	r1, r4
  408086:	4628      	mov	r0, r5
  408088:	f7fe f800 	bl	40608c <__sflush_r>
  40808c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40808e:	4606      	mov	r6, r0
  408090:	b133      	cbz	r3, 4080a0 <_fclose_r+0x44>
  408092:	69e1      	ldr	r1, [r4, #28]
  408094:	4628      	mov	r0, r5
  408096:	4798      	blx	r3
  408098:	2800      	cmp	r0, #0
  40809a:	bfb8      	it	lt
  40809c:	f04f 36ff 	movlt.w	r6, #4294967295
  4080a0:	89a3      	ldrh	r3, [r4, #12]
  4080a2:	061a      	lsls	r2, r3, #24
  4080a4:	d422      	bmi.n	4080ec <_fclose_r+0x90>
  4080a6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4080a8:	b141      	cbz	r1, 4080bc <_fclose_r+0x60>
  4080aa:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4080ae:	4299      	cmp	r1, r3
  4080b0:	d002      	beq.n	4080b8 <_fclose_r+0x5c>
  4080b2:	4628      	mov	r0, r5
  4080b4:	f7fe fa08 	bl	4064c8 <_free_r>
  4080b8:	2300      	movs	r3, #0
  4080ba:	6323      	str	r3, [r4, #48]	; 0x30
  4080bc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4080be:	b121      	cbz	r1, 4080ca <_fclose_r+0x6e>
  4080c0:	4628      	mov	r0, r5
  4080c2:	f7fe fa01 	bl	4064c8 <_free_r>
  4080c6:	2300      	movs	r3, #0
  4080c8:	6463      	str	r3, [r4, #68]	; 0x44
  4080ca:	f7fe f903 	bl	4062d4 <__sfp_lock_acquire>
  4080ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4080d0:	2200      	movs	r2, #0
  4080d2:	07db      	lsls	r3, r3, #31
  4080d4:	81a2      	strh	r2, [r4, #12]
  4080d6:	d50e      	bpl.n	4080f6 <_fclose_r+0x9a>
  4080d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4080da:	f7fe fc9b 	bl	406a14 <__retarget_lock_close_recursive>
  4080de:	f7fe f8ff 	bl	4062e0 <__sfp_lock_release>
  4080e2:	4630      	mov	r0, r6
  4080e4:	bd70      	pop	{r4, r5, r6, pc}
  4080e6:	f7fe f8c9 	bl	40627c <__sinit>
  4080ea:	e7bf      	b.n	40806c <_fclose_r+0x10>
  4080ec:	6921      	ldr	r1, [r4, #16]
  4080ee:	4628      	mov	r0, r5
  4080f0:	f7fe f9ea 	bl	4064c8 <_free_r>
  4080f4:	e7d7      	b.n	4080a6 <_fclose_r+0x4a>
  4080f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4080f8:	f7fe fc90 	bl	406a1c <__retarget_lock_release_recursive>
  4080fc:	e7ec      	b.n	4080d8 <_fclose_r+0x7c>
  4080fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408100:	f7fe fc8a 	bl	406a18 <__retarget_lock_acquire_recursive>
  408104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408108:	2b00      	cmp	r3, #0
  40810a:	d1bb      	bne.n	408084 <_fclose_r+0x28>
  40810c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40810e:	f016 0601 	ands.w	r6, r6, #1
  408112:	d1b1      	bne.n	408078 <_fclose_r+0x1c>
  408114:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408116:	f7fe fc81 	bl	406a1c <__retarget_lock_release_recursive>
  40811a:	4630      	mov	r0, r6
  40811c:	bd70      	pop	{r4, r5, r6, pc}
  40811e:	bf00      	nop

00408120 <_isatty_r>:
  408120:	b538      	push	{r3, r4, r5, lr}
  408122:	4c07      	ldr	r4, [pc, #28]	; (408140 <_isatty_r+0x20>)
  408124:	2300      	movs	r3, #0
  408126:	4605      	mov	r5, r0
  408128:	4608      	mov	r0, r1
  40812a:	6023      	str	r3, [r4, #0]
  40812c:	f7f8 fe66 	bl	400dfc <_isatty>
  408130:	1c43      	adds	r3, r0, #1
  408132:	d000      	beq.n	408136 <_isatty_r+0x16>
  408134:	bd38      	pop	{r3, r4, r5, pc}
  408136:	6823      	ldr	r3, [r4, #0]
  408138:	2b00      	cmp	r3, #0
  40813a:	d0fb      	beq.n	408134 <_isatty_r+0x14>
  40813c:	602b      	str	r3, [r5, #0]
  40813e:	bd38      	pop	{r3, r4, r5, pc}
  408140:	20400a68 	.word	0x20400a68

00408144 <__aeabi_drsub>:
  408144:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  408148:	e002      	b.n	408150 <__adddf3>
  40814a:	bf00      	nop

0040814c <__aeabi_dsub>:
  40814c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00408150 <__adddf3>:
  408150:	b530      	push	{r4, r5, lr}
  408152:	ea4f 0441 	mov.w	r4, r1, lsl #1
  408156:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40815a:	ea94 0f05 	teq	r4, r5
  40815e:	bf08      	it	eq
  408160:	ea90 0f02 	teqeq	r0, r2
  408164:	bf1f      	itttt	ne
  408166:	ea54 0c00 	orrsne.w	ip, r4, r0
  40816a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40816e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  408172:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408176:	f000 80e2 	beq.w	40833e <__adddf3+0x1ee>
  40817a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40817e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  408182:	bfb8      	it	lt
  408184:	426d      	neglt	r5, r5
  408186:	dd0c      	ble.n	4081a2 <__adddf3+0x52>
  408188:	442c      	add	r4, r5
  40818a:	ea80 0202 	eor.w	r2, r0, r2
  40818e:	ea81 0303 	eor.w	r3, r1, r3
  408192:	ea82 0000 	eor.w	r0, r2, r0
  408196:	ea83 0101 	eor.w	r1, r3, r1
  40819a:	ea80 0202 	eor.w	r2, r0, r2
  40819e:	ea81 0303 	eor.w	r3, r1, r3
  4081a2:	2d36      	cmp	r5, #54	; 0x36
  4081a4:	bf88      	it	hi
  4081a6:	bd30      	pophi	{r4, r5, pc}
  4081a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4081ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4081b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4081b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4081b8:	d002      	beq.n	4081c0 <__adddf3+0x70>
  4081ba:	4240      	negs	r0, r0
  4081bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4081c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4081c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4081c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4081cc:	d002      	beq.n	4081d4 <__adddf3+0x84>
  4081ce:	4252      	negs	r2, r2
  4081d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4081d4:	ea94 0f05 	teq	r4, r5
  4081d8:	f000 80a7 	beq.w	40832a <__adddf3+0x1da>
  4081dc:	f1a4 0401 	sub.w	r4, r4, #1
  4081e0:	f1d5 0e20 	rsbs	lr, r5, #32
  4081e4:	db0d      	blt.n	408202 <__adddf3+0xb2>
  4081e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4081ea:	fa22 f205 	lsr.w	r2, r2, r5
  4081ee:	1880      	adds	r0, r0, r2
  4081f0:	f141 0100 	adc.w	r1, r1, #0
  4081f4:	fa03 f20e 	lsl.w	r2, r3, lr
  4081f8:	1880      	adds	r0, r0, r2
  4081fa:	fa43 f305 	asr.w	r3, r3, r5
  4081fe:	4159      	adcs	r1, r3
  408200:	e00e      	b.n	408220 <__adddf3+0xd0>
  408202:	f1a5 0520 	sub.w	r5, r5, #32
  408206:	f10e 0e20 	add.w	lr, lr, #32
  40820a:	2a01      	cmp	r2, #1
  40820c:	fa03 fc0e 	lsl.w	ip, r3, lr
  408210:	bf28      	it	cs
  408212:	f04c 0c02 	orrcs.w	ip, ip, #2
  408216:	fa43 f305 	asr.w	r3, r3, r5
  40821a:	18c0      	adds	r0, r0, r3
  40821c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  408220:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408224:	d507      	bpl.n	408236 <__adddf3+0xe6>
  408226:	f04f 0e00 	mov.w	lr, #0
  40822a:	f1dc 0c00 	rsbs	ip, ip, #0
  40822e:	eb7e 0000 	sbcs.w	r0, lr, r0
  408232:	eb6e 0101 	sbc.w	r1, lr, r1
  408236:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40823a:	d31b      	bcc.n	408274 <__adddf3+0x124>
  40823c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  408240:	d30c      	bcc.n	40825c <__adddf3+0x10c>
  408242:	0849      	lsrs	r1, r1, #1
  408244:	ea5f 0030 	movs.w	r0, r0, rrx
  408248:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40824c:	f104 0401 	add.w	r4, r4, #1
  408250:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408254:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  408258:	f080 809a 	bcs.w	408390 <__adddf3+0x240>
  40825c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  408260:	bf08      	it	eq
  408262:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408266:	f150 0000 	adcs.w	r0, r0, #0
  40826a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40826e:	ea41 0105 	orr.w	r1, r1, r5
  408272:	bd30      	pop	{r4, r5, pc}
  408274:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  408278:	4140      	adcs	r0, r0
  40827a:	eb41 0101 	adc.w	r1, r1, r1
  40827e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408282:	f1a4 0401 	sub.w	r4, r4, #1
  408286:	d1e9      	bne.n	40825c <__adddf3+0x10c>
  408288:	f091 0f00 	teq	r1, #0
  40828c:	bf04      	itt	eq
  40828e:	4601      	moveq	r1, r0
  408290:	2000      	moveq	r0, #0
  408292:	fab1 f381 	clz	r3, r1
  408296:	bf08      	it	eq
  408298:	3320      	addeq	r3, #32
  40829a:	f1a3 030b 	sub.w	r3, r3, #11
  40829e:	f1b3 0220 	subs.w	r2, r3, #32
  4082a2:	da0c      	bge.n	4082be <__adddf3+0x16e>
  4082a4:	320c      	adds	r2, #12
  4082a6:	dd08      	ble.n	4082ba <__adddf3+0x16a>
  4082a8:	f102 0c14 	add.w	ip, r2, #20
  4082ac:	f1c2 020c 	rsb	r2, r2, #12
  4082b0:	fa01 f00c 	lsl.w	r0, r1, ip
  4082b4:	fa21 f102 	lsr.w	r1, r1, r2
  4082b8:	e00c      	b.n	4082d4 <__adddf3+0x184>
  4082ba:	f102 0214 	add.w	r2, r2, #20
  4082be:	bfd8      	it	le
  4082c0:	f1c2 0c20 	rsble	ip, r2, #32
  4082c4:	fa01 f102 	lsl.w	r1, r1, r2
  4082c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4082cc:	bfdc      	itt	le
  4082ce:	ea41 010c 	orrle.w	r1, r1, ip
  4082d2:	4090      	lslle	r0, r2
  4082d4:	1ae4      	subs	r4, r4, r3
  4082d6:	bfa2      	ittt	ge
  4082d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4082dc:	4329      	orrge	r1, r5
  4082de:	bd30      	popge	{r4, r5, pc}
  4082e0:	ea6f 0404 	mvn.w	r4, r4
  4082e4:	3c1f      	subs	r4, #31
  4082e6:	da1c      	bge.n	408322 <__adddf3+0x1d2>
  4082e8:	340c      	adds	r4, #12
  4082ea:	dc0e      	bgt.n	40830a <__adddf3+0x1ba>
  4082ec:	f104 0414 	add.w	r4, r4, #20
  4082f0:	f1c4 0220 	rsb	r2, r4, #32
  4082f4:	fa20 f004 	lsr.w	r0, r0, r4
  4082f8:	fa01 f302 	lsl.w	r3, r1, r2
  4082fc:	ea40 0003 	orr.w	r0, r0, r3
  408300:	fa21 f304 	lsr.w	r3, r1, r4
  408304:	ea45 0103 	orr.w	r1, r5, r3
  408308:	bd30      	pop	{r4, r5, pc}
  40830a:	f1c4 040c 	rsb	r4, r4, #12
  40830e:	f1c4 0220 	rsb	r2, r4, #32
  408312:	fa20 f002 	lsr.w	r0, r0, r2
  408316:	fa01 f304 	lsl.w	r3, r1, r4
  40831a:	ea40 0003 	orr.w	r0, r0, r3
  40831e:	4629      	mov	r1, r5
  408320:	bd30      	pop	{r4, r5, pc}
  408322:	fa21 f004 	lsr.w	r0, r1, r4
  408326:	4629      	mov	r1, r5
  408328:	bd30      	pop	{r4, r5, pc}
  40832a:	f094 0f00 	teq	r4, #0
  40832e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  408332:	bf06      	itte	eq
  408334:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  408338:	3401      	addeq	r4, #1
  40833a:	3d01      	subne	r5, #1
  40833c:	e74e      	b.n	4081dc <__adddf3+0x8c>
  40833e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408342:	bf18      	it	ne
  408344:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408348:	d029      	beq.n	40839e <__adddf3+0x24e>
  40834a:	ea94 0f05 	teq	r4, r5
  40834e:	bf08      	it	eq
  408350:	ea90 0f02 	teqeq	r0, r2
  408354:	d005      	beq.n	408362 <__adddf3+0x212>
  408356:	ea54 0c00 	orrs.w	ip, r4, r0
  40835a:	bf04      	itt	eq
  40835c:	4619      	moveq	r1, r3
  40835e:	4610      	moveq	r0, r2
  408360:	bd30      	pop	{r4, r5, pc}
  408362:	ea91 0f03 	teq	r1, r3
  408366:	bf1e      	ittt	ne
  408368:	2100      	movne	r1, #0
  40836a:	2000      	movne	r0, #0
  40836c:	bd30      	popne	{r4, r5, pc}
  40836e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  408372:	d105      	bne.n	408380 <__adddf3+0x230>
  408374:	0040      	lsls	r0, r0, #1
  408376:	4149      	adcs	r1, r1
  408378:	bf28      	it	cs
  40837a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40837e:	bd30      	pop	{r4, r5, pc}
  408380:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408384:	bf3c      	itt	cc
  408386:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40838a:	bd30      	popcc	{r4, r5, pc}
  40838c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408390:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  408394:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408398:	f04f 0000 	mov.w	r0, #0
  40839c:	bd30      	pop	{r4, r5, pc}
  40839e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4083a2:	bf1a      	itte	ne
  4083a4:	4619      	movne	r1, r3
  4083a6:	4610      	movne	r0, r2
  4083a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4083ac:	bf1c      	itt	ne
  4083ae:	460b      	movne	r3, r1
  4083b0:	4602      	movne	r2, r0
  4083b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4083b6:	bf06      	itte	eq
  4083b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4083bc:	ea91 0f03 	teqeq	r1, r3
  4083c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4083c4:	bd30      	pop	{r4, r5, pc}
  4083c6:	bf00      	nop

004083c8 <__aeabi_ui2d>:
  4083c8:	f090 0f00 	teq	r0, #0
  4083cc:	bf04      	itt	eq
  4083ce:	2100      	moveq	r1, #0
  4083d0:	4770      	bxeq	lr
  4083d2:	b530      	push	{r4, r5, lr}
  4083d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4083d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4083dc:	f04f 0500 	mov.w	r5, #0
  4083e0:	f04f 0100 	mov.w	r1, #0
  4083e4:	e750      	b.n	408288 <__adddf3+0x138>
  4083e6:	bf00      	nop

004083e8 <__aeabi_i2d>:
  4083e8:	f090 0f00 	teq	r0, #0
  4083ec:	bf04      	itt	eq
  4083ee:	2100      	moveq	r1, #0
  4083f0:	4770      	bxeq	lr
  4083f2:	b530      	push	{r4, r5, lr}
  4083f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4083f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4083fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408400:	bf48      	it	mi
  408402:	4240      	negmi	r0, r0
  408404:	f04f 0100 	mov.w	r1, #0
  408408:	e73e      	b.n	408288 <__adddf3+0x138>
  40840a:	bf00      	nop

0040840c <__aeabi_f2d>:
  40840c:	0042      	lsls	r2, r0, #1
  40840e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408412:	ea4f 0131 	mov.w	r1, r1, rrx
  408416:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40841a:	bf1f      	itttt	ne
  40841c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408420:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408424:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408428:	4770      	bxne	lr
  40842a:	f092 0f00 	teq	r2, #0
  40842e:	bf14      	ite	ne
  408430:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408434:	4770      	bxeq	lr
  408436:	b530      	push	{r4, r5, lr}
  408438:	f44f 7460 	mov.w	r4, #896	; 0x380
  40843c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408440:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408444:	e720      	b.n	408288 <__adddf3+0x138>
  408446:	bf00      	nop

00408448 <__aeabi_ul2d>:
  408448:	ea50 0201 	orrs.w	r2, r0, r1
  40844c:	bf08      	it	eq
  40844e:	4770      	bxeq	lr
  408450:	b530      	push	{r4, r5, lr}
  408452:	f04f 0500 	mov.w	r5, #0
  408456:	e00a      	b.n	40846e <__aeabi_l2d+0x16>

00408458 <__aeabi_l2d>:
  408458:	ea50 0201 	orrs.w	r2, r0, r1
  40845c:	bf08      	it	eq
  40845e:	4770      	bxeq	lr
  408460:	b530      	push	{r4, r5, lr}
  408462:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408466:	d502      	bpl.n	40846e <__aeabi_l2d+0x16>
  408468:	4240      	negs	r0, r0
  40846a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40846e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408472:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408476:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40847a:	f43f aedc 	beq.w	408236 <__adddf3+0xe6>
  40847e:	f04f 0203 	mov.w	r2, #3
  408482:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408486:	bf18      	it	ne
  408488:	3203      	addne	r2, #3
  40848a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40848e:	bf18      	it	ne
  408490:	3203      	addne	r2, #3
  408492:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408496:	f1c2 0320 	rsb	r3, r2, #32
  40849a:	fa00 fc03 	lsl.w	ip, r0, r3
  40849e:	fa20 f002 	lsr.w	r0, r0, r2
  4084a2:	fa01 fe03 	lsl.w	lr, r1, r3
  4084a6:	ea40 000e 	orr.w	r0, r0, lr
  4084aa:	fa21 f102 	lsr.w	r1, r1, r2
  4084ae:	4414      	add	r4, r2
  4084b0:	e6c1      	b.n	408236 <__adddf3+0xe6>
  4084b2:	bf00      	nop

004084b4 <__aeabi_dmul>:
  4084b4:	b570      	push	{r4, r5, r6, lr}
  4084b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4084ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4084be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4084c2:	bf1d      	ittte	ne
  4084c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4084c8:	ea94 0f0c 	teqne	r4, ip
  4084cc:	ea95 0f0c 	teqne	r5, ip
  4084d0:	f000 f8de 	bleq	408690 <__aeabi_dmul+0x1dc>
  4084d4:	442c      	add	r4, r5
  4084d6:	ea81 0603 	eor.w	r6, r1, r3
  4084da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4084de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4084e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4084e6:	bf18      	it	ne
  4084e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4084ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4084f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4084f4:	d038      	beq.n	408568 <__aeabi_dmul+0xb4>
  4084f6:	fba0 ce02 	umull	ip, lr, r0, r2
  4084fa:	f04f 0500 	mov.w	r5, #0
  4084fe:	fbe1 e502 	umlal	lr, r5, r1, r2
  408502:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408506:	fbe0 e503 	umlal	lr, r5, r0, r3
  40850a:	f04f 0600 	mov.w	r6, #0
  40850e:	fbe1 5603 	umlal	r5, r6, r1, r3
  408512:	f09c 0f00 	teq	ip, #0
  408516:	bf18      	it	ne
  408518:	f04e 0e01 	orrne.w	lr, lr, #1
  40851c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408520:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408524:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408528:	d204      	bcs.n	408534 <__aeabi_dmul+0x80>
  40852a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40852e:	416d      	adcs	r5, r5
  408530:	eb46 0606 	adc.w	r6, r6, r6
  408534:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408538:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40853c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408540:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408544:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408548:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40854c:	bf88      	it	hi
  40854e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408552:	d81e      	bhi.n	408592 <__aeabi_dmul+0xde>
  408554:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408558:	bf08      	it	eq
  40855a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40855e:	f150 0000 	adcs.w	r0, r0, #0
  408562:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408566:	bd70      	pop	{r4, r5, r6, pc}
  408568:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40856c:	ea46 0101 	orr.w	r1, r6, r1
  408570:	ea40 0002 	orr.w	r0, r0, r2
  408574:	ea81 0103 	eor.w	r1, r1, r3
  408578:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40857c:	bfc2      	ittt	gt
  40857e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408582:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408586:	bd70      	popgt	{r4, r5, r6, pc}
  408588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40858c:	f04f 0e00 	mov.w	lr, #0
  408590:	3c01      	subs	r4, #1
  408592:	f300 80ab 	bgt.w	4086ec <__aeabi_dmul+0x238>
  408596:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40859a:	bfde      	ittt	le
  40859c:	2000      	movle	r0, #0
  40859e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4085a2:	bd70      	pople	{r4, r5, r6, pc}
  4085a4:	f1c4 0400 	rsb	r4, r4, #0
  4085a8:	3c20      	subs	r4, #32
  4085aa:	da35      	bge.n	408618 <__aeabi_dmul+0x164>
  4085ac:	340c      	adds	r4, #12
  4085ae:	dc1b      	bgt.n	4085e8 <__aeabi_dmul+0x134>
  4085b0:	f104 0414 	add.w	r4, r4, #20
  4085b4:	f1c4 0520 	rsb	r5, r4, #32
  4085b8:	fa00 f305 	lsl.w	r3, r0, r5
  4085bc:	fa20 f004 	lsr.w	r0, r0, r4
  4085c0:	fa01 f205 	lsl.w	r2, r1, r5
  4085c4:	ea40 0002 	orr.w	r0, r0, r2
  4085c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4085cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4085d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4085d4:	fa21 f604 	lsr.w	r6, r1, r4
  4085d8:	eb42 0106 	adc.w	r1, r2, r6
  4085dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4085e0:	bf08      	it	eq
  4085e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4085e6:	bd70      	pop	{r4, r5, r6, pc}
  4085e8:	f1c4 040c 	rsb	r4, r4, #12
  4085ec:	f1c4 0520 	rsb	r5, r4, #32
  4085f0:	fa00 f304 	lsl.w	r3, r0, r4
  4085f4:	fa20 f005 	lsr.w	r0, r0, r5
  4085f8:	fa01 f204 	lsl.w	r2, r1, r4
  4085fc:	ea40 0002 	orr.w	r0, r0, r2
  408600:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408608:	f141 0100 	adc.w	r1, r1, #0
  40860c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408610:	bf08      	it	eq
  408612:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408616:	bd70      	pop	{r4, r5, r6, pc}
  408618:	f1c4 0520 	rsb	r5, r4, #32
  40861c:	fa00 f205 	lsl.w	r2, r0, r5
  408620:	ea4e 0e02 	orr.w	lr, lr, r2
  408624:	fa20 f304 	lsr.w	r3, r0, r4
  408628:	fa01 f205 	lsl.w	r2, r1, r5
  40862c:	ea43 0302 	orr.w	r3, r3, r2
  408630:	fa21 f004 	lsr.w	r0, r1, r4
  408634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408638:	fa21 f204 	lsr.w	r2, r1, r4
  40863c:	ea20 0002 	bic.w	r0, r0, r2
  408640:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408648:	bf08      	it	eq
  40864a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40864e:	bd70      	pop	{r4, r5, r6, pc}
  408650:	f094 0f00 	teq	r4, #0
  408654:	d10f      	bne.n	408676 <__aeabi_dmul+0x1c2>
  408656:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40865a:	0040      	lsls	r0, r0, #1
  40865c:	eb41 0101 	adc.w	r1, r1, r1
  408660:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408664:	bf08      	it	eq
  408666:	3c01      	subeq	r4, #1
  408668:	d0f7      	beq.n	40865a <__aeabi_dmul+0x1a6>
  40866a:	ea41 0106 	orr.w	r1, r1, r6
  40866e:	f095 0f00 	teq	r5, #0
  408672:	bf18      	it	ne
  408674:	4770      	bxne	lr
  408676:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40867a:	0052      	lsls	r2, r2, #1
  40867c:	eb43 0303 	adc.w	r3, r3, r3
  408680:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408684:	bf08      	it	eq
  408686:	3d01      	subeq	r5, #1
  408688:	d0f7      	beq.n	40867a <__aeabi_dmul+0x1c6>
  40868a:	ea43 0306 	orr.w	r3, r3, r6
  40868e:	4770      	bx	lr
  408690:	ea94 0f0c 	teq	r4, ip
  408694:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408698:	bf18      	it	ne
  40869a:	ea95 0f0c 	teqne	r5, ip
  40869e:	d00c      	beq.n	4086ba <__aeabi_dmul+0x206>
  4086a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4086a4:	bf18      	it	ne
  4086a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4086aa:	d1d1      	bne.n	408650 <__aeabi_dmul+0x19c>
  4086ac:	ea81 0103 	eor.w	r1, r1, r3
  4086b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4086b4:	f04f 0000 	mov.w	r0, #0
  4086b8:	bd70      	pop	{r4, r5, r6, pc}
  4086ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4086be:	bf06      	itte	eq
  4086c0:	4610      	moveq	r0, r2
  4086c2:	4619      	moveq	r1, r3
  4086c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4086c8:	d019      	beq.n	4086fe <__aeabi_dmul+0x24a>
  4086ca:	ea94 0f0c 	teq	r4, ip
  4086ce:	d102      	bne.n	4086d6 <__aeabi_dmul+0x222>
  4086d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4086d4:	d113      	bne.n	4086fe <__aeabi_dmul+0x24a>
  4086d6:	ea95 0f0c 	teq	r5, ip
  4086da:	d105      	bne.n	4086e8 <__aeabi_dmul+0x234>
  4086dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4086e0:	bf1c      	itt	ne
  4086e2:	4610      	movne	r0, r2
  4086e4:	4619      	movne	r1, r3
  4086e6:	d10a      	bne.n	4086fe <__aeabi_dmul+0x24a>
  4086e8:	ea81 0103 	eor.w	r1, r1, r3
  4086ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4086f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4086f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4086f8:	f04f 0000 	mov.w	r0, #0
  4086fc:	bd70      	pop	{r4, r5, r6, pc}
  4086fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408702:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408706:	bd70      	pop	{r4, r5, r6, pc}

00408708 <__aeabi_ddiv>:
  408708:	b570      	push	{r4, r5, r6, lr}
  40870a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40870e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408716:	bf1d      	ittte	ne
  408718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40871c:	ea94 0f0c 	teqne	r4, ip
  408720:	ea95 0f0c 	teqne	r5, ip
  408724:	f000 f8a7 	bleq	408876 <__aeabi_ddiv+0x16e>
  408728:	eba4 0405 	sub.w	r4, r4, r5
  40872c:	ea81 0e03 	eor.w	lr, r1, r3
  408730:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408734:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408738:	f000 8088 	beq.w	40884c <__aeabi_ddiv+0x144>
  40873c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408740:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408744:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408748:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40874c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408750:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408754:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408758:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40875c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408760:	429d      	cmp	r5, r3
  408762:	bf08      	it	eq
  408764:	4296      	cmpeq	r6, r2
  408766:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40876a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40876e:	d202      	bcs.n	408776 <__aeabi_ddiv+0x6e>
  408770:	085b      	lsrs	r3, r3, #1
  408772:	ea4f 0232 	mov.w	r2, r2, rrx
  408776:	1ab6      	subs	r6, r6, r2
  408778:	eb65 0503 	sbc.w	r5, r5, r3
  40877c:	085b      	lsrs	r3, r3, #1
  40877e:	ea4f 0232 	mov.w	r2, r2, rrx
  408782:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408786:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40878a:	ebb6 0e02 	subs.w	lr, r6, r2
  40878e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408792:	bf22      	ittt	cs
  408794:	1ab6      	subcs	r6, r6, r2
  408796:	4675      	movcs	r5, lr
  408798:	ea40 000c 	orrcs.w	r0, r0, ip
  40879c:	085b      	lsrs	r3, r3, #1
  40879e:	ea4f 0232 	mov.w	r2, r2, rrx
  4087a2:	ebb6 0e02 	subs.w	lr, r6, r2
  4087a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4087aa:	bf22      	ittt	cs
  4087ac:	1ab6      	subcs	r6, r6, r2
  4087ae:	4675      	movcs	r5, lr
  4087b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4087b4:	085b      	lsrs	r3, r3, #1
  4087b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4087ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4087be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4087c2:	bf22      	ittt	cs
  4087c4:	1ab6      	subcs	r6, r6, r2
  4087c6:	4675      	movcs	r5, lr
  4087c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4087cc:	085b      	lsrs	r3, r3, #1
  4087ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4087d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4087d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4087da:	bf22      	ittt	cs
  4087dc:	1ab6      	subcs	r6, r6, r2
  4087de:	4675      	movcs	r5, lr
  4087e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4087e4:	ea55 0e06 	orrs.w	lr, r5, r6
  4087e8:	d018      	beq.n	40881c <__aeabi_ddiv+0x114>
  4087ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4087ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4087f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4087f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4087fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4087fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408802:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408806:	d1c0      	bne.n	40878a <__aeabi_ddiv+0x82>
  408808:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40880c:	d10b      	bne.n	408826 <__aeabi_ddiv+0x11e>
  40880e:	ea41 0100 	orr.w	r1, r1, r0
  408812:	f04f 0000 	mov.w	r0, #0
  408816:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40881a:	e7b6      	b.n	40878a <__aeabi_ddiv+0x82>
  40881c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408820:	bf04      	itt	eq
  408822:	4301      	orreq	r1, r0
  408824:	2000      	moveq	r0, #0
  408826:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40882a:	bf88      	it	hi
  40882c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408830:	f63f aeaf 	bhi.w	408592 <__aeabi_dmul+0xde>
  408834:	ebb5 0c03 	subs.w	ip, r5, r3
  408838:	bf04      	itt	eq
  40883a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40883e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408842:	f150 0000 	adcs.w	r0, r0, #0
  408846:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40884a:	bd70      	pop	{r4, r5, r6, pc}
  40884c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408850:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408854:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408858:	bfc2      	ittt	gt
  40885a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40885e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408862:	bd70      	popgt	{r4, r5, r6, pc}
  408864:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408868:	f04f 0e00 	mov.w	lr, #0
  40886c:	3c01      	subs	r4, #1
  40886e:	e690      	b.n	408592 <__aeabi_dmul+0xde>
  408870:	ea45 0e06 	orr.w	lr, r5, r6
  408874:	e68d      	b.n	408592 <__aeabi_dmul+0xde>
  408876:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40887a:	ea94 0f0c 	teq	r4, ip
  40887e:	bf08      	it	eq
  408880:	ea95 0f0c 	teqeq	r5, ip
  408884:	f43f af3b 	beq.w	4086fe <__aeabi_dmul+0x24a>
  408888:	ea94 0f0c 	teq	r4, ip
  40888c:	d10a      	bne.n	4088a4 <__aeabi_ddiv+0x19c>
  40888e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408892:	f47f af34 	bne.w	4086fe <__aeabi_dmul+0x24a>
  408896:	ea95 0f0c 	teq	r5, ip
  40889a:	f47f af25 	bne.w	4086e8 <__aeabi_dmul+0x234>
  40889e:	4610      	mov	r0, r2
  4088a0:	4619      	mov	r1, r3
  4088a2:	e72c      	b.n	4086fe <__aeabi_dmul+0x24a>
  4088a4:	ea95 0f0c 	teq	r5, ip
  4088a8:	d106      	bne.n	4088b8 <__aeabi_ddiv+0x1b0>
  4088aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4088ae:	f43f aefd 	beq.w	4086ac <__aeabi_dmul+0x1f8>
  4088b2:	4610      	mov	r0, r2
  4088b4:	4619      	mov	r1, r3
  4088b6:	e722      	b.n	4086fe <__aeabi_dmul+0x24a>
  4088b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4088bc:	bf18      	it	ne
  4088be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4088c2:	f47f aec5 	bne.w	408650 <__aeabi_dmul+0x19c>
  4088c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4088ca:	f47f af0d 	bne.w	4086e8 <__aeabi_dmul+0x234>
  4088ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4088d2:	f47f aeeb 	bne.w	4086ac <__aeabi_dmul+0x1f8>
  4088d6:	e712      	b.n	4086fe <__aeabi_dmul+0x24a>

004088d8 <__gedf2>:
  4088d8:	f04f 3cff 	mov.w	ip, #4294967295
  4088dc:	e006      	b.n	4088ec <__cmpdf2+0x4>
  4088de:	bf00      	nop

004088e0 <__ledf2>:
  4088e0:	f04f 0c01 	mov.w	ip, #1
  4088e4:	e002      	b.n	4088ec <__cmpdf2+0x4>
  4088e6:	bf00      	nop

004088e8 <__cmpdf2>:
  4088e8:	f04f 0c01 	mov.w	ip, #1
  4088ec:	f84d cd04 	str.w	ip, [sp, #-4]!
  4088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4088f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4088fc:	bf18      	it	ne
  4088fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408902:	d01b      	beq.n	40893c <__cmpdf2+0x54>
  408904:	b001      	add	sp, #4
  408906:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40890a:	bf0c      	ite	eq
  40890c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408910:	ea91 0f03 	teqne	r1, r3
  408914:	bf02      	ittt	eq
  408916:	ea90 0f02 	teqeq	r0, r2
  40891a:	2000      	moveq	r0, #0
  40891c:	4770      	bxeq	lr
  40891e:	f110 0f00 	cmn.w	r0, #0
  408922:	ea91 0f03 	teq	r1, r3
  408926:	bf58      	it	pl
  408928:	4299      	cmppl	r1, r3
  40892a:	bf08      	it	eq
  40892c:	4290      	cmpeq	r0, r2
  40892e:	bf2c      	ite	cs
  408930:	17d8      	asrcs	r0, r3, #31
  408932:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408936:	f040 0001 	orr.w	r0, r0, #1
  40893a:	4770      	bx	lr
  40893c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408940:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408944:	d102      	bne.n	40894c <__cmpdf2+0x64>
  408946:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40894a:	d107      	bne.n	40895c <__cmpdf2+0x74>
  40894c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408950:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408954:	d1d6      	bne.n	408904 <__cmpdf2+0x1c>
  408956:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40895a:	d0d3      	beq.n	408904 <__cmpdf2+0x1c>
  40895c:	f85d 0b04 	ldr.w	r0, [sp], #4
  408960:	4770      	bx	lr
  408962:	bf00      	nop

00408964 <__aeabi_cdrcmple>:
  408964:	4684      	mov	ip, r0
  408966:	4610      	mov	r0, r2
  408968:	4662      	mov	r2, ip
  40896a:	468c      	mov	ip, r1
  40896c:	4619      	mov	r1, r3
  40896e:	4663      	mov	r3, ip
  408970:	e000      	b.n	408974 <__aeabi_cdcmpeq>
  408972:	bf00      	nop

00408974 <__aeabi_cdcmpeq>:
  408974:	b501      	push	{r0, lr}
  408976:	f7ff ffb7 	bl	4088e8 <__cmpdf2>
  40897a:	2800      	cmp	r0, #0
  40897c:	bf48      	it	mi
  40897e:	f110 0f00 	cmnmi.w	r0, #0
  408982:	bd01      	pop	{r0, pc}

00408984 <__aeabi_dcmpeq>:
  408984:	f84d ed08 	str.w	lr, [sp, #-8]!
  408988:	f7ff fff4 	bl	408974 <__aeabi_cdcmpeq>
  40898c:	bf0c      	ite	eq
  40898e:	2001      	moveq	r0, #1
  408990:	2000      	movne	r0, #0
  408992:	f85d fb08 	ldr.w	pc, [sp], #8
  408996:	bf00      	nop

00408998 <__aeabi_dcmplt>:
  408998:	f84d ed08 	str.w	lr, [sp, #-8]!
  40899c:	f7ff ffea 	bl	408974 <__aeabi_cdcmpeq>
  4089a0:	bf34      	ite	cc
  4089a2:	2001      	movcc	r0, #1
  4089a4:	2000      	movcs	r0, #0
  4089a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4089aa:	bf00      	nop

004089ac <__aeabi_dcmple>:
  4089ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4089b0:	f7ff ffe0 	bl	408974 <__aeabi_cdcmpeq>
  4089b4:	bf94      	ite	ls
  4089b6:	2001      	movls	r0, #1
  4089b8:	2000      	movhi	r0, #0
  4089ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4089be:	bf00      	nop

004089c0 <__aeabi_dcmpge>:
  4089c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4089c4:	f7ff ffce 	bl	408964 <__aeabi_cdrcmple>
  4089c8:	bf94      	ite	ls
  4089ca:	2001      	movls	r0, #1
  4089cc:	2000      	movhi	r0, #0
  4089ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4089d2:	bf00      	nop

004089d4 <__aeabi_dcmpgt>:
  4089d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4089d8:	f7ff ffc4 	bl	408964 <__aeabi_cdrcmple>
  4089dc:	bf34      	ite	cc
  4089de:	2001      	movcc	r0, #1
  4089e0:	2000      	movcs	r0, #0
  4089e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4089e6:	bf00      	nop

004089e8 <__aeabi_dcmpun>:
  4089e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4089ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4089f0:	d102      	bne.n	4089f8 <__aeabi_dcmpun+0x10>
  4089f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4089f6:	d10a      	bne.n	408a0e <__aeabi_dcmpun+0x26>
  4089f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4089fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408a00:	d102      	bne.n	408a08 <__aeabi_dcmpun+0x20>
  408a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408a06:	d102      	bne.n	408a0e <__aeabi_dcmpun+0x26>
  408a08:	f04f 0000 	mov.w	r0, #0
  408a0c:	4770      	bx	lr
  408a0e:	f04f 0001 	mov.w	r0, #1
  408a12:	4770      	bx	lr

00408a14 <__aeabi_d2iz>:
  408a14:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408a18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408a1c:	d215      	bcs.n	408a4a <__aeabi_d2iz+0x36>
  408a1e:	d511      	bpl.n	408a44 <__aeabi_d2iz+0x30>
  408a20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408a24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408a28:	d912      	bls.n	408a50 <__aeabi_d2iz+0x3c>
  408a2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408a2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408a32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408a36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408a3a:	fa23 f002 	lsr.w	r0, r3, r2
  408a3e:	bf18      	it	ne
  408a40:	4240      	negne	r0, r0
  408a42:	4770      	bx	lr
  408a44:	f04f 0000 	mov.w	r0, #0
  408a48:	4770      	bx	lr
  408a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408a4e:	d105      	bne.n	408a5c <__aeabi_d2iz+0x48>
  408a50:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408a54:	bf08      	it	eq
  408a56:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408a5a:	4770      	bx	lr
  408a5c:	f04f 0000 	mov.w	r0, #0
  408a60:	4770      	bx	lr
  408a62:	bf00      	nop

00408a64 <__aeabi_uldivmod>:
  408a64:	b953      	cbnz	r3, 408a7c <__aeabi_uldivmod+0x18>
  408a66:	b94a      	cbnz	r2, 408a7c <__aeabi_uldivmod+0x18>
  408a68:	2900      	cmp	r1, #0
  408a6a:	bf08      	it	eq
  408a6c:	2800      	cmpeq	r0, #0
  408a6e:	bf1c      	itt	ne
  408a70:	f04f 31ff 	movne.w	r1, #4294967295
  408a74:	f04f 30ff 	movne.w	r0, #4294967295
  408a78:	f000 b97a 	b.w	408d70 <__aeabi_idiv0>
  408a7c:	f1ad 0c08 	sub.w	ip, sp, #8
  408a80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  408a84:	f000 f806 	bl	408a94 <__udivmoddi4>
  408a88:	f8dd e004 	ldr.w	lr, [sp, #4]
  408a8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408a90:	b004      	add	sp, #16
  408a92:	4770      	bx	lr

00408a94 <__udivmoddi4>:
  408a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408a98:	468c      	mov	ip, r1
  408a9a:	460d      	mov	r5, r1
  408a9c:	4604      	mov	r4, r0
  408a9e:	9e08      	ldr	r6, [sp, #32]
  408aa0:	2b00      	cmp	r3, #0
  408aa2:	d151      	bne.n	408b48 <__udivmoddi4+0xb4>
  408aa4:	428a      	cmp	r2, r1
  408aa6:	4617      	mov	r7, r2
  408aa8:	d96d      	bls.n	408b86 <__udivmoddi4+0xf2>
  408aaa:	fab2 fe82 	clz	lr, r2
  408aae:	f1be 0f00 	cmp.w	lr, #0
  408ab2:	d00b      	beq.n	408acc <__udivmoddi4+0x38>
  408ab4:	f1ce 0c20 	rsb	ip, lr, #32
  408ab8:	fa01 f50e 	lsl.w	r5, r1, lr
  408abc:	fa20 fc0c 	lsr.w	ip, r0, ip
  408ac0:	fa02 f70e 	lsl.w	r7, r2, lr
  408ac4:	ea4c 0c05 	orr.w	ip, ip, r5
  408ac8:	fa00 f40e 	lsl.w	r4, r0, lr
  408acc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  408ad0:	0c25      	lsrs	r5, r4, #16
  408ad2:	fbbc f8fa 	udiv	r8, ip, sl
  408ad6:	fa1f f987 	uxth.w	r9, r7
  408ada:	fb0a cc18 	mls	ip, sl, r8, ip
  408ade:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  408ae2:	fb08 f309 	mul.w	r3, r8, r9
  408ae6:	42ab      	cmp	r3, r5
  408ae8:	d90a      	bls.n	408b00 <__udivmoddi4+0x6c>
  408aea:	19ed      	adds	r5, r5, r7
  408aec:	f108 32ff 	add.w	r2, r8, #4294967295
  408af0:	f080 8123 	bcs.w	408d3a <__udivmoddi4+0x2a6>
  408af4:	42ab      	cmp	r3, r5
  408af6:	f240 8120 	bls.w	408d3a <__udivmoddi4+0x2a6>
  408afa:	f1a8 0802 	sub.w	r8, r8, #2
  408afe:	443d      	add	r5, r7
  408b00:	1aed      	subs	r5, r5, r3
  408b02:	b2a4      	uxth	r4, r4
  408b04:	fbb5 f0fa 	udiv	r0, r5, sl
  408b08:	fb0a 5510 	mls	r5, sl, r0, r5
  408b0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  408b10:	fb00 f909 	mul.w	r9, r0, r9
  408b14:	45a1      	cmp	r9, r4
  408b16:	d909      	bls.n	408b2c <__udivmoddi4+0x98>
  408b18:	19e4      	adds	r4, r4, r7
  408b1a:	f100 33ff 	add.w	r3, r0, #4294967295
  408b1e:	f080 810a 	bcs.w	408d36 <__udivmoddi4+0x2a2>
  408b22:	45a1      	cmp	r9, r4
  408b24:	f240 8107 	bls.w	408d36 <__udivmoddi4+0x2a2>
  408b28:	3802      	subs	r0, #2
  408b2a:	443c      	add	r4, r7
  408b2c:	eba4 0409 	sub.w	r4, r4, r9
  408b30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408b34:	2100      	movs	r1, #0
  408b36:	2e00      	cmp	r6, #0
  408b38:	d061      	beq.n	408bfe <__udivmoddi4+0x16a>
  408b3a:	fa24 f40e 	lsr.w	r4, r4, lr
  408b3e:	2300      	movs	r3, #0
  408b40:	6034      	str	r4, [r6, #0]
  408b42:	6073      	str	r3, [r6, #4]
  408b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408b48:	428b      	cmp	r3, r1
  408b4a:	d907      	bls.n	408b5c <__udivmoddi4+0xc8>
  408b4c:	2e00      	cmp	r6, #0
  408b4e:	d054      	beq.n	408bfa <__udivmoddi4+0x166>
  408b50:	2100      	movs	r1, #0
  408b52:	e886 0021 	stmia.w	r6, {r0, r5}
  408b56:	4608      	mov	r0, r1
  408b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408b5c:	fab3 f183 	clz	r1, r3
  408b60:	2900      	cmp	r1, #0
  408b62:	f040 808e 	bne.w	408c82 <__udivmoddi4+0x1ee>
  408b66:	42ab      	cmp	r3, r5
  408b68:	d302      	bcc.n	408b70 <__udivmoddi4+0xdc>
  408b6a:	4282      	cmp	r2, r0
  408b6c:	f200 80fa 	bhi.w	408d64 <__udivmoddi4+0x2d0>
  408b70:	1a84      	subs	r4, r0, r2
  408b72:	eb65 0503 	sbc.w	r5, r5, r3
  408b76:	2001      	movs	r0, #1
  408b78:	46ac      	mov	ip, r5
  408b7a:	2e00      	cmp	r6, #0
  408b7c:	d03f      	beq.n	408bfe <__udivmoddi4+0x16a>
  408b7e:	e886 1010 	stmia.w	r6, {r4, ip}
  408b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408b86:	b912      	cbnz	r2, 408b8e <__udivmoddi4+0xfa>
  408b88:	2701      	movs	r7, #1
  408b8a:	fbb7 f7f2 	udiv	r7, r7, r2
  408b8e:	fab7 fe87 	clz	lr, r7
  408b92:	f1be 0f00 	cmp.w	lr, #0
  408b96:	d134      	bne.n	408c02 <__udivmoddi4+0x16e>
  408b98:	1beb      	subs	r3, r5, r7
  408b9a:	0c3a      	lsrs	r2, r7, #16
  408b9c:	fa1f fc87 	uxth.w	ip, r7
  408ba0:	2101      	movs	r1, #1
  408ba2:	fbb3 f8f2 	udiv	r8, r3, r2
  408ba6:	0c25      	lsrs	r5, r4, #16
  408ba8:	fb02 3318 	mls	r3, r2, r8, r3
  408bac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408bb0:	fb0c f308 	mul.w	r3, ip, r8
  408bb4:	42ab      	cmp	r3, r5
  408bb6:	d907      	bls.n	408bc8 <__udivmoddi4+0x134>
  408bb8:	19ed      	adds	r5, r5, r7
  408bba:	f108 30ff 	add.w	r0, r8, #4294967295
  408bbe:	d202      	bcs.n	408bc6 <__udivmoddi4+0x132>
  408bc0:	42ab      	cmp	r3, r5
  408bc2:	f200 80d1 	bhi.w	408d68 <__udivmoddi4+0x2d4>
  408bc6:	4680      	mov	r8, r0
  408bc8:	1aed      	subs	r5, r5, r3
  408bca:	b2a3      	uxth	r3, r4
  408bcc:	fbb5 f0f2 	udiv	r0, r5, r2
  408bd0:	fb02 5510 	mls	r5, r2, r0, r5
  408bd4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  408bd8:	fb0c fc00 	mul.w	ip, ip, r0
  408bdc:	45a4      	cmp	ip, r4
  408bde:	d907      	bls.n	408bf0 <__udivmoddi4+0x15c>
  408be0:	19e4      	adds	r4, r4, r7
  408be2:	f100 33ff 	add.w	r3, r0, #4294967295
  408be6:	d202      	bcs.n	408bee <__udivmoddi4+0x15a>
  408be8:	45a4      	cmp	ip, r4
  408bea:	f200 80b8 	bhi.w	408d5e <__udivmoddi4+0x2ca>
  408bee:	4618      	mov	r0, r3
  408bf0:	eba4 040c 	sub.w	r4, r4, ip
  408bf4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408bf8:	e79d      	b.n	408b36 <__udivmoddi4+0xa2>
  408bfa:	4631      	mov	r1, r6
  408bfc:	4630      	mov	r0, r6
  408bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408c02:	f1ce 0420 	rsb	r4, lr, #32
  408c06:	fa05 f30e 	lsl.w	r3, r5, lr
  408c0a:	fa07 f70e 	lsl.w	r7, r7, lr
  408c0e:	fa20 f804 	lsr.w	r8, r0, r4
  408c12:	0c3a      	lsrs	r2, r7, #16
  408c14:	fa25 f404 	lsr.w	r4, r5, r4
  408c18:	ea48 0803 	orr.w	r8, r8, r3
  408c1c:	fbb4 f1f2 	udiv	r1, r4, r2
  408c20:	ea4f 4518 	mov.w	r5, r8, lsr #16
  408c24:	fb02 4411 	mls	r4, r2, r1, r4
  408c28:	fa1f fc87 	uxth.w	ip, r7
  408c2c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  408c30:	fb01 f30c 	mul.w	r3, r1, ip
  408c34:	42ab      	cmp	r3, r5
  408c36:	fa00 f40e 	lsl.w	r4, r0, lr
  408c3a:	d909      	bls.n	408c50 <__udivmoddi4+0x1bc>
  408c3c:	19ed      	adds	r5, r5, r7
  408c3e:	f101 30ff 	add.w	r0, r1, #4294967295
  408c42:	f080 808a 	bcs.w	408d5a <__udivmoddi4+0x2c6>
  408c46:	42ab      	cmp	r3, r5
  408c48:	f240 8087 	bls.w	408d5a <__udivmoddi4+0x2c6>
  408c4c:	3902      	subs	r1, #2
  408c4e:	443d      	add	r5, r7
  408c50:	1aeb      	subs	r3, r5, r3
  408c52:	fa1f f588 	uxth.w	r5, r8
  408c56:	fbb3 f0f2 	udiv	r0, r3, r2
  408c5a:	fb02 3310 	mls	r3, r2, r0, r3
  408c5e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408c62:	fb00 f30c 	mul.w	r3, r0, ip
  408c66:	42ab      	cmp	r3, r5
  408c68:	d907      	bls.n	408c7a <__udivmoddi4+0x1e6>
  408c6a:	19ed      	adds	r5, r5, r7
  408c6c:	f100 38ff 	add.w	r8, r0, #4294967295
  408c70:	d26f      	bcs.n	408d52 <__udivmoddi4+0x2be>
  408c72:	42ab      	cmp	r3, r5
  408c74:	d96d      	bls.n	408d52 <__udivmoddi4+0x2be>
  408c76:	3802      	subs	r0, #2
  408c78:	443d      	add	r5, r7
  408c7a:	1aeb      	subs	r3, r5, r3
  408c7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  408c80:	e78f      	b.n	408ba2 <__udivmoddi4+0x10e>
  408c82:	f1c1 0720 	rsb	r7, r1, #32
  408c86:	fa22 f807 	lsr.w	r8, r2, r7
  408c8a:	408b      	lsls	r3, r1
  408c8c:	fa05 f401 	lsl.w	r4, r5, r1
  408c90:	ea48 0303 	orr.w	r3, r8, r3
  408c94:	fa20 fe07 	lsr.w	lr, r0, r7
  408c98:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  408c9c:	40fd      	lsrs	r5, r7
  408c9e:	ea4e 0e04 	orr.w	lr, lr, r4
  408ca2:	fbb5 f9fc 	udiv	r9, r5, ip
  408ca6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  408caa:	fb0c 5519 	mls	r5, ip, r9, r5
  408cae:	fa1f f883 	uxth.w	r8, r3
  408cb2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  408cb6:	fb09 f408 	mul.w	r4, r9, r8
  408cba:	42ac      	cmp	r4, r5
  408cbc:	fa02 f201 	lsl.w	r2, r2, r1
  408cc0:	fa00 fa01 	lsl.w	sl, r0, r1
  408cc4:	d908      	bls.n	408cd8 <__udivmoddi4+0x244>
  408cc6:	18ed      	adds	r5, r5, r3
  408cc8:	f109 30ff 	add.w	r0, r9, #4294967295
  408ccc:	d243      	bcs.n	408d56 <__udivmoddi4+0x2c2>
  408cce:	42ac      	cmp	r4, r5
  408cd0:	d941      	bls.n	408d56 <__udivmoddi4+0x2c2>
  408cd2:	f1a9 0902 	sub.w	r9, r9, #2
  408cd6:	441d      	add	r5, r3
  408cd8:	1b2d      	subs	r5, r5, r4
  408cda:	fa1f fe8e 	uxth.w	lr, lr
  408cde:	fbb5 f0fc 	udiv	r0, r5, ip
  408ce2:	fb0c 5510 	mls	r5, ip, r0, r5
  408ce6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  408cea:	fb00 f808 	mul.w	r8, r0, r8
  408cee:	45a0      	cmp	r8, r4
  408cf0:	d907      	bls.n	408d02 <__udivmoddi4+0x26e>
  408cf2:	18e4      	adds	r4, r4, r3
  408cf4:	f100 35ff 	add.w	r5, r0, #4294967295
  408cf8:	d229      	bcs.n	408d4e <__udivmoddi4+0x2ba>
  408cfa:	45a0      	cmp	r8, r4
  408cfc:	d927      	bls.n	408d4e <__udivmoddi4+0x2ba>
  408cfe:	3802      	subs	r0, #2
  408d00:	441c      	add	r4, r3
  408d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  408d06:	eba4 0408 	sub.w	r4, r4, r8
  408d0a:	fba0 8902 	umull	r8, r9, r0, r2
  408d0e:	454c      	cmp	r4, r9
  408d10:	46c6      	mov	lr, r8
  408d12:	464d      	mov	r5, r9
  408d14:	d315      	bcc.n	408d42 <__udivmoddi4+0x2ae>
  408d16:	d012      	beq.n	408d3e <__udivmoddi4+0x2aa>
  408d18:	b156      	cbz	r6, 408d30 <__udivmoddi4+0x29c>
  408d1a:	ebba 030e 	subs.w	r3, sl, lr
  408d1e:	eb64 0405 	sbc.w	r4, r4, r5
  408d22:	fa04 f707 	lsl.w	r7, r4, r7
  408d26:	40cb      	lsrs	r3, r1
  408d28:	431f      	orrs	r7, r3
  408d2a:	40cc      	lsrs	r4, r1
  408d2c:	6037      	str	r7, [r6, #0]
  408d2e:	6074      	str	r4, [r6, #4]
  408d30:	2100      	movs	r1, #0
  408d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408d36:	4618      	mov	r0, r3
  408d38:	e6f8      	b.n	408b2c <__udivmoddi4+0x98>
  408d3a:	4690      	mov	r8, r2
  408d3c:	e6e0      	b.n	408b00 <__udivmoddi4+0x6c>
  408d3e:	45c2      	cmp	sl, r8
  408d40:	d2ea      	bcs.n	408d18 <__udivmoddi4+0x284>
  408d42:	ebb8 0e02 	subs.w	lr, r8, r2
  408d46:	eb69 0503 	sbc.w	r5, r9, r3
  408d4a:	3801      	subs	r0, #1
  408d4c:	e7e4      	b.n	408d18 <__udivmoddi4+0x284>
  408d4e:	4628      	mov	r0, r5
  408d50:	e7d7      	b.n	408d02 <__udivmoddi4+0x26e>
  408d52:	4640      	mov	r0, r8
  408d54:	e791      	b.n	408c7a <__udivmoddi4+0x1e6>
  408d56:	4681      	mov	r9, r0
  408d58:	e7be      	b.n	408cd8 <__udivmoddi4+0x244>
  408d5a:	4601      	mov	r1, r0
  408d5c:	e778      	b.n	408c50 <__udivmoddi4+0x1bc>
  408d5e:	3802      	subs	r0, #2
  408d60:	443c      	add	r4, r7
  408d62:	e745      	b.n	408bf0 <__udivmoddi4+0x15c>
  408d64:	4608      	mov	r0, r1
  408d66:	e708      	b.n	408b7a <__udivmoddi4+0xe6>
  408d68:	f1a8 0802 	sub.w	r8, r8, #2
  408d6c:	443d      	add	r5, r7
  408d6e:	e72b      	b.n	408bc8 <__udivmoddi4+0x134>

00408d70 <__aeabi_idiv0>:
  408d70:	4770      	bx	lr
  408d72:	bf00      	nop
  408d74:	61746144 	.word	0x61746144
  408d78:	63614320 	.word	0x63614320
  408d7c:	65206568 	.word	0x65206568
  408d80:	6c62616e 	.word	0x6c62616e
  408d84:	00006465 	.word	0x00006465
  408d88:	64497764 	.word	0x64497764
  408d8c:	36203c20 	.word	0x36203c20
  408d90:	00000033 	.word	0x00000033
  408d94:	2e2f2e2e 	.word	0x2e2f2e2e
  408d98:	616f622f 	.word	0x616f622f
  408d9c:	635f6472 	.word	0x635f6472
  408da0:	6574726f 	.word	0x6574726f
  408da4:	695f3778 	.word	0x695f3778
  408da8:	2e74696e 	.word	0x2e74696e
  408dac:	00000063 	.word	0x00000063
  408db0:	64497764 	.word	0x64497764
  408db4:	49203c20 	.word	0x49203c20
  408db8:	45505f44 	.word	0x45505f44
  408dbc:	48504952 	.word	0x48504952
  408dc0:	554f435f 	.word	0x554f435f
  408dc4:	0000544e 	.word	0x0000544e
  408dc8:	616c6564 	.word	0x616c6564
  408dcc:	5f737579 	.word	0x5f737579
  408dd0:	61726170 	.word	0x61726170
  408dd4:	6574656d 	.word	0x6574656d
  408dd8:	25203a72 	.word	0x25203a72
  408ddc:	000a646c 	.word	0x000a646c

00408de0 <__func__.20161>:
  408de0:	5f434d50 61736944 50656c62 70697265     PMC_DisablePerip
  408df0:	61726568 0000006c                       heral...

00408df8 <__func__.20165>:
  408df8:	5f434d50 65507349 68706972 62616e45     PMC_IsPeriphEnab
  408e08:	0064656c 0000000a 6d6d7544 61482079     led.....Dummy Ha
  408e18:	656c646e 61482072 656c646e 00000a72     ndler Handler...
  408e28:	206e490a 64726148 75614620 4820746c     .In Hard Fault H
  408e38:	6c646e61 000a7265 2d424353 5346483e     andler..SCB->HFS
  408e48:	203d2052 30257830 0a786c38 00000000     R = 0x%08lx.....
  408e58:	63726f46 48206465 20647261 6c756146     Forced Hard Faul
  408e68:	00000a74 67617355 61462065 3a746c75     t...Usage Fault:
  408e78:	00000020 65646e55 656e6966 6e492064      ...Undefined In
  408e88:	75727473 6f697463 000a206e 61766e49     struction ..Inva
  408e98:	2064696c 74617453 000a2065 61766e49     lid State ..Inva
  408ea8:	2064696c 4c204350 2064616f 0000000a     lid PC Load ....
  408eb8:	63206f4e 6f72706f 73736563 0a20726f     No coprocessor .
  408ec8:	00000000 6c616e55 656e6769 654d2064     ....Unaligned Me
  408ed8:	79726f6d 63634120 20737365 0000000a     mory Access ....
  408ee8:	69766944 62206564 655a2079 0a206f72     Divide by Zero .
  408ef8:	00000000 20737542 6c756146 00203a74     ....Bus Fault: .
  408f08:	74736e49 74637572 206e6f69 20737542     Instruction Bus 
  408f18:	6f727245 000a2072 61746144 73754220     Error ..Data Bus
  408f28:	72724520 0a20726f 00000000 6f697250      Error .....Prio
  408f38:	79746972 72724520 0a20726f 00000000     rity Error .....
  408f48:	55206e6f 6174736e 6e696b63 000a2067     on Unstacking ..
  408f58:	53206e6f 6b636174 20676e69 0000000a     on Stacking ....
  408f68:	7563636f 64657272 72756420 20676e69     occurred during 
  408f78:	616f6c46 676e6974 696f702d 0a20746e     Floating-point .
  408f88:	00000000 72646441 20737365 69676552     ....Address Regi
  408f98:	72657473 6c617620 0a206469 00000000     ster valid .....
  408fa8:	6f6d654d 4d207972 67616e61 61462065     Memory Manage Fa
  408fb8:	3a746c75 00000020 74736e49 74637572     ult: ...Instruct
  408fc8:	206e6f69 65636341 56207373 616c6f69     ion Access Viola
  408fd8:	6e6f6974 00000a20 61746144 63634120     tion ...Data Acc
  408fe8:	20737365 6c6f6956 6f697461 000a206e     ess Violation ..
  408ff8:	4d6d654d 67616e61 61462065 20746c75     MemManage Fault 
  409008:	55206e6f 6174736e 6e696b63 000a2067     on Unstacking ..
  409018:	4d6d654d 67616e61 61462065 20746c75     MemManage Fault 
  409028:	53206e6f 6b636174 20676e69 00000a20     on Stacking  ...
  409038:	4d6d654d 67616e61 61462065 20746c75     MemManage Fault 
  409048:	7563636f 64657272 72756420 20676e69     occurred during 
  409058:	616f6c46 676e6974 696f702d 0a20746e     Floating-point .
  409068:	00000000 6c756146 64412074 73657264     ....Fault Addres
  409078:	65522073 74736967 28207265 41464d4d     s Register (MMFA
  409088:	76202952 64696c61 000a2020 74696e69     R) valid  ..init
  409098:	52445320 00004d41 25203a78 69252d69      SDRAM..x: %i-%i
  4090a8:	203a7920 252d6925 00000a69 6b6f6f6c      y: %i-%i...look
  4090b8:	20676e69 20726f66 70736964 2079616c     ing for display 
  4090c8:	65707974 0000000a 2044434c 70736944     type....LCD Disp
  4090d8:	2079616c 31445353 20393832 6e756f66     lay SSD1289 foun
  4090e8:	000a2164 2044434c 70736944 2079616c     d!..LCD Display 
  4090f8:	39494c49 20313433 6e756f66 000a2164     ILI9341 found!..

00409108 <_global_impure_ptr>:
  409108:	20400010 0000000a 00464e49 00666e69     ..@ ....INF.inf.
  409118:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  409128:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  409138:	37363534 62613938 66656463 00000000     456789abcdef....
  409148:	6c756e28 0000296c 00000030              (null)..0...

00409154 <blanks.7223>:
  409154:	20202020 20202020 20202020 20202020                     

00409164 <zeroes.7224>:
  409164:	30303030 30303030 30303030 30303030     0000000000000000

00409174 <blanks.7238>:
  409174:	20202020 20202020 20202020 20202020                     

00409184 <zeroes.7239>:
  409184:	30303030 30303030 30303030 30303030     0000000000000000
  409194:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4091a4:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  4091b4:	00000000                                ....

004091b8 <__mprec_bigtens>:
  4091b8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4091c8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4091d8:	7f73bf3c 75154fdd                       <.s..O.u

004091e0 <__mprec_tens>:
  4091e0:	00000000 3ff00000 00000000 40240000     .......?......$@
  4091f0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409200:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409210:	00000000 412e8480 00000000 416312d0     .......A......cA
  409220:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  409230:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409240:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  409250:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409260:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409270:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409280:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409290:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4092a0:	79d99db4 44ea7843                       ...yCx.D

004092a8 <p05.6055>:
  4092a8:	00000005 00000019 0000007d              ........}...

004092b4 <_ctype_>:
  4092b4:	20202000 20202020 28282020 20282828     .         ((((( 
  4092c4:	20202020 20202020 20202020 20202020                     
  4092d4:	10108820 10101010 10101010 10101010      ...............
  4092e4:	04040410 04040404 10040404 10101010     ................
  4092f4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  409304:	01010101 01010101 01010101 10101010     ................
  409314:	42421010 42424242 02020202 02020202     ..BBBBBB........
  409324:	02020202 02020202 02020202 10101010     ................
  409334:	00000020 00000000 00000000 00000000      ...............
	...

004093b8 <_init>:
  4093b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093ba:	bf00      	nop
  4093bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093be:	bc08      	pop	{r3}
  4093c0:	469e      	mov	lr, r3
  4093c2:	4770      	bx	lr

004093c4 <__init_array_start>:
  4093c4:	004050f1 	.word	0x004050f1

004093c8 <__frame_dummy_init_array_entry>:
  4093c8:	00400165                                e.@.

004093cc <_fini>:
  4093cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093ce:	bf00      	nop
  4093d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093d2:	bc08      	pop	{r3}
  4093d4:	469e      	mov	lr, r3
  4093d6:	4770      	bx	lr

004093d8 <__fini_array_start>:
  4093d8:	00400141 	.word	0x00400141
