<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s'" level="0">
<item name = "Date">Tue Dec 19 17:50:59 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">25.00 ns, 20.923 ns, 3.12 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 35, 0.875 us, 0.875 us, 36, 36, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210">dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0, 34, 34, 0.850 us, 0.850 us, 35, 35, function</column>
<column name="call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223">shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 2, 1401, 2016, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 279, -</column>
<column name="Register">-, -, 408, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210">dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0, 0, 2, 1272, 1952, 0</column>
<column name="call_ret19_shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_fu_223">shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s, 0, 0, 129, 64, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_519_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_530_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln326_fu_473_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln328_fu_484_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln289_1_fu_305_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_2_fu_311_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_299_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state36">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_419">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_486">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op125">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln289_1_fu_253_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln289_2_fu_273_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln289_3_fu_293_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln289_fu_243_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln313_fu_468_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="icmp_ln317_fu_514_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="select_ln323_fu_535_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_489_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">165, 37, 1, 37</column>
<column name="ap_phi_mux_storemerge_phi_fu_203_p4">15, 3, 32, 96</column>
<column name="pX">9, 2, 32, 64</column>
<column name="pY">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="sX">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln289_2_reg_587">1, 0, 1, 0</column>
<column name="ap_CS_fsm">36, 0, 36, 0</column>
<column name="ap_port_reg_in_elem_data_V_read">16, 0, 16, 0</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_fu_210_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln289_1_reg_570">1, 0, 1, 0</column>
<column name="icmp_ln289_reg_560">1, 0, 1, 0</column>
<column name="kernel_data_V_1_1">16, 0, 16, 0</column>
<column name="kernel_data_V_1_2">16, 0, 16, 0</column>
<column name="kernel_data_V_1_4">16, 0, 16, 0</column>
<column name="kernel_data_V_1_5">16, 0, 16, 0</column>
<column name="kernel_data_V_1_7">16, 0, 16, 0</column>
<column name="kernel_data_V_1_8">16, 0, 16, 0</column>
<column name="pX">32, 0, 32, 0</column>
<column name="pX_load_reg_581">32, 0, 32, 0</column>
<column name="pY">32, 0, 32, 0</column>
<column name="pY_load_reg_575">32, 0, 32, 0</column>
<column name="sX">32, 0, 32, 0</column>
<column name="sX_load_reg_555">32, 0, 32, 0</column>
<column name="sY">32, 0, 32, 0</column>
<column name="sY_load_reg_565">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_4_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_5_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_6_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="res_stream_V_data_7_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config2&gt;, return value</column>
<column name="in_elem_data_V_read">in, 16, ap_none, in_elem_data_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 16, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 16, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 16, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 16, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 16, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 16, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 16, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 16, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
