Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Apr  9 22:26:40 2025
| Host              : didi running 64-bit Ubuntu 22.04.3 LTS
| Command           : report_timing_summary -file ./report/fft1D_512_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.117        0.000                      0                22208        0.021        0.000                      0                22208        3.458        0.000                       0                 11028  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.117        0.000                      0                22208        0.021        0.000                      0                22208        3.458        0.000                       0                 11028  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 3.898ns (51.302%)  route 3.700ns (48.698%))
  Logic Levels:           22  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/ap_clk
    SLICE_X66Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.108 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/sub_ln506_reg_1737_reg[4]/Q
                         net (fo=9, routed)           0.200     0.308    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/Q[3]
    SLICE_X66Y24         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     0.406 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_41__1/O
                         net (fo=166, routed)         0.384     0.789    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/zext_ln506_fu_665_p1[1]
    SLICE_X69Y24         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.824 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0/O
                         net (fo=2, routed)           0.133     0.958    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_271__0_n_0
    SLICE_X68Y23         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.993 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0/O
                         net (fo=2, routed)           0.144     1.137    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_210__0_n_0
    SLICE_X65Y23         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     1.189 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0/O
                         net (fo=2, routed)           0.203     1.392    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_223__0_n_0
    SLICE_X62Y22         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.515 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0/O
                         net (fo=2, routed)           0.233     1.748    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_149__0_n_0
    SLICE_X66Y19         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.881 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3/O
                         net (fo=1, routed)           0.191     2.072    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_77__3_n_0
    SLICE_X66Y19         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.220 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_21__4/O
                         net (fo=12, routed)          0.760     2.980    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/A[11]
    DSP48E2_X5Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     3.172 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     3.172    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X5Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     3.248 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     3.248    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X5Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[32])
                                                      0.505     3.753 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER_INST/U[32]
                         net (fo=1, routed)           0.000     3.753    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_MULTIPLIER.U<32>
    DSP48E2_X5Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[32]_U_DATA[32])
                                                      0.047     3.800 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA_INST/U_DATA[32]
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_M_DATA.U_DATA<32>
    DSP48E2_X5Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[32]_ALU_OUT[47])
                                                      0.585     4.385 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.385    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.507 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.521    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/PCIN[47]
    DSP48E2_X5Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.067 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.067    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.189 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     5.227    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/PCIN[47]
    DSP48E2_X5Y8         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     5.773 f  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.773    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y8         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     5.882 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1/DSP_OUTPUT_INST/P[0]
                         net (fo=5, routed)           0.488     6.370    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product__1_n_105
    SLICE_X50Y29         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.468 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U4/tmp_product_i_33__4/O
                         net (fo=1, routed)           0.272     6.740    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927_n_226
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.833 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.052     6.885    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X52Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.900 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.926    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X52Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.941 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.967    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X52Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     7.090 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[5]
                         net (fo=11, routed)          0.536     7.626    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/B[11]
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/CLK
    DSP48E2_X6Y12        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    DSP48E2_X6Y12        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[11])
                                                     -0.265     7.743    bd_0_i/hls_inst/inst/grp_sin_or_cos_double_s_fu_6927/mul_49ns_49ns_98_1_1_U6/tmp_product__2/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.743    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  0.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter8_reg_r/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter9_reg_r/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.637%)  route 0.035ns (47.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X78Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter8_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y75         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter8_reg_r/Q
                         net (fo=3, routed)           0.035     0.087    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter8_reg_r_0
    SLICE_X78Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter9_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12394, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_clk
    SLICE_X78Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter9_reg_r/C
                         clock pessimism              0.000     0.019    
    SLICE_X78Y75         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_fft1D_512_Pipeline_twiddles_fu_2005/ap_enable_reg_pp0_iter9_reg_r
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK



