

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Mon Sep  5 13:09:02 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.176 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|      802|  60.000 ns|  16.040 us|    3|  802|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_width  |        1|      800|         2|          1|          1|  1 ~ 800|       yes|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     46|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    103|    -|
|Register         |        -|   -|     40|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     40|    149|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_6_fu_207_p2                     |         +|   0|  0|  17|          10|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_232                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_235                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_239                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln3060_fu_201_p2             |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln3064_fu_213_p2               |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  46|          29|          21|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_164_p4  |  13|          3|    1|          3|
    |ap_phi_mux_sof_phi_fu_175_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_5          |   9|          2|   10|         20|
    |axi_data_V_fu_90              |   9|          2|   24|         48|
    |axi_last_V_fu_94              |   9|          2|    1|          2|
    |eol_reg_161                   |   9|          2|    1|          2|
    |j_fu_86                       |   9|          2|   10|         20|
    |s_axis_video_TDATA_blk_n      |   9|          2|    1|          2|
    |srcLayer0_blk_n               |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 103|         23|   52|        105|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_V_fu_90         |  24|   0|   24|          0|
    |axi_last_V_fu_94         |   1|   0|    1|          0|
    |eol_reg_161              |   1|   0|    1|          0|
    |icmp_ln3060_reg_297      |   1|   0|    1|          0|
    |j_fu_86                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  40|   0|   40|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|s_axis_video_TVALID       |   in|    1|        axis|                        s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA        |   in|   24|        axis|                        s_axis_video_V_data_V|       pointer|
|srcLayer0_din             |  out|   24|     ap_fifo|                                    srcLayer0|       pointer|
|srcLayer0_num_data_valid  |   in|    2|     ap_fifo|                                    srcLayer0|       pointer|
|srcLayer0_fifo_cap        |   in|    2|     ap_fifo|                                    srcLayer0|       pointer|
|srcLayer0_full_n          |   in|    1|     ap_fifo|                                    srcLayer0|       pointer|
|srcLayer0_write           |  out|    1|     ap_fifo|                                    srcLayer0|       pointer|
|sof_9                     |   in|    1|     ap_none|                                        sof_9|        scalar|
|axi_last_V_10             |   in|    1|     ap_none|                                axi_last_V_10|        scalar|
|axi_data_V_10             |   in|   24|     ap_none|                                axi_data_V_10|        scalar|
|cols                      |   in|   10|     ap_none|                                         cols|        scalar|
|s_axis_video_TREADY       |  out|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST        |   in|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP        |   in|    3|        axis|                        s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB        |   in|    3|        axis|                        s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER        |   in|    1|        axis|                        s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST        |   in|    1|        axis|                        s_axis_video_V_last_V|       pointer|
|s_axis_video_TID          |   in|    1|        axis|                          s_axis_video_V_id_V|       pointer|
|eol_out                   |  out|    1|      ap_vld|                                      eol_out|       pointer|
|eol_out_ap_vld            |  out|    1|      ap_vld|                                      eol_out|       pointer|
|axi_data_V_11_out         |  out|   24|      ap_vld|                            axi_data_V_11_out|       pointer|
|axi_data_V_11_out_ap_vld  |  out|    1|      ap_vld|                            axi_data_V_11_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.17>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data_V = alloca i32 1"   --->   Operation 6 'alloca' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last_V = alloca i32 1"   --->   Operation 7 'alloca' 'axi_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_strb_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_keep_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video_V_data_V, void @empty_3, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer0, void @empty_42, i32 0, i32 0, void @empty_38, i32 0, i32 0, void @empty_38, void @empty_38, void @empty_38, i32 0, i32 0, i32 0, i32 0, void @empty_38, void @empty_38, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cols_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %cols"   --->   Operation 16 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_data_V_10_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %axi_data_V_10"   --->   Operation 17 'read' 'axi_data_V_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_last_V_10_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_V_10"   --->   Operation 18 'read' 'axi_last_V_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sof_9_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_9"   --->   Operation 19 'read' 'sof_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i1 %axi_last_V_10_read, i1 %axi_last_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln0 = store i24 %axi_data_V_10_read, i24 %axi_data_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%br_ln0 = br void %for.body10"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%eol = phi i1 %axi_last_V_8, void %if.end, i1 0, void %newFuncRoot"   --->   Operation 24 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %if.end, i1 %sof_9_read, void %newFuncRoot"   --->   Operation 25 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_5 = load i10 %j" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3060]   --->   Operation 26 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.70ns)   --->   "%icmp_ln3060 = icmp_eq  i10 %j_5, i10 %cols_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3060]   --->   Operation 27 'icmp' 'icmp_ln3060' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 800, i64 0"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.12ns)   --->   "%j_6 = add i10 %j_5, i10 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3060]   --->   Operation 29 'add' 'j_6' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln3060 = br i1 %icmp_ln3060, void %for.body10.split, void %loop_wait_for_eol.loopexit.exitStub" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3060]   --->   Operation 30 'br' 'br_ln3060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln3063 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_38" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3063]   --->   Operation 31 'specpipeline' 'specpipeline_ln3063' <Predicate = (!icmp_ln3060)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln3031 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3031]   --->   Operation 32 'specloopname' 'specloopname_ln3031' <Predicate = (!icmp_ln3060)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.97ns)   --->   "%or_ln3064 = or i1 %sof, i1 %eol" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3064]   --->   Operation 33 'or' 'or_ln3064' <Predicate = (!icmp_ln3060)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln3064 = br i1 %or_ln3064, void %if.else, void %if.end" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3064]   --->   Operation 34 'br' 'br_ln3064' <Predicate = (!icmp_ln3060)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V"   --->   Operation 35 'read' 'empty' <Predicate = (!icmp_ln3060 & !or_ln3064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i34 %empty"   --->   Operation 36 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln3060 & !or_ln3064)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i34 %empty"   --->   Operation 37 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln3060 & !or_ln3064)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln283 = store i1 %tmp_last_V, i1 %axi_last_V"   --->   Operation 38 'store' 'store_ln283' <Predicate = (!icmp_ln3060 & !or_ln3064)> <Delay = 1.61>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln283 = store i24 %tmp_data_V, i24 %axi_data_V"   --->   Operation 39 'store' 'store_ln283' <Predicate = (!icmp_ln3060 & !or_ln3064)> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln3060 & !or_ln3064)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln3060 = store i10 %j_6, i10 %j" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3060]   --->   Operation 41 'store' 'store_ln3060' <Predicate = (!icmp_ln3060)> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln3060 = br void %for.body10" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3060]   --->   Operation 42 'br' 'br_ln3060' <Predicate = (!icmp_ln3060)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%axi_data_V_load = load i24 %axi_data_V"   --->   Operation 49 'load' 'axi_data_V_load' <Predicate = (icmp_ln3060)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln3060)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %axi_data_V_11_out, i24 %axi_data_V_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln3060)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln3060)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%axi_data_V_7 = load i24 %axi_data_V" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'load' 'axi_data_V_7' <Predicate = (!icmp_ln3060)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%axi_last_V_8 = load i1 %axi_last_V"   --->   Operation 44 'load' 'axi_last_V_8' <Predicate = (!icmp_ln3060)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %axi_data_V_7, i32 16, i32 23"   --->   Operation 45 'partselect' 'tmp_s' <Predicate = (!icmp_ln3060)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i24 %axi_data_V_7" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln3060)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln174, i8 %tmp_s" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln3060)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.90ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %srcLayer0, i24 %p_0" [/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!icmp_ln3060)> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_V_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_V_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcLayer0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eol_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_V_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
axi_data_V            (alloca           ) [ 011]
axi_last_V            (alloca           ) [ 011]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
cols_read             (read             ) [ 000]
axi_data_V_10_read    (read             ) [ 000]
axi_last_V_10_read    (read             ) [ 000]
sof_9_read            (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
eol                   (phi              ) [ 010]
sof                   (phi              ) [ 010]
j_5                   (load             ) [ 000]
icmp_ln3060           (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
j_6                   (add              ) [ 000]
br_ln3060             (br               ) [ 000]
specpipeline_ln3063   (specpipeline     ) [ 000]
specloopname_ln3031   (specloopname     ) [ 000]
or_ln3064             (or               ) [ 010]
br_ln3064             (br               ) [ 000]
empty                 (read             ) [ 000]
tmp_data_V            (extractvalue     ) [ 000]
tmp_last_V            (extractvalue     ) [ 000]
store_ln283           (store            ) [ 000]
store_ln283           (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln3060          (store            ) [ 000]
br_ln3060             (br               ) [ 010]
axi_data_V_7          (load             ) [ 000]
axi_last_V_8          (load             ) [ 010]
tmp_s                 (partselect       ) [ 000]
trunc_ln174           (trunc            ) [ 000]
p_0                   (bitconcatenate   ) [ 000]
write_ln174           (write            ) [ 000]
axi_data_V_load       (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_9"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_last_V_10">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_V_10"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_data_V_10">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcLayer0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="eol_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eol_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axi_data_V_11_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_11_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="axi_data_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="axi_last_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cols_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="10" slack="0"/>
<pin id="101" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="axi_data_V_10_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_V_10_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="axi_last_V_10_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_V_10_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sof_9_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_9_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="34" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="0" index="3" bw="3" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln174_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="0" index="2" bw="24" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln0_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln0_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="24" slack="0"/>
<pin id="157" dir="0" index="2" bw="24" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="eol_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="eol_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="sof_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="sof_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="24" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_5_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln3060_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3060/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_6_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="or_ln3064_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln3064/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_data_V_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="34" slack="0"/>
<pin id="221" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_last_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="34" slack="0"/>
<pin id="225" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln283_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln283_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln3060_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="10" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3060/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="axi_data_V_7_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="1"/>
<pin id="244" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_7/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="axi_last_V_8_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_V_8/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_s_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="24" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="6" slack="0"/>
<pin id="253" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln174_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_0_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="axi_data_V_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_load/1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="j_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="282" class="1005" name="axi_data_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="24" slack="0"/>
<pin id="284" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="axi_data_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="axi_last_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_ln3060_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln3060 "/>
</bind>
</comp>

<comp id="304" class="1005" name="axi_last_V_8_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="82" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="84" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="52" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="116" pin="2"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="110" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="104" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="50" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="98" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="198" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="175" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="164" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="122" pin="8"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="122" pin="8"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="219" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="207" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="254"><net_src comp="72" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="74" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="76" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="261"><net_src comp="242" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="78" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="248" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="278"><net_src comp="86" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="285"><net_src comp="90" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="293"><net_src comp="94" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="300"><net_src comp="201" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="245" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcLayer0 | {2 }
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: eol_out | {1 }
	Port: axi_data_V_11_out | {1 }
 - Input state : 
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : sof_9 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_last_V_10 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_data_V_10 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : cols | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : srcLayer0 | {}
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_data_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_keep_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_strb_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_user_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_last_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_id_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		eol : 1
		sof : 1
		j_5 : 1
		icmp_ln3060 : 2
		j_6 : 2
		br_ln3060 : 3
		or_ln3064 : 2
		br_ln3064 : 2
		store_ln283 : 1
		store_ln283 : 1
		store_ln3060 : 3
		axi_data_V_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		tmp_s : 1
		trunc_ln174 : 1
		p_0 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |           j_6_fu_207           |    0    |    17   |
|----------|--------------------------------|---------|---------|
|   icmp   |       icmp_ln3060_fu_201       |    0    |    11   |
|----------|--------------------------------|---------|---------|
|    or    |        or_ln3064_fu_213        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |      cols_read_read_fu_98      |    0    |    0    |
|          | axi_data_V_10_read_read_fu_104 |    0    |    0    |
|   read   | axi_last_V_10_read_read_fu_110 |    0    |    0    |
|          |     sof_9_read_read_fu_116     |    0    |    0    |
|          |        empty_read_fu_122       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    write_ln174_write_fu_140    |    0    |    0    |
|   write  |     write_ln0_write_fu_147     |    0    |    0    |
|          |     write_ln0_write_fu_154     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|extractvalue|        tmp_data_V_fu_219       |    0    |    0    |
|          |        tmp_last_V_fu_223       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_s_fu_248          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln174_fu_258       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           p_0_fu_262           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    30   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| axi_data_V_reg_282 |   24   |
|axi_last_V_8_reg_304|    1   |
| axi_last_V_reg_290 |    1   |
|     eol_reg_161    |    1   |
| icmp_ln3060_reg_297|    1   |
|      j_reg_275     |   10   |
|     sof_reg_172    |    1   |
+--------------------+--------+
|        Total       |   39   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   39   |    -   |
+-----------+--------+--------+
|   Total   |   39   |   30   |
+-----------+--------+--------+
