$date
	Mon Feb  2 22:38:51 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module multiplexer_sim $end
$var wire 1 ! s $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 2 % f [1:0] $end
$scope module multiplex1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 2 & f [1:0] $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
0#
0"
0!
$end
#10
1!
1"
#20
0!
1#
0"
#30
1$
0#
#40
0$
b1 %
b1 &
#50
1"
#60
1!
1#
0"
#70
0!
1$
0#
#80
0$
b10 %
b10 &
#90
1"
#100
1#
0"
#110
1!
1$
0#
#120
0!
0$
b0 %
b0 &
#130
1!
1"
#140
0!
1#
0"
#150
1$
0#
#160
0$
