// Seed: 310267061
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    output wor id_3,
    output supply0 id_4
);
  always @* begin : LABEL_0
    $unsigned(88);
    ;
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd86,
    parameter id_15 = 32'd65,
    parameter id_5  = 32'd6,
    parameter id_6  = 32'd83
) (
    input tri0 _id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire _id_5,
    input tri1 _id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9
);
  logic [7:0][-1 : 1 'b0 -  id_5] id_11;
  wire id_12;
  assign id_11[id_5] = id_9 || -1 ? id_8 : -1'd0;
  assign id_2 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_3,
      id_1,
      id_2
  );
  logic [1 'b0 : 1] \id_14 ;
  logic [id_6 : -1 'b0] _id_15;
  wire [id_15 : id_0] id_16;
endmodule
