(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (=> (bvult (bvxor #xc708e2ea  bv_0) (bvashr bv_3 bv_0)) (not (bvult #x5d914377  bv_1))))
(assert (=> (and (bvult #x9a031371  #xdb342988 ) (and true false)) (bvsgt (bvnor #x8b2b15be  #xcd08f0b4 ) (bvxnor bv_2 #x3ba38a27 ))))
(assert (and (bvule (bvashr bv_1 bv_2) (bvor #x49ed3057  bv_0)) (=> (bvslt bv_2 bv_2) (bvule #x5d9a9e60  #xb40426c9 ))))
(assert (bvsle (bvxor (bvurem bv_1 #x719c5ad1 ) (bvor bv_1 #xf396fb13 )) (bvsub (bvudiv bv_4 bv_2) (bvudiv bv_2 #xf0a6131c ))))
(assert (and (=> (bvule bv_0 #x4acb96ab ) (bvuge bv_1 #xe569a281 )) (bvule (bvand bv_1 #x003bd24d ) (bvadd bv_4 bv_0))))
(check-sat)
(exit)
