$comment
	File created using the following command:
		vcd file UC_PLUS_TIMER.msim.vcd -direction
$end
$date
	Tue Dec 02 11:59:41 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module UC_PLUS_TIMER_vlg_vec_tst $end
$var reg 1 ! ADD $end
$var reg 1 " AND $end
$var reg 1 # clk $end
$var reg 1 $ flagN $end
$var reg 1 % flagZ $end
$var reg 1 & HLT $end
$var reg 1 ' JMP $end
$var reg 1 ( JN $end
$var reg 1 ) JZ $end
$var reg 1 * LDA $end
$var reg 1 + NOP $end
$var reg 1 , NOT $end
$var reg 1 - OR $end
$var reg 1 . Reset $end
$var reg 1 / STA $end
$var wire 1 0 AC_CH $end
$var wire 1 1 ADD_ULA $end
$var wire 1 2 AND_ULA $end
$var wire 1 3 incPC $end
$var wire 1 4 NOT_ULA $end
$var wire 1 5 NZ_CH $end
$var wire 1 6 OR_ULA $end
$var wire 1 7 PC_CH $end
$var wire 1 8 RDM_CH $end
$var wire 1 9 Read $end
$var wire 1 : REM_CH $end
$var wire 1 ; RI_CH $end
$var wire 1 < sel $end
$var wire 1 = Write $end
$var wire 1 > Y_ULA $end
$var wire 1 ? sampler $end
$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var tri1 1 C devclrn $end
$var tri1 1 D devpor $end
$var tri1 1 E devoe $end
$var wire 1 F Write~output_o $end
$var wire 1 G REM_CH~output_o $end
$var wire 1 H Y_ULA~output_o $end
$var wire 1 I ADD_ULA~output_o $end
$var wire 1 J OR_ULA~output_o $end
$var wire 1 K AND_ULA~output_o $end
$var wire 1 L incPC~output_o $end
$var wire 1 M NOT_ULA~output_o $end
$var wire 1 N AC_CH~output_o $end
$var wire 1 O NZ_CH~output_o $end
$var wire 1 P RI_CH~output_o $end
$var wire 1 Q sel~output_o $end
$var wire 1 R PC_CH~output_o $end
$var wire 1 S RDM_CH~output_o $end
$var wire 1 T Read~output_o $end
$var wire 1 U clk~input_o $end
$var wire 1 V clk~inputclkctrl_outclk $end
$var wire 1 W HLT~input_o $end
$var wire 1 X inst|inst9|inst5~0_combout $end
$var wire 1 Y JZ~input_o $end
$var wire 1 Z JN~input_o $end
$var wire 1 [ flagN~input_o $end
$var wire 1 \ JMP~input_o $end
$var wire 1 ] inst1|inst29|inst15~2_combout $end
$var wire 1 ^ STA~input_o $end
$var wire 1 _ OR~input_o $end
$var wire 1 ` LDA~input_o $end
$var wire 1 a ADD~input_o $end
$var wire 1 b AND~input_o $end
$var wire 1 c inst1|inst14|inst7~0_combout $end
$var wire 1 d inst1|inst29|inst9~0_combout $end
$var wire 1 e inst|inst36|inst~0_combout $end
$var wire 1 f NOT~input_o $end
$var wire 1 g inst1|inst29|inst15~0_combout $end
$var wire 1 h NOP~input_o $end
$var wire 1 i inst|inst37|inst~0_combout $end
$var wire 1 j inst1|inst29|inst15~1_combout $end
$var wire 1 k inst|inst36|inst~1_combout $end
$var wire 1 l Reset~input_o $end
$var wire 1 m Reset~inputclkctrl_outclk $end
$var wire 1 n inst|inst800~q $end
$var wire 1 o inst1|inst29|inst9~combout $end
$var wire 1 p inst|inst37|inst~1_combout $end
$var wire 1 q inst|inst37|inst~2_combout $end
$var wire 1 r inst|inst2~q $end
$var wire 1 s inst1|inst29|inst15~3_combout $end
$var wire 1 t inst|inst17|inst~combout $end
$var wire 1 u inst|inst999~q $end
$var wire 1 v inst1|inst18~combout $end
$var wire 1 w inst1|inst100|inst~1_combout $end
$var wire 1 x flagZ~input_o $end
$var wire 1 y inst1|inst100|inst~0_combout $end
$var wire 1 z inst1|inst100|inst~2_combout $end
$var wire 1 { inst1|inst100|inst~3_combout $end
$var wire 1 | inst1|inst19~combout $end
$var wire 1 } inst1|inst20~combout $end
$var wire 1 ~ inst1|inst22~combout $end
$var wire 1 !! inst1|inst21~combout $end
$var wire 1 "! inst1|inst14|inst2~1_combout $end
$var wire 1 #! inst|inst19|inst~0_combout $end
$var wire 1 $! inst1|inst14|inst4~0_combout $end
$var wire 1 %! inst1|inst14|inst2~0_combout $end
$var wire 1 &! inst1|inst14|inst2~2_combout $end
$var wire 1 '! inst1|inst23~combout $end
$var wire 1 (! inst1|inst24|inst3~combout $end
$var wire 1 )! inst|inst19|inst~1_combout $end
$var wire 1 *! inst|inst19|inst~2_combout $end
$var wire 1 +! inst1|inst|inst~combout $end
$var wire 1 ,! inst1|inst25~0_combout $end
$var wire 1 -! inst1|inst16~0_combout $end
$var wire 1 .! inst1|inst14|inst4~1_combout $end
$var wire 1 /! inst1|inst17|inst~0_combout $end
$var wire 1 0! inst1|inst17|inst~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
1:
0;
0<
0=
0>
x?
0@
1A
xB
1C
1D
1E
0F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
1]
0^
0_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
1t
0u
0v
0w
0x
1y
0z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
$end
#20000
1.
1l
1m
0?
#40000
1#
1U
1V
1?
1u
1#!
1e
1X
0{
1%!
1k
0t
0G
0:
10!
1T
19
1&!
1L
13
#80000
0#
0U
0V
0?
#120000
1#
1U
1V
1?
0u
1n
0#!
0X
1)!
0%!
1t
1P
1;
00!
0T
09
0&!
0L
03
#160000
0#
0U
0V
0?
#200000
1#
1U
1V
1?
1u
1p
1i
0e
1X
0)!
1{
1q
0k
0t
0P
1G
0;
1:
#240000
0#
0U
0V
0?
#280000
1#
1U
1V
1?
0u
1r
0n
1.!
1$!
0i
0X
0{
1/!
1t
0G
0:
10!
1T
19
#320000
0#
0U
0V
0?
#360000
1#
1U
1V
1?
1u
0.!
1*!
0$!
1s
1e
1X
1{
0/!
0t
0q
1G
1:
1,!
1R
17
00!
0T
09
#400000
0#
0U
0V
0?
#440000
1#
1U
1V
1?
0u
0r
0*!
0s
0p
0e
0X
1t
0,!
0R
07
#480000
0#
0U
0V
0?
#520000
1#
1U
1V
1?
1u
1#!
1e
1X
0{
1%!
1k
0t
0G
0:
10!
1T
19
1&!
1L
13
#560000
0#
0U
0V
0?
#600000
1#
1U
1V
1?
0u
1n
0#!
0X
1)!
0%!
1t
1P
1;
00!
0T
09
0&!
0L
03
#640000
0#
0U
0V
0?
#680000
1#
1U
1V
1?
1u
1p
1i
0e
1X
0)!
1{
1q
0k
0t
0P
1G
0;
1:
#720000
0#
0U
0V
0?
#760000
1#
1U
1V
1?
0u
1r
0n
1.!
1$!
0i
0X
0{
1/!
1t
0G
0:
10!
1T
19
#800000
0#
0U
0V
0?
#840000
1#
1U
1V
1?
1u
0.!
1*!
0$!
1s
1e
1X
1{
0/!
0t
0q
1G
1:
1,!
1R
17
00!
0T
09
#880000
0#
0U
0V
0?
#920000
1#
1U
1V
1?
0u
0r
0*!
0s
0p
0e
0X
1t
0,!
0R
07
#960000
0#
0U
0V
0?
#1000000
