FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * SH3 CPU-specific DMA definitions, used by both DMA drivers
/* bench 882.1.0 ca1b84f9d7cf */
/* bench 882.1.1 94c37f9107e5 */
/* bench 882.1.2 a40dbd4f9399 */
/* bench 882.1.3 0aed59f9c4c7 */
 *
 * Copyright (C) 2010 Guennadi Liakhovetski <g.liakhovetski@gmx.de>
 */
#ifndef CPU_DMA_REGISTER_H
#define CPU_DMA_REGISTER_H

#define CHCR_TS_LOW_MASK	0x18
#define CHCR_TS_LOW_SHIFT	3
#define CHCR_TS_HIGH_MASK	0
#define CHCR_TS_HIGH_SHIFT	0

#define DMAOR_INIT	DMAOR_DME

/*
 * The SuperH DMAC supports a number of transmit sizes, we list them here,
 * with their respective values as they appear in the CHCR registers.
 */
enum {
	XMIT_SZ_8BIT,
	XMIT_SZ_16BIT,
	XMIT_SZ_32BIT,
	XMIT_SZ_128BIT,
};

/* log2(size / 8) - used to calculate number of transfers */
#define TS_SHIFT {			\
	[XMIT_SZ_8BIT]		= 0,	\
	[XMIT_SZ_16BIT]		= 1,	\
	[XMIT_SZ_32BIT]		= 2,	\
	[XMIT_SZ_128BIT]	= 4,	\
}

/* bench 20682.0.0 bdfdb3b02347 */
/* bench 18590.2.1 9e38a9ccdf97 */
/* bench 18590.2.2 842c090e6d44 */
/* bench 18590.2.3 8ed9fde25da4 */
/* bench 18590.2.4 692fd1d8a1e7 */
/* bench 18590.2.5 7e030772d103 */
/* bench 18590.2.6 8e088e0cad85 */
/* bench 10872.2.1 6a41c233224d */
/* bench 10872.2.2 271ffb9f3f9a */
/* bench 10872.2.3 4d855234dbf8 */
/* bench 10872.2.4 10f129f10802 */
