<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>auixpreg.h source code [netbsd/sys/dev/pci/auixpreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="atiixp_dma_desc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/auixpreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='auixpreg.h.html'>auixpreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: auixpreg.h,v 1.3 2005/12/11 12:22:48 christos Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2004, 2005 Reinoud Zandijk &lt;reinoud@netbsd.org&gt;</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="13">13</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="14">14</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="15">15</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="16">16</th><td><i> *	This product includes software developed by the NetBSD</i></td></tr>
<tr><th id="17">17</th><td><i> *	Foundation, Inc. and its contributors.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. Neither the name of The NetBSD Foundation nor the names of its</i></td></tr>
<tr><th id="19">19</th><td><i> *    contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="20">20</th><td><i> *    from this software without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="23">23</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="24">24</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="25">25</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="26">26</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</i></td></tr>
<tr><th id="27">27</th><td><i> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</i></td></tr>
<tr><th id="28">28</th><td><i> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</i></td></tr>
<tr><th id="29">29</th><td><i> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="30">30</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="31">31</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="32">32</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * NetBSD audio driver for ATI IXP-{150,200,...} audio driver hardware.</i></td></tr>
<tr><th id="37">37</th><td><i> *</i></td></tr>
<tr><th id="38">38</th><td><i> * Thanks are due to Takashi Iwai for the constants.</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/ATI_IXP_CODECS" data-ref="_M/ATI_IXP_CODECS">ATI_IXP_CODECS</dfn> 3</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="atiixp_dma_desc" title='atiixp_dma_desc' data-ref="atiixp_dma_desc" data-ref-filename="atiixp_dma_desc"><a class="type" href="#atiixp_dma_desc" title='atiixp_dma_desc' data-ref="atiixp_dma_desc" data-ref-filename="atiixp_dma_desc">atiixp_dma_desc</a></dfn> {</td></tr>
<tr><th id="46">46</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atiixp_dma_desc::addr" title='atiixp_dma_desc::addr' data-ref="atiixp_dma_desc::addr" data-ref-filename="atiixp_dma_desc..addr">addr</dfn>;		<i>/* DMA buffer address */</i></td></tr>
<tr><th id="47">47</th><td>	<a class="typedef" href="../../sys/types.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="atiixp_dma_desc::status" title='atiixp_dma_desc::status' data-ref="atiixp_dma_desc::status" data-ref-filename="atiixp_dma_desc..status">status</dfn>;		<i>/* status bits; function unknown */</i></td></tr>
<tr><th id="48">48</th><td>	<a class="typedef" href="../../sys/types.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="atiixp_dma_desc::size" title='atiixp_dma_desc::size' data-ref="atiixp_dma_desc::size" data-ref-filename="atiixp_dma_desc..size">size</dfn>;		<i>/* size of this DMA packet in dwords */</i></td></tr>
<tr><th id="49">49</th><td>	<a class="typedef" href="../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="atiixp_dma_desc::next" title='atiixp_dma_desc::next' data-ref="atiixp_dma_desc::next" data-ref-filename="atiixp_dma_desc..next">next</dfn>;		<i>/* phys pointer to next packet descriptor */</i></td></tr>
<tr><th id="50">50</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="typedef" id="atiixp_dma_desc_t" title='atiixp_dma_desc_t' data-type='struct atiixp_dma_desc' data-ref="atiixp_dma_desc_t" data-ref-filename="atiixp_dma_desc_t">atiixp_dma_desc_t</dfn>;</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_ISR" data-ref="_M/ATI_REG_ISR">ATI_REG_ISR</dfn>			0x00		/* interrupt source */</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_IN_XRUN" data-ref="_M/ATI_REG_ISR_IN_XRUN">ATI_REG_ISR_IN_XRUN</dfn>		(1U&lt;&lt;0)</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_IN_STATUS" data-ref="_M/ATI_REG_ISR_IN_STATUS">ATI_REG_ISR_IN_STATUS</dfn>		(1U&lt;&lt;1)</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_OUT_XRUN" data-ref="_M/ATI_REG_ISR_OUT_XRUN">ATI_REG_ISR_OUT_XRUN</dfn>		(1U&lt;&lt;2)</u></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_OUT_STATUS" data-ref="_M/ATI_REG_ISR_OUT_STATUS">ATI_REG_ISR_OUT_STATUS</dfn>		(1U&lt;&lt;3)</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_SPDF_XRUN" data-ref="_M/ATI_REG_ISR_SPDF_XRUN">ATI_REG_ISR_SPDF_XRUN</dfn>		(1U&lt;&lt;4)</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_SPDF_STATUS" data-ref="_M/ATI_REG_ISR_SPDF_STATUS">ATI_REG_ISR_SPDF_STATUS</dfn>	(1U&lt;&lt;5)</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_PHYS_INTR" data-ref="_M/ATI_REG_ISR_PHYS_INTR">ATI_REG_ISR_PHYS_INTR</dfn>		(1U&lt;&lt;8)</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_PHYS_MISMATCH" data-ref="_M/ATI_REG_ISR_PHYS_MISMATCH">ATI_REG_ISR_PHYS_MISMATCH</dfn>	(1U&lt;&lt;9)</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_CODEC0_NOT_READY" data-ref="_M/ATI_REG_ISR_CODEC0_NOT_READY">ATI_REG_ISR_CODEC0_NOT_READY</dfn>	(1U&lt;&lt;10)</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_CODEC1_NOT_READY" data-ref="_M/ATI_REG_ISR_CODEC1_NOT_READY">ATI_REG_ISR_CODEC1_NOT_READY</dfn>	(1U&lt;&lt;11)</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_CODEC2_NOT_READY" data-ref="_M/ATI_REG_ISR_CODEC2_NOT_READY">ATI_REG_ISR_CODEC2_NOT_READY</dfn>	(1U&lt;&lt;12)</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_ISR_NEW_FRAME" data-ref="_M/ATI_REG_ISR_NEW_FRAME">ATI_REG_ISR_NEW_FRAME</dfn>		(1U&lt;&lt;13)</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_IER" data-ref="_M/ATI_REG_IER">ATI_REG_IER</dfn>			0x04		/* interrupt enable */</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_IN_XRUN_EN" data-ref="_M/ATI_REG_IER_IN_XRUN_EN">ATI_REG_IER_IN_XRUN_EN</dfn>		(1U&lt;&lt;0)</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_IO_STATUS_EN" data-ref="_M/ATI_REG_IER_IO_STATUS_EN">ATI_REG_IER_IO_STATUS_EN</dfn>	(1U&lt;&lt;1)</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_OUT_XRUN_EN" data-ref="_M/ATI_REG_IER_OUT_XRUN_EN">ATI_REG_IER_OUT_XRUN_EN</dfn>	(1U&lt;&lt;2)</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_OUT_XRUN_COND" data-ref="_M/ATI_REG_IER_OUT_XRUN_COND">ATI_REG_IER_OUT_XRUN_COND</dfn>	(1U&lt;&lt;3)</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_SPDF_XRUN_EN" data-ref="_M/ATI_REG_IER_SPDF_XRUN_EN">ATI_REG_IER_SPDF_XRUN_EN</dfn>	(1U&lt;&lt;4)</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_SPDF_STATUS_EN" data-ref="_M/ATI_REG_IER_SPDF_STATUS_EN">ATI_REG_IER_SPDF_STATUS_EN</dfn>	(1U&lt;&lt;5)</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_PHYS_INTR_EN" data-ref="_M/ATI_REG_IER_PHYS_INTR_EN">ATI_REG_IER_PHYS_INTR_EN</dfn>	(1U&lt;&lt;8)</u></td></tr>
<tr><th id="75">75</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_PHYS_MISMATCH_EN" data-ref="_M/ATI_REG_IER_PHYS_MISMATCH_EN">ATI_REG_IER_PHYS_MISMATCH_EN</dfn>	(1U&lt;&lt;9)</u></td></tr>
<tr><th id="76">76</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_CODEC0_INTR_EN" data-ref="_M/ATI_REG_IER_CODEC0_INTR_EN">ATI_REG_IER_CODEC0_INTR_EN</dfn>	(1U&lt;&lt;10)</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_CODEC1_INTR_EN" data-ref="_M/ATI_REG_IER_CODEC1_INTR_EN">ATI_REG_IER_CODEC1_INTR_EN</dfn>	(1U&lt;&lt;11)</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_CODEC2_INTR_EN" data-ref="_M/ATI_REG_IER_CODEC2_INTR_EN">ATI_REG_IER_CODEC2_INTR_EN</dfn>	(1U&lt;&lt;12)</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_NEW_FRAME_EN" data-ref="_M/ATI_REG_IER_NEW_FRAME_EN">ATI_REG_IER_NEW_FRAME_EN</dfn>	(1U&lt;&lt;13)	/* (RO) */</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_IER_SET_BUS_BUSY" data-ref="_M/ATI_REG_IER_SET_BUS_BUSY">ATI_REG_IER_SET_BUS_BUSY</dfn>	(1U&lt;&lt;14)	/* (WO) audio is running */</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_CMD" data-ref="_M/ATI_REG_CMD">ATI_REG_CMD</dfn>			0x08		/* command */</u></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_POWERDOWN" data-ref="_M/ATI_REG_CMD_POWERDOWN">ATI_REG_CMD_POWERDOWN</dfn>		(1U&lt;&lt;0)</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_RECEIVE_EN" data-ref="_M/ATI_REG_CMD_RECEIVE_EN">ATI_REG_CMD_RECEIVE_EN</dfn>		(1U&lt;&lt;1)</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_SEND_EN" data-ref="_M/ATI_REG_CMD_SEND_EN">ATI_REG_CMD_SEND_EN</dfn>		(1U&lt;&lt;2)</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_STATUS_MEM" data-ref="_M/ATI_REG_CMD_STATUS_MEM">ATI_REG_CMD_STATUS_MEM</dfn>		(1U&lt;&lt;3)</u></td></tr>
<tr><th id="87">87</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_OUT_EN" data-ref="_M/ATI_REG_CMD_SPDF_OUT_EN">ATI_REG_CMD_SPDF_OUT_EN</dfn>	(1U&lt;&lt;4)</u></td></tr>
<tr><th id="88">88</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_STATUS_MEM" data-ref="_M/ATI_REG_CMD_SPDF_STATUS_MEM">ATI_REG_CMD_SPDF_STATUS_MEM</dfn>	(1U&lt;&lt;5)</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_THRESHOLD" data-ref="_M/ATI_REG_CMD_SPDF_THRESHOLD">ATI_REG_CMD_SPDF_THRESHOLD</dfn>	(3U&lt;&lt;6)</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_THRESHOLD_SHIFT" data-ref="_M/ATI_REG_CMD_SPDF_THRESHOLD_SHIFT">ATI_REG_CMD_SPDF_THRESHOLD_SHIFT</dfn>	6</u></td></tr>
<tr><th id="91">91</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_IN_DMA_EN" data-ref="_M/ATI_REG_CMD_IN_DMA_EN">ATI_REG_CMD_IN_DMA_EN</dfn>		(1U&lt;&lt;8)</u></td></tr>
<tr><th id="92">92</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_OUT_DMA_EN" data-ref="_M/ATI_REG_CMD_OUT_DMA_EN">ATI_REG_CMD_OUT_DMA_EN</dfn>		(1U&lt;&lt;9)</u></td></tr>
<tr><th id="93">93</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_DMA_EN" data-ref="_M/ATI_REG_CMD_SPDF_DMA_EN">ATI_REG_CMD_SPDF_DMA_EN</dfn>	(1U&lt;&lt;10)</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_OUT_STOPPED" data-ref="_M/ATI_REG_CMD_SPDF_OUT_STOPPED">ATI_REG_CMD_SPDF_OUT_STOPPED</dfn>	(1U&lt;&lt;11)</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_CONFIG_MASK" data-ref="_M/ATI_REG_CMD_SPDF_CONFIG_MASK">ATI_REG_CMD_SPDF_CONFIG_MASK</dfn>	(7U&lt;&lt;12)</u></td></tr>
<tr><th id="96">96</th><td><u>#define   <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_CONFIG_34" data-ref="_M/ATI_REG_CMD_SPDF_CONFIG_34">ATI_REG_CMD_SPDF_CONFIG_34</dfn>	(1U&lt;&lt;12)</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_CONFIG_78" data-ref="_M/ATI_REG_CMD_SPDF_CONFIG_78">ATI_REG_CMD_SPDF_CONFIG_78</dfn>	(2U&lt;&lt;12)</u></td></tr>
<tr><th id="98">98</th><td><u>#define   <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_CONFIG_69" data-ref="_M/ATI_REG_CMD_SPDF_CONFIG_69">ATI_REG_CMD_SPDF_CONFIG_69</dfn>	(3U&lt;&lt;12)</u></td></tr>
<tr><th id="99">99</th><td><u>#define   <dfn class="macro" id="_M/ATI_REG_CMD_SPDF_CONFIG_01" data-ref="_M/ATI_REG_CMD_SPDF_CONFIG_01">ATI_REG_CMD_SPDF_CONFIG_01</dfn>	(4U&lt;&lt;12)</u></td></tr>
<tr><th id="100">100</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_INTERLEAVE_SPDF" data-ref="_M/ATI_REG_CMD_INTERLEAVE_SPDF">ATI_REG_CMD_INTERLEAVE_SPDF</dfn>	(1U&lt;&lt;16)</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_AUDIO_PRESENT" data-ref="_M/ATI_REG_CMD_AUDIO_PRESENT">ATI_REG_CMD_AUDIO_PRESENT</dfn>	(1U&lt;&lt;20)</u></td></tr>
<tr><th id="102">102</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_INTERLEAVE_IN" data-ref="_M/ATI_REG_CMD_INTERLEAVE_IN">ATI_REG_CMD_INTERLEAVE_IN</dfn>	(1U&lt;&lt;21)</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_INTERLEAVE_OUT" data-ref="_M/ATI_REG_CMD_INTERLEAVE_OUT">ATI_REG_CMD_INTERLEAVE_OUT</dfn>	(1U&lt;&lt;22)</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_LOOPBACK_EN" data-ref="_M/ATI_REG_CMD_LOOPBACK_EN">ATI_REG_CMD_LOOPBACK_EN</dfn>	(1U&lt;&lt;23)</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_PACKED_DIS" data-ref="_M/ATI_REG_CMD_PACKED_DIS">ATI_REG_CMD_PACKED_DIS</dfn>		(1U&lt;&lt;24)</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_BURST_EN" data-ref="_M/ATI_REG_CMD_BURST_EN">ATI_REG_CMD_BURST_EN</dfn>		(1U&lt;&lt;25)</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_PANIC_EN" data-ref="_M/ATI_REG_CMD_PANIC_EN">ATI_REG_CMD_PANIC_EN</dfn>		(1U&lt;&lt;26)</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_MODEM_PRESENT" data-ref="_M/ATI_REG_CMD_MODEM_PRESENT">ATI_REG_CMD_MODEM_PRESENT</dfn>	(1U&lt;&lt;27)</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_ACLINK_ACTIVE" data-ref="_M/ATI_REG_CMD_ACLINK_ACTIVE">ATI_REG_CMD_ACLINK_ACTIVE</dfn>	(1U&lt;&lt;28)</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_AC_SOFT_RESET" data-ref="_M/ATI_REG_CMD_AC_SOFT_RESET">ATI_REG_CMD_AC_SOFT_RESET</dfn>	(1U&lt;&lt;29)</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_AC_SYNC" data-ref="_M/ATI_REG_CMD_AC_SYNC">ATI_REG_CMD_AC_SYNC</dfn>		(1U&lt;&lt;30)</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_CMD_AC_RESET" data-ref="_M/ATI_REG_CMD_AC_RESET">ATI_REG_CMD_AC_RESET</dfn>		(1U&lt;&lt;31)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_PHYS_OUT_ADDR" data-ref="_M/ATI_REG_PHYS_OUT_ADDR">ATI_REG_PHYS_OUT_ADDR</dfn>		0x0c</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_PHYS_OUT_CODEC_MASK" data-ref="_M/ATI_REG_PHYS_OUT_CODEC_MASK">ATI_REG_PHYS_OUT_CODEC_MASK</dfn>	(3U&lt;&lt;0)</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_PHYS_OUT_RW" data-ref="_M/ATI_REG_PHYS_OUT_RW">ATI_REG_PHYS_OUT_RW</dfn>		(1U&lt;&lt;2)</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_PHYS_OUT_ADDR_EN" data-ref="_M/ATI_REG_PHYS_OUT_ADDR_EN">ATI_REG_PHYS_OUT_ADDR_EN</dfn>	(1U&lt;&lt;8)</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_PHYS_OUT_ADDR_SHIFT" data-ref="_M/ATI_REG_PHYS_OUT_ADDR_SHIFT">ATI_REG_PHYS_OUT_ADDR_SHIFT</dfn>	9</u></td></tr>
<tr><th id="119">119</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_PHYS_OUT_DATA_SHIFT" data-ref="_M/ATI_REG_PHYS_OUT_DATA_SHIFT">ATI_REG_PHYS_OUT_DATA_SHIFT</dfn>	16</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_PHYS_IN_ADDR" data-ref="_M/ATI_REG_PHYS_IN_ADDR">ATI_REG_PHYS_IN_ADDR</dfn>		0x10</u></td></tr>
<tr><th id="122">122</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_PHYS_IN_READ_FLAG" data-ref="_M/ATI_REG_PHYS_IN_READ_FLAG">ATI_REG_PHYS_IN_READ_FLAG</dfn>	(1U&lt;&lt;8)</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_PHYS_IN_ADDR_SHIFT" data-ref="_M/ATI_REG_PHYS_IN_ADDR_SHIFT">ATI_REG_PHYS_IN_ADDR_SHIFT</dfn>	9</u></td></tr>
<tr><th id="124">124</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_PHYS_IN_DATA_SHIFT" data-ref="_M/ATI_REG_PHYS_IN_DATA_SHIFT">ATI_REG_PHYS_IN_DATA_SHIFT</dfn>	16</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_SLOTREQ" data-ref="_M/ATI_REG_SLOTREQ">ATI_REG_SLOTREQ</dfn>			0x14</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_COUNTER" data-ref="_M/ATI_REG_COUNTER">ATI_REG_COUNTER</dfn>			0x18</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_COUNTER_SLOT" data-ref="_M/ATI_REG_COUNTER_SLOT">ATI_REG_COUNTER_SLOT</dfn>		(3U&lt;&lt;0)		/* slot # */</u></td></tr>
<tr><th id="130">130</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_COUNTER_BITCLOCK" data-ref="_M/ATI_REG_COUNTER_BITCLOCK">ATI_REG_COUNTER_BITCLOCK</dfn>	(31U&lt;&lt;8)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_IN_FIFO_THRESHOLD" data-ref="_M/ATI_REG_IN_FIFO_THRESHOLD">ATI_REG_IN_FIFO_THRESHOLD</dfn>	0x1c</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_IN_DMA_LINKPTR" data-ref="_M/ATI_REG_IN_DMA_LINKPTR">ATI_REG_IN_DMA_LINKPTR</dfn>		0x20</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_IN_DMA_DT_START" data-ref="_M/ATI_REG_IN_DMA_DT_START">ATI_REG_IN_DMA_DT_START</dfn>		0x24		/* RO */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_IN_DMA_DT_NEXT" data-ref="_M/ATI_REG_IN_DMA_DT_NEXT">ATI_REG_IN_DMA_DT_NEXT</dfn>		0x28		/* RO */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_IN_DMA_DT_CUR" data-ref="_M/ATI_REG_IN_DMA_DT_CUR">ATI_REG_IN_DMA_DT_CUR</dfn>		0x2c		/* RO */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_IN_DMA_DT_SIZE" data-ref="_M/ATI_REG_IN_DMA_DT_SIZE">ATI_REG_IN_DMA_DT_SIZE</dfn>		0x30</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_OUT_DMA_SLOT" data-ref="_M/ATI_REG_OUT_DMA_SLOT">ATI_REG_OUT_DMA_SLOT</dfn>		0x34</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_OUT_DMA_SLOT_BIT" data-ref="_M/ATI_REG_OUT_DMA_SLOT_BIT">ATI_REG_OUT_DMA_SLOT_BIT</dfn>(x)	(1U &lt;&lt; ((x) - 3))</u></td></tr>
<tr><th id="142">142</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_OUT_DMA_SLOT_MASK" data-ref="_M/ATI_REG_OUT_DMA_SLOT_MASK">ATI_REG_OUT_DMA_SLOT_MASK</dfn>	0x1ff</u></td></tr>
<tr><th id="143">143</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_OUT_DMA_THRESHOLD_MASK" data-ref="_M/ATI_REG_OUT_DMA_THRESHOLD_MASK">ATI_REG_OUT_DMA_THRESHOLD_MASK</dfn>	0xf800</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_OUT_DMA_THRESHOLD_SHIFT" data-ref="_M/ATI_REG_OUT_DMA_THRESHOLD_SHIFT">ATI_REG_OUT_DMA_THRESHOLD_SHIFT</dfn>	11</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_OUT_DMA_LINKPTR" data-ref="_M/ATI_REG_OUT_DMA_LINKPTR">ATI_REG_OUT_DMA_LINKPTR</dfn>		0x38</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_OUT_DMA_DT_START" data-ref="_M/ATI_REG_OUT_DMA_DT_START">ATI_REG_OUT_DMA_DT_START</dfn>	0x3c		/* RO */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_OUT_DMA_DT_NEXT" data-ref="_M/ATI_REG_OUT_DMA_DT_NEXT">ATI_REG_OUT_DMA_DT_NEXT</dfn>		0x40		/* RO */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_OUT_DMA_DT_CUR" data-ref="_M/ATI_REG_OUT_DMA_DT_CUR">ATI_REG_OUT_DMA_DT_CUR</dfn>		0x44		/* RO */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_OUT_DMA_DT_SIZE" data-ref="_M/ATI_REG_OUT_DMA_DT_SIZE">ATI_REG_OUT_DMA_DT_SIZE</dfn>		0x48</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_SPDF_CMD" data-ref="_M/ATI_REG_SPDF_CMD">ATI_REG_SPDF_CMD</dfn>		0x4c</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_SPDF_CMD_LFSR" data-ref="_M/ATI_REG_SPDF_CMD_LFSR">ATI_REG_SPDF_CMD_LFSR</dfn>		(1U&lt;&lt;4)</u></td></tr>
<tr><th id="154">154</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_SPDF_CMD_SINGLE_CH" data-ref="_M/ATI_REG_SPDF_CMD_SINGLE_CH">ATI_REG_SPDF_CMD_SINGLE_CH</dfn>	(1U&lt;&lt;5)</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_SPDF_CMD_LFSR_ACC" data-ref="_M/ATI_REG_SPDF_CMD_LFSR_ACC">ATI_REG_SPDF_CMD_LFSR_ACC</dfn>	(0xff&lt;&lt;8)	/* RO */</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_SPDF_DMA_LINKPTR" data-ref="_M/ATI_REG_SPDF_DMA_LINKPTR">ATI_REG_SPDF_DMA_LINKPTR</dfn>	0x50</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_SPDF_DMA_DT_START" data-ref="_M/ATI_REG_SPDF_DMA_DT_START">ATI_REG_SPDF_DMA_DT_START</dfn>	0x54		/* RO */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_SPDF_DMA_DT_NEXT" data-ref="_M/ATI_REG_SPDF_DMA_DT_NEXT">ATI_REG_SPDF_DMA_DT_NEXT</dfn>	0x58		/* RO */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_SPDF_DMA_DT_CUR" data-ref="_M/ATI_REG_SPDF_DMA_DT_CUR">ATI_REG_SPDF_DMA_DT_CUR</dfn>		0x5c		/* RO */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_SPDF_DMA_DT_SIZE" data-ref="_M/ATI_REG_SPDF_DMA_DT_SIZE">ATI_REG_SPDF_DMA_DT_SIZE</dfn>	0x60</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_MODEM_MIRROR" data-ref="_M/ATI_REG_MODEM_MIRROR">ATI_REG_MODEM_MIRROR</dfn>		0x7c</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_AUDIO_MIRROR" data-ref="_M/ATI_REG_AUDIO_MIRROR">ATI_REG_AUDIO_MIRROR</dfn>		0x80</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_6CH_REORDER" data-ref="_M/ATI_REG_6CH_REORDER">ATI_REG_6CH_REORDER</dfn>		0x84		/* reorder slots for 6ch */</u></td></tr>
<tr><th id="167">167</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_6CH_REORDER_EN" data-ref="_M/ATI_REG_6CH_REORDER_EN">ATI_REG_6CH_REORDER_EN</dfn>		(1U&lt;&lt;0)		/* 3,4,7,8,6,9 -&gt; 3,4,6,9,7,8 */</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/ATI_REG_FIFO_FLUSH" data-ref="_M/ATI_REG_FIFO_FLUSH">ATI_REG_FIFO_FLUSH</dfn>		0x88</u></td></tr>
<tr><th id="170">170</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_FIFO_OUT_FLUSH" data-ref="_M/ATI_REG_FIFO_OUT_FLUSH">ATI_REG_FIFO_OUT_FLUSH</dfn>		(1U&lt;&lt;0)</u></td></tr>
<tr><th id="171">171</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_FIFO_IN_FLUSH" data-ref="_M/ATI_REG_FIFO_IN_FLUSH">ATI_REG_FIFO_IN_FLUSH</dfn>		(1U&lt;&lt;1)</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/* LINKPTR */</i></td></tr>
<tr><th id="174">174</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_LINKPTR_EN" data-ref="_M/ATI_REG_LINKPTR_EN">ATI_REG_LINKPTR_EN</dfn>		(1U&lt;&lt;0)</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><i>/* [INT|OUT|SPDIF]_DMA_DT_SIZE */</i></td></tr>
<tr><th id="177">177</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_DMA_DT_SIZE" data-ref="_M/ATI_REG_DMA_DT_SIZE">ATI_REG_DMA_DT_SIZE</dfn>		(0xffffU&lt;&lt;0)</u></td></tr>
<tr><th id="178">178</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_DMA_FIFO_USED" data-ref="_M/ATI_REG_DMA_FIFO_USED">ATI_REG_DMA_FIFO_USED</dfn>		(0x1fU&lt;&lt;16)</u></td></tr>
<tr><th id="179">179</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_DMA_FIFO_FREE" data-ref="_M/ATI_REG_DMA_FIFO_FREE">ATI_REG_DMA_FIFO_FREE</dfn>		(0x1fU&lt;&lt;21)</u></td></tr>
<tr><th id="180">180</th><td><u>#define  <dfn class="macro" id="_M/ATI_REG_DMA_STATE" data-ref="_M/ATI_REG_DMA_STATE">ATI_REG_DMA_STATE</dfn>		(7U&lt;&lt;26)</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='auixp.c.html'>netbsd/sys/dev/pci/auixp.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
