<stg><name>scurve_adder</name>


<trans_list>

<trans id="153" from="1" to="2">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="70">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="2">
<condition id="71">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="3" to="4">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="4" to="9">
<condition id="72">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="4" to="5">
<condition id="77">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="8" to="4">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="9" to="10">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="10" to="11">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="11" to="13">
<condition id="78">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="11" to="12">
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="12" to="11">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader89:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %inStream_V_data_V), !map !62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader89:1  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_keep_V), !map !66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader89:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_strb_V), !map !70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader89:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader89:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
.preheader89:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader89:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader89:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader89:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader89:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader89:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader89:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
.preheader89:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
.preheader89:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader89:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %param), !map !118

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader89:15  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @scurve_adder_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader89:16  %param_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %param)

]]></node>
<StgValue><ssdm name="param_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
.preheader89:17  %sum_pix1 = alloca [8 x i32], align 16

]]></node>
<StgValue><ssdm name="sum_pix1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
.preheader89:18  %sum_pix2 = alloca [8 x i32], align 16

]]></node>
<StgValue><ssdm name="sum_pix2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="2" op_0_bw="64">
<![CDATA[
.preheader89:19  %dub_pix_keep_V = alloca [8 x i2], align 1

]]></node>
<StgValue><ssdm name="dub_pix_keep_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="2" op_0_bw="64">
<![CDATA[
.preheader89:20  %dub_pix_strb_V = alloca [8 x i2], align 1

]]></node>
<StgValue><ssdm name="dub_pix_strb_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="2" op_0_bw="64">
<![CDATA[
.preheader89:21  %dub_pix_user_V = alloca [8 x i2], align 1

]]></node>
<StgValue><ssdm name="dub_pix_user_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="64">
<![CDATA[
.preheader89:22  %dub_pix_last_V = alloca [8 x i1], align 1

]]></node>
<StgValue><ssdm name="dub_pix_last_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="5" op_0_bw="64">
<![CDATA[
.preheader89:23  %dub_pix_id_V = alloca [8 x i5], align 1

]]></node>
<StgValue><ssdm name="dub_pix_id_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="64">
<![CDATA[
.preheader89:24  %dub_pix_dest_V = alloca [8 x i6], align 1

]]></node>
<StgValue><ssdm name="dub_pix_dest_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0">
<![CDATA[
.preheader89:25  call void (...)* @_ssdm_op_SpecInterface(i16* %inStream_V_data_V, i2* %inStream_V_keep_V, i2* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0">
<![CDATA[
.preheader89:26  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader89:27  call void (...)* @_ssdm_op_SpecInterface(i32 %param, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader89:28  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader89:29  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ %i_1, %1 ], [ 0, %.preheader89 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %i, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %i_1 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %.preheader84.preheader, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp = zext i4 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sum_pix1_addr = getelementptr inbounds [8 x i32]* %sum_pix1, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="sum_pix1_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:6  store i32 0, i32* %sum_pix1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sum_pix2_addr = getelementptr inbounds [8 x i32]* %sum_pix2, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="sum_pix2_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:8  store i32 0, i32* %sum_pix2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:9  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str4, i32 %tmp_3)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
.preheader84.preheader:0  %tmp_2 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %param_read, i3 0)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader84.preheader:1  br label %.preheader83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="35" op_0_bw="35" op_1_bw="0">
<![CDATA[
.preheader83:0  %indvar_flatten = phi i35 [ 0, %.preheader84.preheader ], [ %indvar_flatten_next, %.preheader84 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader83:1  %k = phi i4 [ 0, %.preheader84.preheader ], [ %k_1, %.preheader84 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader83:2  %exitcond_flatten = icmp eq i35 %indvar_flatten, %tmp_2

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
.preheader83:3  %indvar_flatten_next = add i35 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader83:4  br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader84:1  %exitcond2 = icmp eq i4 %k, -8

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader84:2  %k_mid2 = select i1 %exitcond2, i4 0, i4 %k

]]></node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="34" op_0_bw="34" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
.preheader84:7  %empty_8 = call { i16, i2, i2, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i2P.i1P.i5P.i6P(i16* %inStream_V_data_V, i2* %inStream_V_keep_V, i2* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="16" op_0_bw="34">
<![CDATA[
.preheader84:8  %tmp_data_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 0

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="2" op_0_bw="34">
<![CDATA[
.preheader84:9  %tmp_keep_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="2" op_0_bw="34">
<![CDATA[
.preheader84:10  %tmp_strb_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 2

]]></node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="2" op_0_bw="34">
<![CDATA[
.preheader84:11  %tmp_user_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 3

]]></node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="34">
<![CDATA[
.preheader84:12  %tmp_last_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 4

]]></node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="5" op_0_bw="34">
<![CDATA[
.preheader84:13  %tmp_id_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 5

]]></node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="6" op_0_bw="34">
<![CDATA[
.preheader84:14  %tmp_dest_V = extractvalue { i16, i2, i2, i2, i1, i5, i6 } %empty_8, 6

]]></node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="16">
<![CDATA[
.preheader84:27  %tmp_6 = trunc i16 %tmp_data_V to i8

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader84:28  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_data_V, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader84:40  %k_1 = add i4 1, %k_mid2

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="4">
<![CDATA[
.preheader84:6  %tmp_4 = zext i4 %k_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:15  %dub_pix_keep_V_addr_1 = getelementptr [8 x i2]* %dub_pix_keep_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="dub_pix_keep_V_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="2" op_1_bw="3">
<![CDATA[
.preheader84:16  store i2 %tmp_keep_V, i2* %dub_pix_keep_V_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:17  %dub_pix_strb_V_addr_1 = getelementptr [8 x i2]* %dub_pix_strb_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="dub_pix_strb_V_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="2" op_1_bw="3">
<![CDATA[
.preheader84:18  store i2 %tmp_strb_V, i2* %dub_pix_strb_V_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:19  %dub_pix_user_V_addr_1 = getelementptr [8 x i2]* %dub_pix_user_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="dub_pix_user_V_addr_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="2" op_1_bw="3">
<![CDATA[
.preheader84:20  store i2 %tmp_user_V, i2* %dub_pix_user_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:21  %dub_pix_last_V_addr_1 = getelementptr [8 x i1]* %dub_pix_last_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="dub_pix_last_V_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
.preheader84:22  store i1 %tmp_last_V, i1* %dub_pix_last_V_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:23  %dub_pix_id_V_addr_1 = getelementptr [8 x i5]* %dub_pix_id_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="dub_pix_id_V_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="5" op_1_bw="3">
<![CDATA[
.preheader84:24  store i5 %tmp_id_V, i5* %dub_pix_id_V_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:25  %dub_pix_dest_V_addr_1 = getelementptr [8 x i6]* %dub_pix_dest_V, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="dub_pix_dest_V_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="6" op_1_bw="3">
<![CDATA[
.preheader84:26  store i6 %tmp_dest_V, i6* %dub_pix_dest_V_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:30  %sum_pix1_addr_1 = getelementptr inbounds [8 x i32]* %sum_pix1, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="sum_pix1_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="3">
<![CDATA[
.preheader84:31  %sum_pix1_load = load i32* %sum_pix1_addr_1, align 4

]]></node>
<StgValue><ssdm name="sum_pix1_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader84:35  %sum_pix2_addr_1 = getelementptr inbounds [8 x i32]* %sum_pix2, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="sum_pix2_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="3">
<![CDATA[
.preheader84:36  %sum_pix2_load = load i32* %sum_pix2_addr_1, align 4

]]></node>
<StgValue><ssdm name="sum_pix2_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="3">
<![CDATA[
.preheader84:31  %sum_pix1_load = load i32* %sum_pix1_addr_1, align 4

]]></node>
<StgValue><ssdm name="sum_pix1_load"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="3">
<![CDATA[
.preheader84:36  %sum_pix2_load = load i32* %sum_pix2_addr_1, align 4

]]></node>
<StgValue><ssdm name="sum_pix2_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="8">
<![CDATA[
.preheader84:29  %tmp_8 = zext i8 %tmp_6 to i32

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader84:32  %tmp_9 = add nsw i32 %tmp_8, %sum_pix1_load

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="8">
<![CDATA[
.preheader84:34  %tmp_s = zext i8 %phitmp to i32

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader84:37  %tmp_1 = add nsw i32 %tmp_s, %sum_pix2_load

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader84:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @L_scurve_adder_label1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader84:3  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:4  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader84:5  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader84:33  store i32 %tmp_9, i32* %sum_pix1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
.preheader84:38  store i32 %tmp_1, i32* %sum_pix2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader84:39  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str5, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
.preheader84:41  br label %.preheader83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %dub_pix_keep_V_addr = getelementptr [8 x i2]* %dub_pix_keep_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="dub_pix_keep_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %dub_pix_strb_V_addr = getelementptr [8 x i2]* %dub_pix_strb_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="dub_pix_strb_V_addr"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %dub_pix_user_V_addr = getelementptr [8 x i2]* %dub_pix_user_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="dub_pix_user_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %dub_pix_last_V_addr = getelementptr [8 x i1]* %dub_pix_last_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="dub_pix_last_V_addr"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %dub_pix_id_V_addr = getelementptr [8 x i5]* %dub_pix_id_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="dub_pix_id_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:5  %dub_pix_dest_V_addr = getelementptr [8 x i6]* %dub_pix_dest_V, i64 0, i64 0

]]></node>
<StgValue><ssdm name="dub_pix_dest_V_addr"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:6  %dub_pix_keep_V_load = load i2* %dub_pix_keep_V_addr, align 2

]]></node>
<StgValue><ssdm name="dub_pix_keep_V_load"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:8  %dub_pix_strb_V_load = load i2* %dub_pix_strb_V_addr, align 1

]]></node>
<StgValue><ssdm name="dub_pix_strb_V_load"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:10  %tmp_user_V_1 = load i2* %dub_pix_user_V_addr, align 4

]]></node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="3">
<![CDATA[
.preheader.preheader:11  %tmp_last_V_1 = load i1* %dub_pix_last_V_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="5" op_0_bw="3">
<![CDATA[
.preheader.preheader:12  %tmp_id_V_1 = load i5* %dub_pix_id_V_addr, align 2

]]></node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader:13  %tmp_dest_V_1 = load i6* %dub_pix_dest_V_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:6  %dub_pix_keep_V_load = load i2* %dub_pix_keep_V_addr, align 2

]]></node>
<StgValue><ssdm name="dub_pix_keep_V_load"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:7  %tmp_keep_V_1 = zext i2 %dub_pix_keep_V_load to i4

]]></node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:8  %dub_pix_strb_V_load = load i2* %dub_pix_strb_V_addr, align 1

]]></node>
<StgValue><ssdm name="dub_pix_strb_V_load"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader:9  %tmp_strb_V_1 = zext i2 %dub_pix_strb_V_load to i4

]]></node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:10  %tmp_user_V_1 = load i2* %dub_pix_user_V_addr, align 4

]]></node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="3">
<![CDATA[
.preheader.preheader:11  %tmp_last_V_1 = load i1* %dub_pix_last_V_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="5" op_0_bw="3">
<![CDATA[
.preheader.preheader:12  %tmp_id_V_1 = load i5* %dub_pix_id_V_addr, align 2

]]></node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader:13  %tmp_dest_V_1 = load i6* %dub_pix_dest_V_addr, align 1

]]></node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:14  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %l = phi i5 [ %l_1, %_ifconv ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %l, -16

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %l_1 = add i5 %l, 1

]]></node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %2, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="5">
<![CDATA[
_ifconv:0  %tmp_11 = trunc i5 %l to i1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %p_lshr_f_cast = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %l, i32 1, i32 3)

]]></node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %tmp_10 = zext i3 %p_lshr_f_cast to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %sum_pix2_addr_2 = getelementptr inbounds [8 x i32]* %sum_pix2, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sum_pix2_addr_2"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:8  %sum_pix2_load_1 = load i32* %sum_pix2_addr_2, align 4

]]></node>
<StgValue><ssdm name="sum_pix2_load_1"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %sum_pix1_addr_2 = getelementptr inbounds [8 x i32]* %sum_pix1, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="sum_pix1_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:10  %sum_pix1_load_1 = load i32* %sum_pix1_addr_2, align 4

]]></node>
<StgValue><ssdm name="sum_pix1_load_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:8  %sum_pix2_load_1 = load i32* %sum_pix2_addr_2, align 4

]]></node>
<StgValue><ssdm name="sum_pix2_load_1"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:10  %sum_pix1_load_1 = load i32* %sum_pix1_addr_2, align 4

]]></node>
<StgValue><ssdm name="sum_pix1_load_1"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %tmp_data_V_1 = select i1 %tmp_11, i32 %sum_pix1_load_1, i32 %sum_pix2_load_1

]]></node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ifconv:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 %tmp_last_V_1, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:13  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str6, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:14  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
