<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VGA_Image.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Clk_div_25MHz.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Clk_div_25MHz.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MouseRefComp.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MouseRefComp.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VGA_Image_tets.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VGA_Image_tets.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="VGA_Image_tets.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VGA_Image_tets.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_Image_tets.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VGA_Image_tets.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VGA_Image_tets.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VGA_Image_tets.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VGA_Image_tets.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VGA_Image_tets.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VGA_Image_tets.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Image_tets.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VGA_Image_tets.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_Image_tets.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VGA_Image_tets.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VGA_Image_tets.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VGA_Image_tets.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VGA_Image_tets.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VGA_Image_tets.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VGA_Image_tets.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="VGA_Image_tets.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VGA_Image_tets.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VGA_Image_tets.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_Image_tets_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_Image_tets_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_Image_tets_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_Image_tets_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_Image_tets_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VGA_Image_tets_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Image_tets_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Image_tets_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VGA_Image_tets_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VGA_Image_tets_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Image_tets_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_Image_tets_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VGA_Image_tets_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VGA_Image_tets_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Image_tets_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Image_tets_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="VGA_SYNC.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VGA_SYNC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="compxlib.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mouse_controller.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mouse_controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ps2interface.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ps2interface.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="reader.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reader.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="resolution_mouse_informer.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="resolution_mouse_informer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_image_tets.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_image_tets.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_image_tets.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1556825879" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-8924536867506857882" xil_pn:start_ts="1556825877">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="compxlib.log"/>
    </transform>
    <transform xil_pn:end_ts="1556825924" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1556825924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559094106" xil_pn:in_ck="445438014536188427" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4593156443745264007" xil_pn:start_ts="1559094104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Image_tets.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1559077429" xil_pn:in_ck="-2408440033553748931" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3836719093307138188" xil_pn:start_ts="1559077428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/memoryDino3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/memoryDino3.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557433830" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8954073845329330171" xil_pn:start_ts="1557433830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557432871" xil_pn:in_ck="-3357812427229763136" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1557432871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557432871" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8666363431875942462" xil_pn:start_ts="1557432871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559094117" xil_pn:in_ck="546357593572496582" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6115918262218478070" xil_pn:start_ts="1559094106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGA_Image_tets.jhd"/>
      <outfile xil_pn:name="VGA_Image_tets.lso"/>
      <outfile xil_pn:name="VGA_Image_tets.ngc"/>
      <outfile xil_pn:name="VGA_Image_tets.ngr"/>
      <outfile xil_pn:name="VGA_Image_tets.prj"/>
      <outfile xil_pn:name="VGA_Image_tets.stx"/>
      <outfile xil_pn:name="VGA_Image_tets.syr"/>
      <outfile xil_pn:name="VGA_Image_tets.xst"/>
      <outfile xil_pn:name="VGA_Image_tets_vhdl.prj"/>
      <outfile xil_pn:name="VGA_Image_tets_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1559087599" xil_pn:in_ck="-8137118583639396577" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4530574803737804225" xil_pn:start_ts="1559087599">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559094121" xil_pn:in_ck="-929148482813967025" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-493609411305427967" xil_pn:start_ts="1559094117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VGA_Image_tets.bld"/>
      <outfile xil_pn:name="VGA_Image_tets.ngd"/>
      <outfile xil_pn:name="VGA_Image_tets_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1559094125" xil_pn:in_ck="4885177951394217509" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1559094121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGA_Image_tets.pcf"/>
      <outfile xil_pn:name="VGA_Image_tets_map.map"/>
      <outfile xil_pn:name="VGA_Image_tets_map.mrp"/>
      <outfile xil_pn:name="VGA_Image_tets_map.ncd"/>
      <outfile xil_pn:name="VGA_Image_tets_map.ngm"/>
      <outfile xil_pn:name="VGA_Image_tets_map.xrpt"/>
      <outfile xil_pn:name="VGA_Image_tets_summary.xml"/>
      <outfile xil_pn:name="VGA_Image_tets_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1559094141" xil_pn:in_ck="-4662723974293252162" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1559094125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VGA_Image_tets.ncd"/>
      <outfile xil_pn:name="VGA_Image_tets.pad"/>
      <outfile xil_pn:name="VGA_Image_tets.par"/>
      <outfile xil_pn:name="VGA_Image_tets.ptwx"/>
      <outfile xil_pn:name="VGA_Image_tets.unroutes"/>
      <outfile xil_pn:name="VGA_Image_tets.xpi"/>
      <outfile xil_pn:name="VGA_Image_tets_pad.csv"/>
      <outfile xil_pn:name="VGA_Image_tets_pad.txt"/>
      <outfile xil_pn:name="VGA_Image_tets_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1559094149" xil_pn:in_ck="445438014536182978" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1559094141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VGA_Image_tets.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_image_tets.bgn"/>
      <outfile xil_pn:name="vga_image_tets.bit"/>
      <outfile xil_pn:name="vga_image_tets.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559094141" xil_pn:in_ck="4885177951394217377" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1559094138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="VGA_Image_tets.twr"/>
      <outfile xil_pn:name="VGA_Image_tets.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
