
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015977                       # Number of seconds simulated
sim_ticks                                 15976666500                       # Number of ticks simulated
final_tick                                15976666500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56146                       # Simulator instruction rate (inst/s)
host_op_rate                                    97409                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19533166                       # Simulator tick rate (ticks/s)
host_mem_usage                                2041164                       # Number of bytes of host memory used
host_seconds                                   817.93                       # Real time elapsed on the host
sim_insts                                    45923402                       # Number of instructions simulated
sim_ops                                      79673399                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10046656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10046656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1023296                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1023296                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       156979                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             156979                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        15989                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             15989                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    628833055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            628833055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     64049406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            64049406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    692882461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           692882461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     156979                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     15989                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   156979                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   15989                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10046208                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1021952                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10046656                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1023296                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10583                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9802                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9862                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9653                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9306                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9040                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9035                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9007                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9651                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10033                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10636                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10775                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10194                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10103                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1161                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              942                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1062                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3              990                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4              880                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              759                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              833                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7              738                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8              728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              902                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1095                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1083                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1283                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1133                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1095                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15975676500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               156979                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               15989                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  77210                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  41640                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21466                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10097                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4129                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1606                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    549                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    195                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     57                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     19                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   295                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   338                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   685                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   928                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                   980                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                   984                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                   986                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                   980                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                   979                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                   978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                   985                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                   977                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                   978                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                   972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                   972                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                   983                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                   968                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                   971                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    32                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        99594                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   111.123803                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    86.558587                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   121.285427                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        72934     73.23%     73.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        17391     17.46%     90.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3952      3.97%     94.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2222      2.23%     96.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1405      1.41%     98.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1044      1.05%     99.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          233      0.23%     99.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          207      0.21%     99.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          206      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        99594                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples          957                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    164.018809                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    54.976779                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2127.139621                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095          956     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total          957                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples          957                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.685475                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.659816                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.937552                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             612     63.95%     63.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              40      4.18%     68.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             299     31.24%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               6      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total          957                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4815968750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7759193750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 784860000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    30680.43                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               49430.43                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      628.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       63.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   628.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    64.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.41                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.97                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   69547                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3789                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                44.31                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               23.70                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     92362.04                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   42.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               340378080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               180900060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              545817300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              38445300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1243416720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1457506530                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            32839200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5272576380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      295122240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        98378610                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9505526070                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           594.963003                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12694043000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     15323250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    526124000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    363327500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    768591000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2740303500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11562997250                       # Time in different power states
system.mem_ctrls0_1.actEnergy               370794480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               197059170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              574962780                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              44907660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1242187440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1525728120                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            32096640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5197277670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      272736480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy       120976530                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9578871600                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           599.553793                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12545216250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     17741250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    525670000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    439072250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    710176750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2886475250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11397531000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10021952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10021952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1023744                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1023744                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       156593                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             156593                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        15996                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             15996                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    627286800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            627286800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     64077447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            64077447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    691364247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           691364247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     156593                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     15996                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   156593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   15996                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10021440                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1022144                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10021952                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1023744                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9764                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9830                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9233                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9052                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8998                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9125                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9011                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9633                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10172                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10019                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10614                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10758                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10217                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10041                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1108                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              921                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1078                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3              990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4              861                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              774                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              793                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              751                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8              741                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              910                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1068                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1313                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1309                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1142                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1084                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15976085500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               156593                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               15996                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  77227                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  41733                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21367                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9973                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4033                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1480                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    500                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    194                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     64                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   295                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   329                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   681                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   951                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                   987                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                   991                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                   989                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                   980                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                   973                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                   978                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                   971                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                   978                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                   975                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                   975                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                   982                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                   978                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                   968                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                   974                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    19                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        98848                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   111.717061                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    86.952373                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   122.042011                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        71821     72.66%     72.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        17795     18.00%     90.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3938      3.98%     94.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2179      2.20%     96.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1375      1.39%     98.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1060      1.07%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          272      0.28%     99.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          186      0.19%     99.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          222      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        98848                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples          958                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    163.430063                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    54.684929                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2150.331792                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095          957     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          958                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples          958                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.671190                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.644945                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.949853                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             627     65.45%     65.45% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              30      3.13%     68.58% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             292     30.48%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               8      0.84%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          958                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4620535000                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7556503750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 782925000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29508.16                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48258.16                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      627.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       63.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   627.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    64.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.40                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    4.90                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.83                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   69832                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3872                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                44.60                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               24.21                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     92567.23                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   42.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               336908040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               179059485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              543496800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              37980720                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1241572800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1455390690                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            32921280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5276019750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      290157600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        99714645                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9493475400                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           594.208736                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12698743000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     16123750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    525338000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    372881500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    755496500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2736324250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11570502500                       # Time in different power states
system.mem_ctrls1_1.actEnergy               368895240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               196068675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              574520100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              45387900                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1237884960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1523133480                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            32798880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5211106440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      250248000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy       127052715                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9567223950                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           598.824752                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12549900750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     17489000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    523832000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    471209750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    651546500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2883986250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11428603000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10035456                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10035456                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1029376                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1029376                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       156804                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             156804                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        16084                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             16084                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    628132032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            628132032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     64429961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            64429961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    692561993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           692561993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     156804                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     16084                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   156804                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   16084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10035008                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1027328                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10035456                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1029376                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10523                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9726                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9859                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9590                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9267                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             8975                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9013                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9189                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8967                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9614                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10213                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10026                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10651                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10859                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10260                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10065                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1133                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              911                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1070                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3              977                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4              870                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              745                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              805                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              754                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              715                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9              918                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1138                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1076                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1352                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1350                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1133                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1105                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15975726500                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               156804                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               16084                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  77470                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  41895                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  21622                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9975                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   3927                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1338                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    427                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    112                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     21                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   268                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   315                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   686                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   940                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                   996                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                   991                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                   994                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                   984                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                   987                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                   989                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                   986                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                   990                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                   991                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                   984                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                   983                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                   993                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                   985                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                   978                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    25                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        99159                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   111.554493                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    86.993245                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   121.300055                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        71862     72.47%     72.47% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        18051     18.20%     90.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3916      3.95%     94.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2247      2.27%     96.89% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1400      1.41%     98.30% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1030      1.04%     99.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          233      0.23%     99.58% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          195      0.20%     99.77% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          225      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        99159                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples          965                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    162.463212                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    54.235502                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2199.947357                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095          964     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total          965                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples          965                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.634197                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.609702                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.916578                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             639     66.22%     66.22% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              47      4.87%     71.09% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             272     28.19%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               7      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total          965                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4508579750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7448523500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 783985000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28754.25                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47504.25                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      628.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       64.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   628.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    64.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.41                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     12.97                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   69777                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3907                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                44.50                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               24.29                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     92405.06                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   42.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               336743820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               178968405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              543653880                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              37923300                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1237270320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1450457910                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            32611200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5291702160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      274619520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       101084025                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9485105940                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           593.684881                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12710596000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     15771250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    523482000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    390991750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    715385750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2726782250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11604253500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               371294280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               197340000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              575876700                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              45868140                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1229894640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1515073680                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            32346720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5226738120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      228570240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy       132393180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9555395700                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           598.084407                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12567468000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     15981500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    520404000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    512518750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    595086750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2870074750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11462600750                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10041536                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10041536                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1024896                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1024896                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       156899                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             156899                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        16014                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             16014                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    628512587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            628512587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     64149552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            64149552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    692662140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           692662140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     156899                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     16014                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   156899                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   16014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10041088                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    448                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1023232                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10041536                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1024896                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10542                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9811                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9827                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9619                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9222                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             8991                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8976                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9145                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9025                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9622                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10172                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10040                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10641                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10832                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10324                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10103                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1129                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              916                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1060                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3              992                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4              867                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              768                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              776                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7              740                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8              733                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9              900                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1133                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1084                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1310                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1319                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1161                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1100                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15975952000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               156899                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               16014                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  77818                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  41723                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21260                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9836                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   3992                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1505                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    531                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    154                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     50                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     18                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   301                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   337                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   695                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   928                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                   981                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                   987                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                   980                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                   982                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                   988                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                   976                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                   983                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                   971                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                   973                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                   986                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                   973                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                   983                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                   979                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                   971                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    21                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        99372                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   111.338566                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    86.802449                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   121.108822                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        72342     72.80%     72.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        17771     17.88%     90.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3925      3.95%     94.63% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2263      2.28%     96.91% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1373      1.38%     98.29% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1052      1.06%     99.35% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          242      0.24%     99.59% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          191      0.19%     99.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          213      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        99372                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples          958                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    163.752610                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    54.669080                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2166.295851                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095          957     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total          958                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples          958                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.688935                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.663144                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.939832                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             613     63.99%     63.99% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              35      3.65%     67.64% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             305     31.84%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               5      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total          958                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4588601250                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7530326250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 784460000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29246.88                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               47996.88                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      628.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       64.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   628.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    64.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.41                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     12.95                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   69690                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3815                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                44.42                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               23.82                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     92393.01                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   42.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               337514940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               179389650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              543589620                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              37834560                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1237270320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1448234340                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            33161760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5285941740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      277068480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       103992870                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9484056720                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           593.619209                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12713792500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     14370000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    523500000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    400714250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    721506750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2724323250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11592252250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               372022560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               197727090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              576619260                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              45622800                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1242187440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1529017590                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            32988480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5205598530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      258914880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy       123499170                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9584338800                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           599.895992                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12535104250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     18788250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    525688000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    447288000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    674079000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2894440000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11416383250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                115                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31749683                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3618719                       # Number of instructions committed
system.cpu00.committedOps                     6247977                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6175963                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu00.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       498127                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6175963                       # number of integer instructions
system.cpu00.num_fp_insts                       72572                       # number of float instructions
system.cpu00.num_int_register_reads          12311849                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5299630                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3385016                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2699860                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1461327                       # number of memory refs
system.cpu00.num_load_insts                   1067719                       # Number of load instructions
system.cpu00.num_store_insts                   393608                       # Number of store instructions
system.cpu00.num_idle_cycles             202352.067812                       # Number of idle cycles
system.cpu00.num_busy_cycles             31547330.932188                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993627                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006373                       # Percentage of idle cycles
system.cpu00.Branches                          568966                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4658487     74.56%     74.92% # Class of executed instruction
system.cpu00.op_class::IntMult                  16826      0.27%     75.19% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36985      0.59%     75.78% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51892      0.83%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::MemRead                1052680     16.85%     93.46% # Class of executed instruction
system.cpu00.op_class::MemWrite                391779      6.27%     99.73% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6247977                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22075444                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2994359                       # Number of instructions committed
system.cpu01.committedOps                     5239555                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5167670                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       421389                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5167670                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10342415                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4444893                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2962199                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2316899                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1096726                       # number of memory refs
system.cpu01.num_load_insts                    779811                       # Number of load instructions
system.cpu01.num_store_insts                   316915                       # Number of store instructions
system.cpu01.num_idle_cycles             6824289.206019                       # Number of idle cycles
system.cpu01.num_busy_cycles             15251154.793981                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.690865                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.309135                       # Percentage of idle cycles
system.cpu01.Branches                          492064                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4014840     76.63%     77.05% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.71%     78.08% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.99%     79.07% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.07% # Class of executed instruction
system.cpu01.op_class::MemRead                 764784     14.60%     93.66% # Class of executed instruction
system.cpu01.op_class::MemWrite                315086      6.01%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5239555                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                115                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       31748001                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3802540                       # Number of instructions committed
system.cpu02.committedOps                     6522391                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             6450377                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu02.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       516245                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    6450377                       # number of integer instructions
system.cpu02.num_fp_insts                       72572                       # number of float instructions
system.cpu02.num_int_register_reads          12861542                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          5537806                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3484668                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2790448                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1571788                       # number of memory refs
system.cpu02.num_load_insts                   1160066                       # Number of load instructions
system.cpu02.num_store_insts                   411722                       # Number of store instructions
system.cpu02.num_idle_cycles             204012.539300                       # Number of idle cycles
system.cpu02.num_busy_cycles             31543988.460700                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.993574                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.006426                       # Percentage of idle cycles
system.cpu02.Branches                          587090                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22460      0.34%      0.34% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4822440     73.94%     74.28% # Class of executed instruction
system.cpu02.op_class::IntMult                  16826      0.26%     74.54% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36985      0.57%     75.11% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51892      0.80%     75.90% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     75.90% # Class of executed instruction
system.cpu02.op_class::MemRead                1145027     17.56%     93.46% # Class of executed instruction
system.cpu02.op_class::MemWrite                409893      6.28%     99.74% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15039      0.23%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  6522391                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                121                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       29568832                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3669734                       # Number of instructions committed
system.cpu03.committedOps                     6295319                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             6223262                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu03.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       497366                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    6223262                       # number of integer instructions
system.cpu03.num_fp_insts                       72618                       # number of float instructions
system.cpu03.num_int_register_reads          12425907                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          5348415                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3381127                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2695721                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1495570                       # number of memory refs
system.cpu03.num_load_insts                   1102826                       # Number of load instructions
system.cpu03.num_store_insts                   392744                       # Number of store instructions
system.cpu03.num_idle_cycles             2206558.844035                       # Number of idle cycles
system.cpu03.num_busy_cycles             27362273.155965                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.925376                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.074624                       # Percentage of idle cycles
system.cpu03.Branches                          568355                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4671530     74.21%     74.56% # Class of executed instruction
system.cpu03.op_class::IntMult                  16832      0.27%     74.83% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36992      0.59%     75.42% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51928      0.82%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     76.24% # Class of executed instruction
system.cpu03.op_class::MemRead                1087783     17.28%     93.52% # Class of executed instruction
system.cpu03.op_class::MemWrite                390915      6.21%     99.73% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  6295319                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       19464400                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2815968                       # Number of instructions committed
system.cpu04.committedOps                     4956769                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             4884884                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       400510                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    4884884                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads           9786904                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4203865                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2847378                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2212477                       # number of times the CC registers were written
system.cpu04.num_mem_refs                      991682                       # number of memory refs
system.cpu04.num_load_insts                    695673                       # Number of load instructions
system.cpu04.num_store_insts                   296009                       # Number of store instructions
system.cpu04.num_idle_cycles             7607644.169981                       # Number of idle cycles
system.cpu04.num_busy_cycles             11856755.830019                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.609151                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.390849                       # Percentage of idle cycles
system.cpu04.Branches                          471212                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu04.op_class::IntAlu                 3837098     77.41%     77.86% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.75%     78.95% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu04.op_class::MemRead                 680646     13.73%     93.73% # Class of executed instruction
system.cpu04.op_class::MemWrite                294180      5.93%     99.66% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  4956769                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                115                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29362461                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3495427                       # Number of instructions committed
system.cpu05.committedOps                     6035503                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5963489                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu05.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       480290                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5963489                       # number of integer instructions
system.cpu05.num_fp_insts                       72572                       # number of float instructions
system.cpu05.num_int_register_reads          11905093                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5122828                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3286944                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2610616                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1390940                       # number of memory refs
system.cpu05.num_load_insts                   1015230                       # Number of load instructions
system.cpu05.num_store_insts                   375710                       # Number of store instructions
system.cpu05.num_idle_cycles             2380796.335392                       # Number of idle cycles
system.cpu05.num_busy_cycles             26981664.664608                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.918917                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.081083                       # Percentage of idle cycles
system.cpu05.Branches                          551192                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4516400     74.83%     75.20% # Class of executed instruction
system.cpu05.op_class::IntMult                  16826      0.28%     75.48% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36985      0.61%     76.09% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51892      0.86%     76.95% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.95% # Class of executed instruction
system.cpu05.op_class::MemRead                1000191     16.57%     93.53% # Class of executed instruction
system.cpu05.op_class::MemWrite                373881      6.19%     99.72% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6035503                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                109                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       27072739                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3325657                       # Number of instructions committed
system.cpu06.committedOps                     5765269                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5693298                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu06.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       460223                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5693298                       # number of integer instructions
system.cpu06.num_fp_insts                       72526                       # number of float instructions
system.cpu06.num_int_register_reads          11374734                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          4892805                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3176347                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2510487                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1291232                       # number of memory refs
system.cpu06.num_load_insts                    935619                       # Number of load instructions
system.cpu06.num_store_insts                   355613                       # Number of store instructions
system.cpu06.num_idle_cycles             4135125.671330                       # Number of idle cycles
system.cpu06.num_busy_cycles             22937613.328670                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.847259                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.152741                       # Percentage of idle cycles
system.cpu06.Branches                          531110                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4345930     75.38%     75.77% # Class of executed instruction
system.cpu06.op_class::IntMult                  16820      0.29%     76.06% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36978      0.64%     76.70% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51856      0.90%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     77.60% # Class of executed instruction
system.cpu06.op_class::MemRead                 920584     15.97%     93.57% # Class of executed instruction
system.cpu06.op_class::MemWrite                353784      6.14%     99.71% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5765269                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12109640                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664737                       # Number of instructions committed
system.cpu07.committedOps                     4697541                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625656                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378910                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625656                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9289937                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987835                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728597                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104443                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905211                       # number of memory refs
system.cpu07.num_load_insts                    630838                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7520341.571557                       # Number of idle cycles
system.cpu07.num_busy_cycles             4589298.428443                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.378979                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.621021                       # Percentage of idle cycles
system.cpu07.Branches                          449650                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664341     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615811     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697541                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                 97                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       22139566                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   2999570                       # Number of instructions committed
system.cpu08.committedOps                     5247911                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             5176026                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu08.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       422018                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    5176026                       # number of integer instructions
system.cpu08.num_fp_insts                       72434                       # number of float instructions
system.cpu08.num_int_register_reads          10358802                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4451991                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            2965652                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2320057                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1099798                       # number of memory refs
system.cpu08.num_load_insts                    782241                       # Number of load instructions
system.cpu08.num_store_insts                   317557                       # Number of store instructions
system.cpu08.num_idle_cycles             6799683.220395                       # Number of idle cycles
system.cpu08.num_busy_cycles             15339882.779605                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.692872                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.307128                       # Percentage of idle cycles
system.cpu08.Branches                          492680                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4020124     76.60%     77.03% # Class of executed instruction
system.cpu08.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu08.op_class::MemRead                 767214     14.62%     93.66% # Class of executed instruction
system.cpu08.op_class::MemWrite                315728      6.02%     99.68% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  5247911                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       19420044                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2817042                       # Number of instructions committed
system.cpu09.committedOps                     4958618                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4886733                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       400665                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4886733                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads           9790414                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4205404                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2848236                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2213241                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      992280                       # number of memory refs
system.cpu09.num_load_insts                    696127                       # Number of load instructions
system.cpu09.num_store_insts                   296153                       # Number of store instructions
system.cpu09.num_idle_cycles             7617265.587547                       # Number of idle cycles
system.cpu09.num_busy_cycles             11802778.412453                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.607763                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.392237                       # Percentage of idle cycles
system.cpu09.Branches                          471378                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3838349     77.41%     77.86% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.75%     78.94% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu09.op_class::MemRead                 681100     13.74%     93.72% # Class of executed instruction
system.cpu09.op_class::MemWrite                294324      5.94%     99.66% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4958618                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                127                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       31953333                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   4081558                       # Number of instructions committed
system.cpu10.committedOps                     6949727                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             6877627                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu10.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       545857                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    6877627                       # number of integer instructions
system.cpu10.num_fp_insts                       72664                       # number of float instructions
system.cpu10.num_int_register_reads          13710536                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          5905764                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3648059                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2937964                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1737690                       # number of memory refs
system.cpu10.num_load_insts                   1296431                       # Number of load instructions
system.cpu10.num_store_insts                   441259                       # Number of store instructions
system.cpu10.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu10.num_busy_cycles             31953332.998000                       # Number of busy cycles
system.cpu10.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu10.Branches                          616867                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22474      0.32%      0.32% # Class of executed instruction
system.cpu10.op_class::IntAlu                 5083762     73.15%     73.47% # Class of executed instruction
system.cpu10.op_class::IntMult                  16838      0.24%     73.72% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36999      0.53%     74.25% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51964      0.75%     75.00% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     75.00% # Class of executed instruction
system.cpu10.op_class::MemRead                1281384     18.44%     93.43% # Class of executed instruction
system.cpu10.op_class::MemWrite                439430      6.32%     99.76% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  6949727                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                103                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       26979291                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3326543                       # Number of instructions committed
system.cpu11.committedOps                     5766144                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5694216                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu11.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       460246                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5694216                       # number of integer instructions
system.cpu11.num_fp_insts                       72480                       # number of float instructions
system.cpu11.num_int_register_reads          11376765                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4893709                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3176197                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2510904                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1292029                       # number of memory refs
system.cpu11.num_load_insts                    936326                       # Number of load instructions
system.cpu11.num_store_insts                   355703                       # Number of store instructions
system.cpu11.num_idle_cycles             4199753.641030                       # Number of idle cycles
system.cpu11.num_busy_cycles             22779537.358970                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.844334                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.155666                       # Percentage of idle cycles
system.cpu11.Branches                          531023                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4346064     75.37%     75.76% # Class of executed instruction
system.cpu11.op_class::IntMult                  16814      0.29%     76.05% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36971      0.64%     76.69% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51820      0.90%     77.59% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu11.op_class::MemRead                 921295     15.98%     93.57% # Class of executed instruction
system.cpu11.op_class::MemWrite                353874      6.14%     99.71% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  5766144                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                103                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       24681564                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3155464                       # Number of instructions committed
system.cpu12.committedOps                     5494825                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5422897                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu12.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       440198                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5422897                       # number of integer instructions
system.cpu12.num_fp_insts                       72480                       # number of float instructions
system.cpu12.num_int_register_reads          10843922                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4662486                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3065934                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2410662                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1191339                       # number of memory refs
system.cpu12.num_load_insts                    855686                       # Number of load instructions
system.cpu12.num_store_insts                   335653                       # Number of store instructions
system.cpu12.num_idle_cycles             5616898.619147                       # Number of idle cycles
system.cpu12.num_busy_cycles             19064665.380853                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.772425                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.227575                       # Percentage of idle cycles
system.cpu12.Branches                          510977                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4175435     75.99%     76.40% # Class of executed instruction
system.cpu12.op_class::IntMult                  16814      0.31%     76.70% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36971      0.67%     77.38% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51820      0.94%     78.32% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     78.32% # Class of executed instruction
system.cpu12.op_class::MemRead                 840655     15.30%     93.62% # Class of executed instruction
system.cpu12.op_class::MemWrite                333824      6.08%     99.69% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5494825                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                103                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24615688                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3156084                       # Number of instructions committed
system.cpu13.committedOps                     5495850                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5423922                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu13.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       440279                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5423922                       # number of integer instructions
system.cpu13.num_fp_insts                       72480                       # number of float instructions
system.cpu13.num_int_register_reads          10845890                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4663349                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3066383                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2411060                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1191689                       # number of memory refs
system.cpu13.num_load_insts                    855962                       # Number of load instructions
system.cpu13.num_store_insts                   335727                       # Number of store instructions
system.cpu13.num_idle_cycles             5652655.390055                       # Number of idle cycles
system.cpu13.num_busy_cycles             18963032.609945                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.770364                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.229636                       # Percentage of idle cycles
system.cpu13.Branches                          511065                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4176110     75.99%     76.40% # Class of executed instruction
system.cpu13.op_class::IntMult                  16814      0.31%     76.70% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36971      0.67%     77.37% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51820      0.94%     78.32% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.32% # Class of executed instruction
system.cpu13.op_class::MemRead                 840931     15.30%     93.62% # Class of executed instruction
system.cpu13.op_class::MemWrite                333898      6.08%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5495850                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4668311                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15976666500                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4310322                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              552199                       # Transaction distribution
system.piobus.trans_dist::ReadResp             552199                       # Transaction distribution
system.piobus.trans_dist::WriteReq                466                       # Transaction distribution
system.piobus.trans_dist::WriteResp               466                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       122356                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       122356                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        46128                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        46128                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       140480                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       140480                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       121528                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       121528                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        25276                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        25276                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       104582                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       104582                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port        84718                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total        84718                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3714                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3714                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        46744                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        46744                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        25442                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        25442                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       169822                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       169822                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        84848                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        84848                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        64802                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        64802                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        64890                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        64890                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1105330                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       489424                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       489424                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       184512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       184512                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       561920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       561920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       486112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       486112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       101104                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       101104                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       418328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       418328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       338872                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       338872                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14856                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       186976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       186976                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       101768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       101768                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       679288                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       679288                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       339392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       339392                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       259208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       259208                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       259560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       259560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4421320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           455165500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           313726500                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          137532000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           51078500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy          153988500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              1.0                       # Layer utilization (%)
system.piobus.respLayer8.occupancy          132195000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.8                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          27980500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         117421500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy          94120500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3691500                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          51635500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          28210000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy         180887500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          94925500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          71706000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.4                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          71961500                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4776567                       # delay histogram for all message
system.ruby.delayHist::mean                 13.269160                       # delay histogram for all message
system.ruby.delayHist::gmean                11.777366                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.058326                       # delay histogram for all message
system.ruby.delayHist                    |      661949     13.86%     13.86% |     3148590     65.92%     79.78% |      346781      7.26%     87.04% |      452224      9.47%     96.50% |      166915      3.49%    100.00% |         108      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4776567                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78199570                      
system.ruby.outstanding_req_hist_seqr::mean     1.000128                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011297                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78189588     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78199570                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78199570                      
system.ruby.latency_hist_seqr::mean          3.393210                      
system.ruby.latency_hist_seqr::gmean         1.494076                      
system.ruby.latency_hist_seqr::stdev        18.716950                      
system.ruby.latency_hist_seqr            |    78166213     99.96%     99.96% |       20955      0.03%     99.98% |       11447      0.01%    100.00% |         773      0.00%    100.00% |         176      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78199570                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77375344                      
system.ruby.hit_latency_hist_seqr::mean      1.767463                      
system.ruby.hit_latency_hist_seqr::gmean     1.425672                      
system.ruby.hit_latency_hist_seqr::stdev     1.308965                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57581115     74.42%     74.42% |           0      0.00%     74.42% |           0      0.00%     74.42% |    19794229     25.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77375344                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       824226                      
system.ruby.miss_latency_hist_seqr::mean   156.012444                      
system.ruby.miss_latency_hist_seqr::gmean   121.632871                      
system.ruby.miss_latency_hist_seqr::stdev    97.651955                      
system.ruby.miss_latency_hist_seqr       |      790869     95.95%     95.95% |       20955      2.54%     98.50% |       11447      1.39%     99.88% |         773      0.09%     99.98% |         176      0.02%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       824226                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1322532                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        78330                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1400862                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4792449                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         2525                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4794974                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1034313                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        40062                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1074375                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4006557                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1678                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4008235                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1550604                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses       102888                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1653492                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      5332113                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1728                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      5333841                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1190436                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        59882                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1250318                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4414705                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         2520                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4417225                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1109718                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        49933                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1159651                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4204572                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1694                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4206266                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1110309                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        49648                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1159957                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4205352                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1698                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4207050                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1414884                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        87377                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1502261                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      5003336                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1750                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      5005086                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1356943                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        78576                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1435519                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4823231                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         1716                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4824947                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits       949384                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        30373                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses       979757                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      3785828                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         2488                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      3788316                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1269907                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        69455                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1339362                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4624694                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1716                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4626410                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1190182                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        59404                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1249586                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4413730                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2514                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4416244                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884752                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19315                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904067                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581348                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583013                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1036654                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        40485                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1077139                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4013110                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1679                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4014789                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits       950619                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        29653                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       980272                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3788060                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1696                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3789756                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11902                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        39337                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51239                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        12059                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        39194                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51253                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11995                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        39272                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51267                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12883                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        39315                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52198                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        12266                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        39444                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        51710                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        12212                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        39505                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        51717                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15655                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        39478                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55133                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        11361                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        39321                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        50682                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        12145                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39153                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51298                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        12182                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        39311                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51493                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11959                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        39085                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51044                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11500                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        39290                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        50790                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11619                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        39345                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        50964                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11861                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        39397                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51258                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11896                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        39530                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51426                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11691                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39063                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        50754                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2246938                      
system.ruby.network.routers00.buffer_writes      2246938                      
system.ruby.network.routers00.sw_input_arbiter_activity      2259049                      
system.ruby.network.routers00.sw_output_arbiter_activity      2246938                      
system.ruby.network.routers00.crossbar_activity      2246938                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2630551                      
system.ruby.network.routers01.buffer_writes      2630551                      
system.ruby.network.routers01.sw_input_arbiter_activity      2652244                      
system.ruby.network.routers01.sw_output_arbiter_activity      2630551                      
system.ruby.network.routers01.crossbar_activity      2630551                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3057399                      
system.ruby.network.routers02.buffer_writes      3057399                      
system.ruby.network.routers02.sw_input_arbiter_activity      3086012                      
system.ruby.network.routers02.sw_output_arbiter_activity      3057399                      
system.ruby.network.routers02.crossbar_activity      3057399                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2202330                      
system.ruby.network.routers03.buffer_writes      2202330                      
system.ruby.network.routers03.sw_input_arbiter_activity      2216338                      
system.ruby.network.routers03.sw_output_arbiter_activity      2202330                      
system.ruby.network.routers03.crossbar_activity      2202330                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3473474                      
system.ruby.network.routers04.buffer_writes      3473474                      
system.ruby.network.routers04.sw_input_arbiter_activity      3507802                      
system.ruby.network.routers04.sw_output_arbiter_activity      3473474                      
system.ruby.network.routers04.crossbar_activity      3473474                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      2892205                      
system.ruby.network.routers05.buffer_writes      2892205                      
system.ruby.network.routers05.sw_input_arbiter_activity      2932832                      
system.ruby.network.routers05.sw_output_arbiter_activity      2892205                      
system.ruby.network.routers05.crossbar_activity      2892205                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2801660                      
system.ruby.network.routers06.buffer_writes      2801660                      
system.ruby.network.routers06.sw_input_arbiter_activity      2824476                      
system.ruby.network.routers06.sw_output_arbiter_activity      2801660                      
system.ruby.network.routers06.crossbar_activity      2801660                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2961279                      
system.ruby.network.routers07.buffer_writes      2961279                      
system.ruby.network.routers07.sw_input_arbiter_activity      3011092                      
system.ruby.network.routers07.sw_output_arbiter_activity      2961279                      
system.ruby.network.routers07.crossbar_activity      2961279                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      2907675                      
system.ruby.network.routers08.buffer_writes      2907675                      
system.ruby.network.routers08.sw_input_arbiter_activity      2942447                      
system.ruby.network.routers08.sw_output_arbiter_activity      2907675                      
system.ruby.network.routers08.crossbar_activity      2907675                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3165612                      
system.ruby.network.routers09.buffer_writes      3165612                      
system.ruby.network.routers09.sw_input_arbiter_activity      3196088                      
system.ruby.network.routers09.sw_output_arbiter_activity      3165612                      
system.ruby.network.routers09.crossbar_activity      3165612                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4173101                      
system.ruby.network.routers10.buffer_writes      4173101                      
system.ruby.network.routers10.sw_input_arbiter_activity      4218295                      
system.ruby.network.routers10.sw_output_arbiter_activity      4173101                      
system.ruby.network.routers10.crossbar_activity      4173101                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      2863704                      
system.ruby.network.routers11.buffer_writes      2863704                      
system.ruby.network.routers11.sw_input_arbiter_activity      2891275                      
system.ruby.network.routers11.sw_output_arbiter_activity      2863704                      
system.ruby.network.routers11.crossbar_activity      2863704                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2513125                      
system.ruby.network.routers12.buffer_writes      2513125                      
system.ruby.network.routers12.sw_input_arbiter_activity      2537271                      
system.ruby.network.routers12.sw_output_arbiter_activity      2513125                      
system.ruby.network.routers12.crossbar_activity      2513125                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3501125                      
system.ruby.network.routers13.buffer_writes      3501125                      
system.ruby.network.routers13.sw_input_arbiter_activity      3554610                      
system.ruby.network.routers13.sw_output_arbiter_activity      3501125                      
system.ruby.network.routers13.crossbar_activity      3501125                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3532115                      
system.ruby.network.routers14.buffer_writes      3532115                      
system.ruby.network.routers14.sw_input_arbiter_activity      3590222                      
system.ruby.network.routers14.sw_output_arbiter_activity      3532115                      
system.ruby.network.routers14.crossbar_activity      3532115                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      1947592                      
system.ruby.network.routers15.buffer_writes      1947592                      
system.ruby.network.routers15.sw_input_arbiter_activity      1959801                      
system.ruby.network.routers15.sw_output_arbiter_activity      1947592                      
system.ruby.network.routers15.crossbar_activity      1947592                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2230787     40.39%     40.39% |     2483264     44.96%     85.34% |      809730     14.66%    100.00%
system.ruby.network.packets_received::total      5523781                      
system.ruby.network.packets_injected     |     2230787     40.39%     40.39% |     2483264     44.96%     85.34% |      809730     14.66%    100.00%
system.ruby.network.packets_injected::total      5523781                      
system.ruby.network.packet_network_latency |    32034995                       |    29211390                       |     7455441                      
system.ruby.network.packet_queueing_latency |     5240883                       |     2820309                       |      809730                      
system.ruby.network.memory_received      |      627275     83.95%     83.95% |      119939     16.05%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       747214                      
system.ruby.network.memory_network_latency |     4801928                       |     1306431                       |           0                      
system.ruby.network.memory_queueing_latency |     1254565                       |      239878                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.360401                       |   11.763304                       |    9.207317                      
system.ruby.network.average_packet_vqueue_latency |    2.349343                       |    1.135727                       |           1                      
system.ruby.network.average_packet_network_latency    12.437464                      
system.ruby.network.average_packet_queueing_latency     1.605951                      
system.ruby.network.average_packet_latency    14.043415                      
system.ruby.network.average_memory_network_latency     8.174845                      
system.ruby.network.average_memory_queueing_latency     2.000020                      
system.ruby.network.average_memory_latency    10.174866                      
system.ruby.network.flits_received       |     4704355     33.45%     33.45% |     8551804     60.80%     94.24% |      809730      5.76%    100.00%
system.ruby.network.flits_received::total     14065889                      
system.ruby.network.flits_injected       |     4704355     33.45%     33.45% |     8551804     60.80%     94.24% |      809730      5.76%    100.00%
system.ruby.network.flits_injected::total     14065889                      
system.ruby.network.flit_network_latency |    73504985                       |    90137352                       |     7455441                      
system.ruby.network.flit_queueing_latency |    10188035                       |     9949473                       |      809730                      
system.ruby.network.average_flit_vnet_latency |   15.624881                       |   10.540156                       |    9.207317                      
system.ruby.network.average_flit_vqueue_latency |    2.165660                       |    1.163436                       |           1                      
system.ruby.network.average_flit_network_latency    12.164022                      
system.ruby.network.average_flit_queueing_latency     1.489222                      
system.ruby.network.average_flit_latency    13.653244                      
system.ruby.network.ext_in_link_utilization     14065889                      
system.ruby.network.ext_out_link_utilization     14065889                      
system.ruby.network.int_link_utilization     32803996                      
system.ruby.network.avg_link_utilization     1.907024                      
system.ruby.network.avg_vc_load          |    0.440495     23.10%     23.10% |    0.137440      7.21%     30.31% |    0.045269      2.37%     32.68% |    0.035750      1.87%     34.55% |    0.884127     46.36%     80.92% |    0.113530      5.95%     86.87% |    0.066988      3.51%     90.38% |    0.067314      3.53%     93.91% |    0.096442      5.06%     98.97% |    0.006998      0.37%     99.34% |    0.006336      0.33%     99.67% |    0.006335      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.907024                      
system.ruby.network.average_hops             2.332167                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15976666500                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2400630                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.726946                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.388077                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.066586                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      419991     17.50%     17.50% |     1318208     54.91%     72.41% |       43992      1.83%     74.24% |      451423     18.80%     93.04% |      166908      6.95%    100.00% |         108      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2400630                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2363325                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.810999                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.206682                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.573642                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      238797     10.10%     10.10% |      909772     38.50%     48.60% |      911324     38.56%     87.16% |      276448     11.70%     98.86% |       26176      1.11%     99.97% |         760      0.03%    100.00% |          41      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2363325                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         12612                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.027434                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.590979                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.731423                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3161     25.06%     25.06% |        6552     51.95%     77.01% |        2734     21.68%     98.69% |         164      1.30%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           12612                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     11543867                      
system.ruby.LD.latency_hist_seqr::mean      10.107400                      
system.ruby.LD.latency_hist_seqr::gmean      1.802886                      
system.ruby.LD.latency_hist_seqr::stdev     41.702392                      
system.ruby.LD.latency_hist_seqr         |    11082755     96.01%     96.01% |      436437      3.78%     99.79% |       12444      0.11%     99.89% |        3333      0.03%     99.92% |        3947      0.03%     99.96% |        4286      0.04%     99.99% |         562      0.00%    100.00% |          37      0.00%    100.00% |          11      0.00%    100.00% |          55      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11543867                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10911564                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.751670                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.415305                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.300001                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8177600     74.94%     74.94% |           0      0.00%     74.94% |           0      0.00%     74.94% |     2733964     25.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10911564                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       632303                      
system.ruby.LD.miss_latency_hist_seqr::mean   154.301066                      
system.ruby.LD.miss_latency_hist_seqr::gmean   117.483290                      
system.ruby.LD.miss_latency_hist_seqr::stdev    98.612901                      
system.ruby.LD.miss_latency_hist_seqr    |      171191     27.07%     27.07% |      436437     69.02%     96.10% |       12444      1.97%     98.07% |        3333      0.53%     98.59% |        3947      0.62%     99.22% |        4286      0.68%     99.89% |         562      0.09%     99.98% |          37      0.01%     99.99% |          11      0.00%     99.99% |          55      0.01%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       632303                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4907912                      
system.ruby.ST.latency_hist_seqr::mean       6.992074                      
system.ruby.ST.latency_hist_seqr::gmean      1.598509                      
system.ruby.ST.latency_hist_seqr::stdev     33.407636                      
system.ruby.ST.latency_hist_seqr         |     4900230     99.84%     99.84% |        4571      0.09%     99.94% |        2860      0.06%     99.99% |         152      0.00%    100.00% |          93      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4907912                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4744940                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.683910                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.371676                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.258570                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3663236     77.20%     77.20% |           0      0.00%     77.20% |           0      0.00%     77.20% |     1081704     22.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4744940                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       162972                      
system.ruby.ST.miss_latency_hist_seqr::mean   161.539614                      
system.ruby.ST.miss_latency_hist_seqr::gmean   137.657998                      
system.ruby.ST.miss_latency_hist_seqr::stdev    94.123034                      
system.ruby.ST.miss_latency_hist_seqr    |      155290     95.29%     95.29% |        4571      2.80%     98.09% |        2860      1.75%     99.85% |         152      0.09%     99.94% |          93      0.06%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       162972                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61016152                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.855510                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.439930                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.123171                      
system.ruby.IFETCH.latency_hist_seqr     |    60995046     99.97%     99.97% |       20189      0.03%    100.00% |         439      0.00%    100.00% |         122      0.00%    100.00% |         170      0.00%    100.00% |         149      0.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          17      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61016152                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     60989085                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.784686                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.437064                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.318456                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45036659     73.84%     73.84% |           0      0.00%     73.84% |           0      0.00%     73.84% |    15952426     26.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     60989085                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        27067                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   161.440315                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   128.309507                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    94.490751                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5961     22.02%     22.02% |       20189     74.59%     96.61% |         439      1.62%     98.23% |         122      0.45%     98.68% |         170      0.63%     99.31% |         149      0.55%     99.86% |          20      0.07%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |          17      0.06%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        27067                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       731639                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.553371                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.064320                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.042631                      
system.ruby.RMW_Read.latency_hist_seqr   |      730055     99.78%     99.78% |        1501      0.21%     99.99% |          32      0.00%     99.99% |          14      0.00%     99.99% |          15      0.00%    100.00% |          20      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       731639                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       729755                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.107440                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050901                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.557474                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      703620     96.42%     96.42% |           0      0.00%     96.42% |           0      0.00%     96.42% |       26135      3.58%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       729755                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1884                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   174.281847                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   145.018834                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    95.595124                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         300     15.92%     15.92% |        1501     79.67%     95.59% |          32      1.70%     97.29% |          14      0.74%     98.04% |          15      0.80%     98.83% |          20      1.06%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1884                      
system.ruby.Directory_Controller.Fetch   |      156979     25.03%     25.03% |      156593     24.96%     49.99% |      156804     25.00%     74.99% |      156899     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       627275                      
system.ruby.Directory_Controller.Data    |       15989     24.95%     24.95% |       15996     24.96%     49.91% |       16084     25.10%     75.01% |       16014     24.99%    100.00%
system.ruby.Directory_Controller.Data::total        64083                      
system.ruby.Directory_Controller.Memory_Data |      156979     25.03%     25.03% |      156593     24.96%     49.99% |      156804     25.00%     74.99% |      156899     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       627275                      
system.ruby.Directory_Controller.Memory_Ack |       15989     24.95%     24.95% |       15996     24.96%     49.91% |       16084     25.10%     75.01% |       16014     24.99%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        64083                      
system.ruby.Directory_Controller.CleanReplacement |       14138     25.31%     25.31% |       13827     24.75%     50.07% |       13881     24.85%     74.92% |       14010     25.08%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        55856                      
system.ruby.Directory_Controller.I.Fetch |      156979     25.03%     25.03% |      156593     24.96%     49.99% |      156804     25.00%     74.99% |      156899     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       627275                      
system.ruby.Directory_Controller.M.Data  |       15989     24.95%     24.95% |       15996     24.96%     49.91% |       16084     25.10%     75.01% |       16014     24.99%    100.00%
system.ruby.Directory_Controller.M.Data::total        64083                      
system.ruby.Directory_Controller.M.CleanReplacement |       14138     25.31%     25.31% |       13827     24.75%     50.07% |       13881     24.85%     74.92% |       14010     25.08%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        55856                      
system.ruby.Directory_Controller.IM.Memory_Data |      156979     25.03%     25.03% |      156593     24.96%     49.99% |      156804     25.00%     74.99% |      156899     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       627275                      
system.ruby.Directory_Controller.MI.Memory_Ack |       15989     24.95%     24.95% |       15996     24.96%     49.91% |       16084     25.10%     75.01% |       16014     24.99%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        64083                      
system.ruby.L1Cache_Controller.Load      |      933189      8.08%      8.08% |      721523      6.25%     14.33% |     1007417      8.73%     23.06% |      969213      8.40%     31.46% |      658264      5.70%     37.16% |        4200      0.04%     37.20% |        4200      0.04%     37.23% |      898536      7.78%     45.02% |      838834      7.27%     52.28% |      615028      5.33%     57.61% |      723324      6.27%     63.88% |      658563      5.70%     69.58% |     1114485      9.65%     79.23% |      839360      7.27%     86.51% |      778768      6.75%     93.25% |      778963      6.75%    100.00%
system.ruby.L1Cache_Controller.Load::total     11543867                      
system.ruby.L1Cache_Controller.Ifetch    |     4794975      7.86%      7.86% |     4008236      6.57%     14.43% |     5005087      8.20%     22.63% |     4824948      7.91%     30.54% |     3788317      6.21%     36.75% |           0      0.00%     36.75% |           0      0.00%     36.75% |     4626411      7.58%     44.33% |     4416245      7.24%     51.57% |     3583014      5.87%     57.44% |     4014790      6.58%     64.02% |     3789757      6.21%     70.23% |     5333842      8.74%     78.97% |     4417226      7.24%     86.21% |     4206267      6.89%     93.11% |     4207051      6.89%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61016166                      
system.ruby.L1Cache_Controller.Store     |      467673      8.29%      8.29% |      352852      6.26%     14.55% |      494844      8.77%     23.32% |      466306      8.27%     31.59% |      321493      5.70%     37.29% |        4200      0.07%     37.37% |        4200      0.07%     37.44% |      440826      7.82%     45.26% |      410752      7.28%     52.54% |      289039      5.13%     57.67% |      353815      6.27%     63.94% |      321709      5.70%     69.65% |      539007      9.56%     79.20% |      410958      7.29%     86.49% |      380883      6.75%     93.24% |      380994      6.76%    100.00%
system.ruby.L1Cache_Controller.Store::total      5639551                      
system.ruby.L1Cache_Controller.Inv       |         462      4.26%      4.26% |         596      5.49%      9.75% |         686      6.32%     16.08% |         510      4.70%     20.78% |         774      7.14%     27.92% |         188      1.73%     29.65% |         203      1.87%     31.52% |         685      6.32%     37.84% |         682      6.29%     44.12% |        1483     13.67%     57.79% |         674      6.21%     64.01% |         979      9.03%     73.03% |         744      6.86%     79.89% |         816      7.52%     87.42% |         694      6.40%     93.81% |         671      6.19%    100.00%
system.ruby.L1Cache_Controller.Inv::total        10847                      
system.ruby.L1Cache_Controller.L1_Replacement |       79287      9.90%      9.90% |       40202      5.02%     14.92% |       87545     10.93%     25.86% |       78725      9.83%     35.69% |       31319      3.91%     39.60% |           0      0.00%     39.60% |           0      0.00%     39.60% |       69598      8.69%     48.30% |       60352      7.54%     55.84% |       19444      2.43%     58.27% |       40621      5.07%     63.34% |       29800      3.72%     67.06% |      103017     12.87%     79.93% |       60842      7.60%     87.53% |       50061      6.25%     93.78% |       49790      6.22%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       800603                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     92.31%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.97%      2.97% |          52      2.97%      5.94% |          52      2.97%      8.90% |          52      2.97%     11.87% |          52      2.97%     14.84% |         525     29.97%     44.81% |         525     29.97%     74.77% |          52      2.97%     77.74% |          44      2.51%     80.25% |          52      2.97%     83.22% |          44      2.51%     85.73% |          50      2.85%     88.58% |          44      2.51%     91.10% |          52      2.97%     94.06% |          52      2.97%     97.03% |          52      2.97%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1752                      
system.ruby.L1Cache_Controller.Data      |          26      7.49%      7.49% |          26      7.49%     14.99% |          26      7.49%     22.48% |          26      7.49%     29.97% |          24      6.92%     36.89% |           0      0.00%     36.89% |           0      0.00%     36.89% |          26      7.49%     44.38% |          22      6.34%     50.72% |          26      7.49%     58.21% |          22      6.34%     64.55% |          24      6.92%     71.47% |          22      6.34%     77.81% |          25      7.20%     85.01% |          26      7.49%     92.51% |          26      7.49%    100.00%
system.ruby.L1Cache_Controller.Data::total          347                      
system.ruby.L1Cache_Controller.Data_Exclusive |       55935      8.87%      8.87% |       26529      4.21%     13.08% |       74909     11.88%     24.96% |       75029     11.90%     36.86% |       16448      2.61%     39.47% |          24      0.00%     39.47% |           2      0.00%     39.47% |       56521      8.96%     48.44% |       46623      7.39%     55.83% |       15884      2.52%     58.35% |       26907      4.27%     62.62% |       15817      2.51%     65.13% |       99270     15.74%     80.87% |       47164      7.48%     88.35% |       36799      5.84%     94.19% |       36649      5.81%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       630510                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.28%      4.28% |          75      4.28%      8.56% |          75      4.28%     12.84% |          75      4.28%     17.12% |          75      4.28%     21.40% |         340     19.41%     40.81% |         362     20.66%     61.47% |          75      4.28%     65.75% |          75      4.28%     70.03% |          75      4.28%     74.32% |          75      4.28%     78.60% |          75      4.28%     82.88% |          75      4.28%     87.16% |          75      4.28%     91.44% |          75      4.28%     95.72% |          75      4.28%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1752                      
system.ruby.L1Cache_Controller.Data_all_Acks |       24818     13.00%     13.00% |       15109      7.91%     20.91% |       14116      7.39%     28.31% |        5161      2.70%     31.01% |       16313      8.55%     39.56% |         175      0.09%     39.65% |         175      0.09%     39.74% |       14548      7.62%     47.36% |       15197      7.96%     55.32% |        4994      2.62%     57.94% |       15159      7.94%     65.88% |       15432      8.08%     73.96% |        5248      2.75%     76.71% |       15137      7.93%     84.64% |       14726      7.71%     92.35% |       14595      7.65%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       190903                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           3      0.42%      0.97% |         350     48.75%     49.72% |         350     48.75%     98.47% |           1      0.14%     98.61% |           1      0.14%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           2      0.28%     99.30% |           1      0.14%     99.44% |           2      0.28%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.Ack::total          718                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.54%      2.54% |          27      2.54%      5.09% |          27      2.54%      7.63% |          27      2.54%     10.18% |          25      2.36%     12.54% |         350     32.99%     45.52% |         350     32.99%     78.51% |          27      2.54%     81.06% |          23      2.17%     83.22% |          27      2.54%     85.77% |          23      2.17%     87.94% |          25      2.36%     90.29% |          23      2.17%     92.46% |          26      2.45%     94.91% |          27      2.54%     97.46% |          27      2.54%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1061                      
system.ruby.L1Cache_Controller.WB_Ack    |       77177      9.90%      9.90% |       38909      4.99%     14.90% |       86224     11.06%     25.96% |       77431      9.94%     35.90% |       29220      3.75%     39.65% |           0      0.00%     39.65% |           0      0.00%     39.65% |       68302      8.76%     48.41% |       58259      7.48%     55.89% |       18169      2.33%     58.22% |       39340      5.05%     63.27% |       28502      3.66%     66.92% |      101750     13.06%     79.98% |       58729      7.54%     87.52% |       48779      6.26%     93.78% |       48495      6.22%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       779286                      
system.ruby.L1Cache_Controller.NP.Load   |       56013      8.86%      8.86% |       26607      4.21%     13.07% |       74987     11.87%     24.94% |       75107     11.89%     36.83% |       16526      2.62%     39.44% |         182      0.03%     39.47% |         182      0.03%     39.50% |       56598      8.96%     48.45% |       46701      7.39%     55.84% |       15962      2.53%     58.37% |       26985      4.27%     62.64% |       15895      2.52%     65.16% |       99348     15.72%     80.88% |       47242      7.48%     88.35% |       36877      5.84%     94.19% |       36727      5.81%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       631939                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2493      9.33%      9.33% |        1674      6.27%     15.60% |        1703      6.37%     21.97% |        1685      6.31%     28.28% |        2482      9.29%     37.57% |           0      0.00%     37.57% |           0      0.00%     37.57% |        1678      6.28%     43.85% |        2485      9.30%     53.16% |        1665      6.23%     59.39% |        1670      6.25%     65.64% |        1683      6.30%     71.94% |        1663      6.23%     78.17% |        2496      9.34%     87.51% |        1661      6.22%     93.73% |        1676      6.27%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        26714                      
system.ruby.L1Cache_Controller.NP.Store  |       22316     13.60%     13.60% |       13454      8.20%     21.79% |       12389      7.55%     29.34% |        3468      2.11%     31.45% |       13846      8.44%     39.89% |         175      0.11%     39.99% |         175      0.11%     40.10% |       12856      7.83%     47.93% |       12702      7.74%     55.67% |        3352      2.04%     57.71% |       13499      8.22%     65.94% |       13757      8.38%     74.32% |        3539      2.16%     76.48% |       12639      7.70%     84.18% |       13055      7.95%     92.13% |       12920      7.87%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       164142                      
system.ruby.L1Cache_Controller.NP.Inv    |         311      4.18%      4.18% |         493      6.62%     10.79% |         468      6.28%     17.08% |         340      4.56%     21.64% |         567      7.61%     29.26% |           0      0.00%     29.26% |           0      0.00%     29.26% |         484      6.50%     35.75% |         493      6.62%     42.37% |         803     10.78%     53.16% |         508      6.82%     59.98% |         665      8.93%     68.90% |         587      7.88%     76.79% |         629      8.45%     85.23% |         549      7.37%     92.60% |         551      7.40%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7448                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          32      9.07%      9.07% |           4      1.13%     10.20% |          47     13.31%     23.51% |          31      8.78%     32.29% |           6      1.70%     33.99% |           0      0.00%     33.99% |           0      0.00%     33.99% |          38     10.76%     44.76% |          29      8.22%     52.97% |           0      0.00%     52.97% |           9      2.55%     55.52% |          13      3.68%     59.21% |          65     18.41%     77.62% |          24      6.80%     84.42% |          33      9.35%     93.77% |          22      6.23%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          353                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          39      9.68%      9.68% |           9      2.23%     11.91% |          57     14.14%     26.05% |          39      9.68%     35.73% |           6      1.49%     37.22% |           0      0.00%     37.22% |           0      0.00%     37.22% |          45     11.17%     48.39% |          47     11.66%     60.05% |           0      0.00%     60.05% |          11      2.73%     62.78% |          11      2.73%     65.51% |          32      7.94%     73.45% |          53     13.15%     86.60% |          36      8.93%     95.53% |          18      4.47%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          403                      
system.ruby.L1Cache_Controller.S.Load    |         522      3.54%      3.54% |         522      3.54%      7.09% |         522      3.54%     10.63% |         522      3.54%     14.18% |         522      3.54%     17.72% |        3608     24.50%     42.22% |        3814     25.89%     68.11% |         521      3.54%     71.65% |         522      3.54%     75.19% |         522      3.54%     78.74% |         522      3.54%     82.28% |         522      3.54%     85.82% |         522      3.54%     89.37% |         522      3.54%     92.91% |         522      3.54%     96.46% |         522      3.54%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14729                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4792449      7.86%      7.86% |     4006557      6.57%     14.43% |     5003336      8.20%     22.63% |     4823231      7.91%     30.54% |     3785828      6.21%     36.75% |           0      0.00%     36.75% |           0      0.00%     36.75% |     4624694      7.58%     44.33% |     4413730      7.24%     51.57% |     3581348      5.87%     57.44% |     4013110      6.58%     64.02% |     3788060      6.21%     70.23% |     5332113      8.74%     78.97% |     4414705      7.24%     86.21% |     4204572      6.89%     93.10% |     4205352      6.90%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     60989085                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         151      5.38%      5.38% |          98      3.49%      8.87% |         218      7.77%     16.64% |         170      6.06%     22.70% |         161      5.74%     28.44% |         188      6.70%     35.14% |         203      7.23%     42.37% |         201      7.16%     49.54% |         189      6.74%     56.27% |         282     10.05%     66.32% |         157      5.60%     71.92% |         185      6.59%     78.51% |         157      5.60%     84.11% |         187      6.66%     90.77% |         142      5.06%     95.83% |         117      4.17%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         2806                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2071      9.90%      9.90% |        1284      6.14%     16.04% |        1264      6.04%     22.09% |        1255      6.00%     28.09% |        2093     10.01%     38.09% |           0      0.00%     38.09% |           0      0.00%     38.09% |        1251      5.98%     44.08% |        2046      9.78%     53.86% |        1275      6.10%     59.96% |        1270      6.07%     66.03% |        1287      6.15%     72.18% |        1235      5.91%     78.09% |        2060      9.85%     87.94% |        1246      5.96%     93.89% |        1277      6.11%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20914                      
system.ruby.L1Cache_Controller.E.Load    |      266280      6.79%      6.79% |      271842      6.93%     13.71% |      272986      6.96%     20.67% |      284678      7.25%     27.93% |      278779      7.10%     35.03% |         228      0.01%     35.04% |          22      0.00%     35.04% |      286325      7.30%     42.33% |      287907      7.34%     49.67% |      283710      7.23%     56.90% |      283460      7.22%     64.13% |      289138      7.37%     71.49% |      286166      7.29%     78.79% |      287925      7.34%     86.12% |      270236      6.89%     93.01% |      274229      6.99%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3923911                      
system.ruby.L1Cache_Controller.E.Store   |       44351      9.50%      9.50% |       15026      3.22%     12.71% |       63354     13.57%     26.28% |       63240     13.54%     39.82% |        4414      0.95%     40.77% |           0      0.00%     40.77% |           0      0.00%     40.77% |       44842      9.60%     50.37% |       35075      7.51%     57.88% |        4375      0.94%     58.82% |       15344      3.29%     62.10% |        4327      0.93%     63.03% |       87324     18.70%     81.73% |       35322      7.56%     89.29% |       24981      5.35%     94.64% |       25030      5.36%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       467005                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           3      3.75%      3.75% |           0      0.00%      3.75% |           0      0.00%      3.75% |           6      7.50%     11.25% |           0      0.00%     11.25% |           0      0.00%     11.25% |           0      0.00%     11.25% |           0      0.00%     11.25% |          58     72.50%     83.75% |           0      0.00%     83.75% |          10     12.50%     96.25% |           0      0.00%     96.25% |           0      0.00%     96.25% |           2      2.50%     98.75% |           1      1.25%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           80                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11392      7.08%      7.08% |       11314      7.03%     14.11% |       11366      7.06%     21.18% |       11600      7.21%     28.39% |       11852      7.37%     35.75% |           0      0.00%     35.75% |           0      0.00%     35.75% |       11489      7.14%     42.89% |       11369      7.07%     49.96% |       11322      7.04%     57.00% |       11377      7.07%     64.07% |       11303      7.03%     71.09% |       11776      7.32%     78.41% |       11659      7.25%     85.66% |       11634      7.23%     92.89% |       11441      7.11%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160894                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          12     92.31%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.M.Load    |      610374      8.75%      8.75% |      422552      6.06%     14.81% |      658922      9.45%     24.26% |      608906      8.73%     33.00% |      362437      5.20%     38.19% |           0      0.00%     38.19% |           0      0.00%     38.19% |      555092      7.96%     46.15% |      503704      7.22%     53.38% |      314834      4.52%     57.89% |      412357      5.91%     63.81% |      353008      5.06%     68.87% |      728449     10.45%     79.32% |      503671      7.22%     86.54% |      471133      6.76%     93.30% |      467485      6.70%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      6972924                      
system.ruby.L1Cache_Controller.M.Store   |      401005      8.01%      8.01% |      324371      6.48%     14.49% |      419100      8.37%     22.85% |      399597      7.98%     30.83% |      303232      6.06%     36.89% |        3675      0.07%     36.96% |        3675      0.07%     37.04% |      383127      7.65%     44.69% |      362974      7.25%     51.94% |      281311      5.62%     57.55% |      324971      6.49%     64.04% |      303624      6.06%     70.11% |      448143      8.95%     79.05% |      362996      7.25%     86.30% |      342846      6.85%     93.15% |      343043      6.85%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5007690                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           2      0.39%      0.39% |           0      0.00%      0.39% |           0      0.00%      0.39% |          40      7.80%      8.19% |           0      0.00%      8.19% |           0      0.00%      8.19% |           0      0.00%      8.19% |           0      0.00%      8.19% |         340     66.28%     74.46% |           9      1.75%     76.22% |         119     23.20%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           1      0.19%     99.61% |           2      0.39%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          513                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       65785     10.64%     10.64% |       27595      4.46%     15.10% |       74858     12.11%     27.21% |       65831     10.65%     37.85% |       17368      2.81%     40.66% |           0      0.00%     40.66% |           0      0.00%     40.66% |       56813      9.19%     49.85% |       46890      7.58%     57.43% |        6847      1.11%     58.54% |       27963      4.52%     63.06% |       17199      2.78%     65.84% |       89974     14.55%     80.39% |       47070      7.61%     88.00% |       37145      6.01%     94.01% |       37054      5.99%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       618392                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.97%      2.97% |          52      2.97%      5.94% |          52      2.97%      8.90% |          52      2.97%     11.87% |          52      2.97%     14.84% |         525     29.97%     44.81% |         525     29.97%     74.77% |          52      2.97%     77.74% |          44      2.51%     80.25% |          52      2.97%     83.22% |          44      2.51%     85.73% |          50      2.85%     88.58% |          44      2.51%     91.10% |          52      2.97%     94.06% |          52      2.97%     97.03% |          52      2.97%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1752                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       55935      8.87%      8.87% |       26529      4.21%     13.08% |       74909     11.88%     24.96% |       75029     11.90%     36.86% |       16448      2.61%     39.47% |          24      0.00%     39.47% |           2      0.00%     39.47% |       56521      8.96%     48.44% |       46623      7.39%     55.83% |       15884      2.52%     58.35% |       26907      4.27%     62.62% |       15817      2.51%     65.13% |       99270     15.74%     80.87% |       47164      7.48%     88.35% |       36799      5.84%     94.19% |       36649      5.81%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       630510                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.28%      4.28% |          75      4.28%      8.56% |          75      4.28%     12.84% |          75      4.28%     17.12% |          75      4.28%     21.40% |         340     19.41%     40.81% |         362     20.66%     61.47% |          75      4.28%     65.75% |          75      4.28%     70.03% |          75      4.28%     74.32% |          75      4.28%     78.60% |          75      4.28%     82.88% |          75      4.28%     87.16% |          75      4.28%     91.44% |          75      4.28%     95.72% |          75      4.28%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1752                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2528      9.33%      9.33% |        1681      6.20%     15.53% |        1753      6.47%     21.99% |        1719      6.34%     28.33% |        2491      9.19%     37.52% |           0      0.00%     37.52% |           0      0.00%     37.52% |        1718      6.34%     43.86% |        2517      9.29%     53.15% |        1668      6.15%     59.30% |        1682      6.20%     65.50% |        1699      6.27%     71.77% |        1731      6.39%     78.16% |        2523      9.31%     87.46% |        1697      6.26%     93.73% |        1701      6.27%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        27108                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.49%      7.49% |          26      7.49%     14.99% |          26      7.49%     22.48% |          26      7.49%     29.97% |          24      6.92%     36.89% |           0      0.00%     36.89% |           0      0.00%     36.89% |          26      7.49%     44.38% |          22      6.34%     50.72% |          26      7.49%     58.21% |          22      6.34%     64.55% |          24      6.92%     71.47% |          22      6.34%     77.81% |          25      7.20%     85.01% |          26      7.49%     92.51% |          26      7.49%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          347                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       22290     13.61%     13.61% |       13428      8.20%     21.81% |       12363      7.55%     29.35% |        3442      2.10%     31.46% |       13822      8.44%     39.89% |         175      0.11%     40.00% |         175      0.11%     40.11% |       12830      7.83%     47.94% |       12680      7.74%     55.68% |        3326      2.03%     57.71% |       13477      8.23%     65.94% |       13733      8.38%     74.33% |        3517      2.15%     76.47% |       12614      7.70%     84.17% |       13029      7.95%     92.13% |       12894      7.87%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       163795                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.54%      2.54% |          27      2.54%      5.09% |          27      2.54%      7.63% |          27      2.54%     10.18% |          25      2.36%     12.54% |         350     32.99%     45.52% |         350     32.99%     78.51% |          27      2.54%     81.06% |          23      2.17%     83.22% |          27      2.54%     85.77% |          23      2.17%     87.94% |          25      2.36%     90.29% |          23      2.17%     92.46% |          26      2.45%     94.91% |          27      2.54%     97.46% |          27      2.54%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1061                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       77177      9.90%      9.90% |       38909      4.99%     14.90% |       86224     11.06%     25.96% |       77431      9.94%     35.90% |       29220      3.75%     39.65% |           0      0.00%     39.65% |           0      0.00%     39.65% |       68302      8.76%     48.41% |       58259      7.48%     55.89% |       18169      2.33%     58.22% |       39340      5.05%     63.27% |       28502      3.66%     66.92% |      101750     13.06%     79.98% |       58729      7.54%     87.52% |       48779      6.26%     93.78% |       48495      6.22%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       779286                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1588      5.87%      5.87% |        1509      5.57%     11.44% |        1733      6.40%     17.84% |        1356      5.01%     22.85% |        1712      6.32%     29.18% |        1451      5.36%     34.54% |        1497      5.53%     40.07% |        1409      5.21%     45.27% |        1525      5.63%     50.91% |        1292      4.77%     55.68% |        1438      5.31%     60.99% |        1425      5.26%     66.25% |        1379      5.09%     71.35% |        1418      5.24%     76.59% |        4895     18.08%     94.67% |        1443      5.33%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        27070                      
system.ruby.L2Cache_Controller.L1_GETS   |       39428      6.24%      6.24% |       39359      6.22%     12.46% |       39065      6.18%     18.64% |       39649      6.27%     24.91% |       39003      6.17%     31.08% |       39059      6.18%     37.25% |       39230      6.20%     43.46% |       39440      6.24%     49.70% |       39632      6.27%     55.96% |       39174      6.20%     62.16% |       39536      6.25%     68.41% |       40538      6.41%     74.82% |       40127      6.35%     81.17% |       40135      6.35%     87.52% |       39989      6.32%     93.84% |       38939      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       632303                      
system.ruby.L2Cache_Controller.L1_GETX   |       10195      6.21%      6.21% |       10357      6.31%     12.52% |       10458      6.37%     18.89% |       10460      6.37%     25.26% |       10302      6.28%     31.54% |       10225      6.23%     37.77% |       10182      6.20%     43.97% |       10353      6.31%     50.28% |       10213      6.22%     56.50% |       10232      6.23%     62.74% |       10237      6.24%     68.97% |       10179      6.20%     75.17% |       10148      6.18%     81.36% |       10108      6.16%     87.52% |       10221      6.23%     93.74% |       10272      6.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       164142                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       48615      6.24%      6.24% |       48708      6.25%     12.49% |       48462      6.22%     18.71% |       49045      6.29%     25.00% |       48243      6.19%     31.19% |       48164      6.18%     37.37% |       48292      6.20%     43.57% |       48676      6.25%     49.82% |       48733      6.25%     56.07% |       48280      6.20%     62.26% |       48663      6.24%     68.51% |       49603      6.37%     74.87% |       49212      6.32%     81.19% |       49182      6.31%     87.50% |       49202      6.31%     93.81% |       48206      6.19%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       779286                      
system.ruby.L2Cache_Controller.L2_Replacement |        3965      6.23%      6.23% |        3990      6.27%     12.51% |        3954      6.22%     18.72% |        4019      6.32%     25.04% |        3890      6.12%     31.16% |        3938      6.19%     37.35% |        3941      6.20%     43.55% |        3978      6.25%     49.80% |        4026      6.33%     56.13% |        3873      6.09%     62.22% |        3984      6.26%     68.49% |        3903      6.14%     74.62% |        3988      6.27%     80.89% |        4076      6.41%     87.30% |        4079      6.41%     93.72% |        3996      6.28%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        63600                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3572      6.34%      6.34% |        3467      6.15%     12.49% |        3427      6.08%     18.58% |        3487      6.19%     24.77% |        3451      6.13%     30.89% |        3518      6.24%     37.14% |        3537      6.28%     43.41% |        3566      6.33%     49.74% |        3641      6.46%     56.21% |        3381      6.00%     62.21% |        3440      6.11%     68.31% |        3542      6.29%     74.60% |        3594      6.38%     80.98% |        3580      6.35%     87.33% |        3603      6.40%     93.73% |        3533      6.27%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        56339                      
system.ruby.L2Cache_Controller.Mem_Data  |       39267      6.26%      6.26% |       39124      6.24%     12.50% |       39055      6.23%     18.72% |       39213      6.25%     24.97% |       38987      6.22%     31.19% |       39150      6.24%     37.43% |       39205      6.25%     43.68% |       39257      6.26%     49.94% |       39393      6.28%     56.22% |       38926      6.21%     62.43% |       39136      6.24%     68.66% |       39178      6.25%     74.91% |       39332      6.27%     81.18% |       39393      6.28%     87.46% |       39408      6.28%     93.74% |       39251      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       627275                      
system.ruby.L2Cache_Controller.Mem_Ack   |        7537      6.28%      6.28% |        7457      6.22%     12.50% |        7381      6.15%     18.66% |        7506      6.26%     24.91% |        7341      6.12%     31.03% |        7456      6.22%     37.25% |        7478      6.23%     43.49% |        7544      6.29%     49.78% |        7667      6.39%     56.17% |        7254      6.05%     62.22% |        7424      6.19%     68.41% |        7445      6.21%     74.61% |        7582      6.32%     80.93% |        7656      6.38%     87.32% |        7682      6.40%     93.72% |        7529      6.28%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       119939                      
system.ruby.L2Cache_Controller.WB_Data   |         101      4.46%      4.46% |         103      4.55%      9.01% |         132      5.83%     14.83% |         134      5.92%     20.75% |         130      5.74%     26.49% |         174      7.68%     34.17% |         174      7.68%     41.85% |         167      7.37%     49.23% |         161      7.11%     56.34% |         168      7.42%     63.75% |         163      7.20%     70.95% |         158      6.98%     77.92% |         148      6.53%     84.46% |         134      5.92%     90.38% |         108      4.77%     95.14% |         110      4.86%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2265                      
system.ruby.L2Cache_Controller.Ack       |           1      3.85%      3.85% |           2      7.69%     11.54% |           0      0.00%     11.54% |           2      7.69%     19.23% |           2      7.69%     26.92% |           3     11.54%     38.46% |           1      3.85%     42.31% |           3     11.54%     53.85% |           3     11.54%     65.38% |           0      0.00%     65.38% |           2      7.69%     73.08% |           1      3.85%     76.92% |           3     11.54%     88.46% |           1      3.85%     92.31% |           0      0.00%     92.31% |           2      7.69%    100.00%
system.ruby.L2Cache_Controller.Ack::total           26                      
system.ruby.L2Cache_Controller.Ack_all   |         576      6.23%      6.23% |         605      6.55%     12.78% |         629      6.81%     19.58% |         544      5.89%     25.47% |         587      6.35%     31.82% |         620      6.71%     38.53% |         595      6.44%     44.96% |         588      6.36%     51.33% |         629      6.81%     58.13% |         462      5.00%     63.13% |         505      5.46%     68.59% |         566      6.12%     74.72% |         579      6.26%     80.98% |         590      6.38%     87.36% |         640      6.92%     94.29% |         528      5.71%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         9243                      
system.ruby.L2Cache_Controller.Unblock   |          70      4.00%      4.00% |          70      4.00%      7.99% |          98      5.59%     13.58% |          98      5.59%     19.18% |          98      5.59%     24.77% |         140      7.99%     32.76% |         140      7.99%     40.75% |         140      7.99%     48.74% |         134      7.65%     56.39% |         134      7.65%     64.04% |         132      7.53%     71.58% |         134      7.65%     79.22% |         112      6.39%     85.62% |         112      6.39%     92.01% |          70      4.00%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1752                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49581      6.23%      6.23% |       49674      6.25%     12.48% |       49453      6.22%     18.70% |       50039      6.29%     24.99% |       49235      6.19%     31.18% |       49200      6.19%     37.36% |       49328      6.20%     43.57% |       49709      6.25%     49.82% |       49754      6.26%     56.07% |       49314      6.20%     62.27% |       49697      6.25%     68.52% |       50639      6.37%     74.89% |       50219      6.31%     81.20% |       50187      6.31%     87.51% |       50168      6.31%     93.82% |       49169      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       795366                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1354      6.40%      6.40% |        1356      6.41%     12.81% |        1495      7.07%     19.88% |        1285      6.07%     25.95% |        1352      6.39%     32.34% |        1339      6.33%     38.67% |        1278      6.04%     44.71% |        1281      6.06%     50.77% |        1369      6.47%     57.24% |        1164      5.50%     62.74% |        1246      5.89%     68.63% |        1263      5.97%     74.60% |        1228      5.80%     80.40% |        1298      6.14%     86.54% |        1513      7.15%     93.69% |        1335      6.31%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21156                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       28981      6.26%      6.26% |       28757      6.22%     12.48% |       28526      6.17%     18.64% |       28923      6.25%     24.90% |       28640      6.19%     31.09% |       28831      6.23%     37.32% |       28937      6.25%     43.57% |       28982      6.26%     49.83% |       29070      6.28%     56.12% |       28848      6.23%     62.35% |       28942      6.26%     68.61% |       28995      6.27%     74.87% |       29190      6.31%     81.18% |       29148      6.30%     87.48% |       28940      6.25%     93.74% |       28973      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       462683                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        8932      6.23%      6.23% |        9011      6.28%     12.51% |        9034      6.30%     18.81% |        9005      6.28%     25.09% |        8995      6.27%     31.36% |        8980      6.26%     37.62% |        8990      6.27%     43.89% |        8994      6.27%     50.16% |        8954      6.24%     56.40% |        8914      6.21%     62.61% |        8948      6.24%     68.85% |        8920      6.22%     75.07% |        8914      6.21%     81.28% |        8947      6.24%     87.52% |        8955      6.24%     93.77% |        8943      6.23%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       143436                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         220      3.76%      3.76% |         153      2.61%      6.37% |         238      4.06%     10.44% |          71      1.21%     11.65% |         359      6.13%     17.78% |         111      1.90%     19.68% |         218      3.72%     23.40% |         128      2.19%     25.58% |         142      2.43%     28.01% |         114      1.95%     29.96% |         192      3.28%     33.24% |         162      2.77%     36.00% |         151      2.58%     38.58% |         120      2.05%     40.63% |        3368     57.52%     98.16% |         108      1.84%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5855                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     34.15%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |           0      0.00%     34.15% |          13     31.71%     65.85% |          14     34.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           41                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.99%      3.99% |          14      3.99%      7.98% |          28      7.98%     15.95% |          28      7.98%     23.93% |          28      7.98%     31.91% |          28      7.98%     39.89% |          28      7.98%     47.86% |          28      7.98%     55.84% |          25      7.12%     62.96% |          25      7.12%     70.09% |          24      6.84%     76.92% |          25      7.12%     84.05% |          14      3.99%     88.03% |          14      3.99%     92.02% |          14      3.99%     96.01% |          14      3.99%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          351                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1      3.85%      3.85% |           2      7.69%     11.54% |           0      0.00%     11.54% |           2      7.69%     19.23% |           2      7.69%     26.92% |           3     11.54%     38.46% |           1      3.85%     42.31% |           3     11.54%     53.85% |           3     11.54%     65.38% |           0      0.00%     65.38% |           2      7.69%     73.08% |           1      3.85%     76.92% |           3     11.54%     88.46% |           1      3.85%     92.31% |           0      0.00%     92.31% |           2      7.69%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           26                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         570      6.24%      6.24% |         599      6.56%     12.79% |         624      6.83%     19.62% |         534      5.84%     25.47% |         575      6.29%     31.76% |         613      6.71%     38.47% |         589      6.45%     44.92% |         577      6.31%     51.23% |         618      6.76%     57.99% |         459      5.02%     63.02% |         498      5.45%     68.47% |         561      6.14%     74.61% |         571      6.25%     80.86% |         588      6.44%     87.29% |         636      6.96%     94.25% |         525      5.75%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9137                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |       10377      6.18%      6.18% |       10532      6.28%     12.46% |       10427      6.21%     18.67% |       10628      6.33%     25.00% |       10265      6.12%     31.12% |       10088      6.01%     37.13% |       10153      6.05%     43.18% |       10318      6.15%     49.33% |       10415      6.21%     55.54% |       10178      6.06%     61.60% |       10462      6.23%     67.83% |       11409      6.80%     74.63% |       10825      6.45%     81.08% |       10875      6.48%     87.56% |       10979      6.54%     94.10% |        9896      5.90%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       167827                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1249      6.14%      6.14% |        1332      6.55%     12.69% |        1396      6.86%     19.55% |        1427      7.02%     26.57% |        1279      6.29%     32.85% |        1217      5.98%     38.84% |        1164      5.72%     44.56% |        1331      6.54%     51.10% |        1231      6.05%     57.15% |        1290      6.34%     63.49% |        1261      6.20%     69.69% |        1231      6.05%     75.74% |        1220      6.00%     81.74% |        1147      5.64%     87.38% |        1252      6.15%     93.54% |        1315      6.46%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20342                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        3958      6.23%      6.23% |        3984      6.28%     12.51% |        3946      6.22%     18.73% |        4009      6.31%     25.04% |        3879      6.11%     31.15% |        3931      6.19%     37.34% |        3932      6.19%     43.53% |        3967      6.25%     49.78% |        4015      6.32%     56.11% |        3869      6.09%     62.20% |        3979      6.27%     68.47% |        3896      6.14%     74.61% |        3980      6.27%     80.87% |        4075      6.42%     87.29% |        4075      6.42%     93.71% |        3992      6.29%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        63487                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        2972      6.36%      6.36% |        2835      6.07%     12.44% |        2772      5.94%     18.37% |        2917      6.25%     24.62% |        2843      6.09%     30.71% |        2871      6.15%     36.86% |        2917      6.25%     43.10% |        2962      6.34%     49.45% |        2996      6.42%     55.86% |        2889      6.19%     62.05% |        2909      6.23%     68.28% |        2959      6.34%     74.61% |        2987      6.40%     81.01% |        2969      6.36%     87.37% |        2929      6.27%     93.64% |        2969      6.36%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        46696                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      4.00%      4.00% |          70      4.00%      7.99% |          98      5.59%     13.58% |          98      5.59%     19.18% |          98      5.59%     24.77% |         140      7.99%     32.76% |         140      7.99%     40.75% |         140      7.99%     48.74% |         134      7.65%     56.39% |         134      7.65%     64.04% |         132      7.53%     71.58% |         134      7.65%     79.22% |         112      6.39%     85.62% |         112      6.39%     92.01% |          70      4.00%     96.00% |          70      4.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1752                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     23.08%     23.08% |           3     23.08%     46.15% |           4     30.77%     76.92% |           3     23.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           13                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       48615      6.24%      6.24% |       48708      6.25%     12.49% |       48462      6.22%     18.71% |       49045      6.29%     25.00% |       48243      6.19%     31.19% |       48164      6.18%     37.37% |       48292      6.20%     43.57% |       48676      6.25%     49.82% |       48733      6.25%     56.07% |       48280      6.20%     62.26% |       48663      6.24%     68.51% |       49603      6.37%     74.87% |       49212      6.32%     81.19% |       49182      6.31%     87.50% |       49202      6.31%     93.81% |       48206      6.19%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       779286                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           6      6.90%      6.90% |           4      4.60%     11.49% |           8      9.20%     20.69% |           8      9.20%     29.89% |           9     10.34%     40.23% |           4      4.60%     44.83% |           8      9.20%     54.02% |           8      9.20%     63.22% |           8      9.20%     72.41% |           4      4.60%     77.01% |           3      3.45%     80.46% |           6      6.90%     87.36% |           5      5.75%     93.10% |           0      0.00%     93.10% |           4      4.60%     97.70% |           2      2.30%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           87                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          30      5.93%      5.93% |          33      6.52%     12.45% |          31      6.13%     18.58% |          36      7.11%     25.69% |          33      6.52%     32.21% |          34      6.72%     38.93% |          31      6.13%     45.06% |          27      5.34%     50.40% |          27      5.34%     55.73% |          33      6.52%     62.25% |          33      6.52%     68.77% |          22      4.35%     73.12% |          36      7.11%     80.24% |          23      4.55%     84.78% |          38      7.51%     92.29% |          39      7.71%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          506                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            1                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7537      6.28%      6.28% |        7457      6.22%     12.50% |        7381      6.15%     18.66% |        7506      6.26%     24.91% |        7341      6.12%     31.03% |        7456      6.22%     37.25% |        7478      6.23%     43.49% |        7544      6.29%     49.78% |        7667      6.39%     56.17% |        7254      6.05%     62.22% |        7424      6.19%     68.41% |        7445      6.21%     74.61% |        7582      6.32%     80.93% |        7656      6.38%     87.32% |        7682      6.40%     93.72% |        7529      6.28%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       119939                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      3.33%      3.33% |           1      3.33%      6.67% |           4     13.33%     20.00% |           2      6.67%     26.67% |           1      3.33%     30.00% |           1      3.33%     33.33% |           6     20.00%     53.33% |           2      6.67%     60.00% |           2      6.67%     66.67% |           2      6.67%     73.33% |           0      0.00%     73.33% |           3     10.00%     83.33% |           2      6.67%     90.00% |           0      0.00%     90.00% |           1      3.33%     93.33% |           2      6.67%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           30                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           5      8.77%      8.77% |           3      5.26%     14.04% |           4      7.02%     21.05% |           6     10.53%     31.58% |           8     14.04%     45.61% |           3      5.26%     50.88% |           2      3.51%     54.39% |           6     10.53%     64.91% |           6     10.53%     75.44% |           2      3.51%     78.95% |           3      5.26%     84.21% |           3      5.26%     89.47% |           3      5.26%     94.74% |           0      0.00%     94.74% |           3      5.26%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           57                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          30      6.21%      6.21% |          32      6.63%     12.84% |          30      6.21%     19.05% |          34      7.04%     26.09% |          31      6.42%     32.51% |          33      6.83%     39.34% |          28      5.80%     45.13% |          25      5.18%     50.31% |          25      5.18%     55.49% |          32      6.63%     62.11% |          31      6.42%     68.53% |          21      4.35%     72.88% |          34      7.04%     79.92% |          22      4.55%     84.47% |          37      7.66%     92.13% |          38      7.87%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          483                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           1      4.35%      4.35% |           1      4.35%      8.70% |           2      8.70%     17.39% |           2      8.70%     26.09% |           1      4.35%     30.43% |           3     13.04%     43.48% |           2      8.70%     52.17% |           2      8.70%     60.87% |           1      4.35%     65.22% |           2      8.70%     73.91% |           1      4.35%     78.26% |           2      8.70%     86.96% |           1      4.35%     91.30% |           1      4.35%     95.65% |           1      4.35%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           23                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         570      6.24%      6.24% |         599      6.56%     12.79% |         624      6.83%     19.62% |         534      5.84%     25.47% |         575      6.29%     31.76% |         613      6.71%     38.47% |         589      6.45%     44.92% |         577      6.31%     51.23% |         618      6.76%     57.99% |         459      5.02%     63.02% |         498      5.45%     68.47% |         561      6.14%     74.61% |         571      6.25%     80.86% |         588      6.44%     87.29% |         636      6.96%     94.25% |         525      5.75%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9137                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1      3.85%      3.85% |           2      7.69%     11.54% |           0      0.00%     11.54% |           2      7.69%     19.23% |           2      7.69%     26.92% |           3     11.54%     38.46% |           1      3.85%     42.31% |           3     11.54%     53.85% |           3     11.54%     65.38% |           0      0.00%     65.38% |           2      7.69%     73.08% |           1      3.85%     76.92% |           3     11.54%     88.46% |           1      3.85%     92.31% |           0      0.00%     92.31% |           2      7.69%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           26                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1      3.85%      3.85% |           2      7.69%     11.54% |           0      0.00%     11.54% |           2      7.69%     19.23% |           2      7.69%     26.92% |           3     11.54%     38.46% |           1      3.85%     42.31% |           3     11.54%     53.85% |           3     11.54%     65.38% |           0      0.00%     65.38% |           2      7.69%     73.08% |           1      3.85%     76.92% |           3     11.54%     88.46% |           1      3.85%     92.31% |           0      0.00%     92.31% |           2      7.69%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           26                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       28981      6.26%      6.26% |       28757      6.22%     12.48% |       28526      6.17%     18.64% |       28923      6.25%     24.90% |       28640      6.19%     31.09% |       28831      6.23%     37.32% |       28937      6.25%     43.57% |       28982      6.26%     49.83% |       29070      6.28%     56.12% |       28848      6.23%     62.35% |       28942      6.26%     68.61% |       28995      6.27%     74.87% |       29190      6.31%     81.18% |       29148      6.30%     87.48% |       28940      6.25%     93.74% |       28973      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       462683                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1354      6.40%      6.40% |        1356      6.41%     12.81% |        1495      7.07%     19.88% |        1285      6.07%     25.95% |        1352      6.39%     32.34% |        1339      6.33%     38.67% |        1278      6.04%     44.71% |        1281      6.06%     50.77% |        1369      6.47%     57.24% |        1164      5.50%     62.74% |        1246      5.89%     68.63% |        1263      5.97%     74.60% |        1228      5.80%     80.40% |        1298      6.14%     86.54% |        1513      7.15%     93.69% |        1335      6.31%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21156                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        8932      6.23%      6.23% |        9011      6.28%     12.51% |        9034      6.30%     18.81% |        9005      6.28%     25.09% |        8995      6.27%     31.36% |        8980      6.26%     37.62% |        8990      6.27%     43.89% |        8994      6.27%     50.16% |        8954      6.24%     56.40% |        8914      6.21%     62.61% |        8948      6.24%     68.85% |        8920      6.22%     75.07% |        8914      6.21%     81.28% |        8947      6.24%     87.52% |        8955      6.24%     93.77% |        8943      6.23%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       143436                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.94%      3.94% |          42      3.94%      7.89% |          70      6.57%     14.46% |          56      5.26%     19.72% |          56      5.26%     24.98% |          84      7.89%     32.86% |          84      7.89%     40.75% |          84      7.89%     48.64% |          81      7.61%     56.24% |          81      7.61%     63.85% |          80      7.51%     71.36% |          81      7.61%     78.97% |          70      6.57%     85.54% |          70      6.57%     92.11% |          42      3.94%     96.06% |          42      3.94%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1065                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49539      6.24%      6.24% |       49632      6.25%     12.49% |       49383      6.22%     18.70% |       49983      6.29%     25.00% |       49179      6.19%     31.19% |       49116      6.18%     37.37% |       49244      6.20%     43.57% |       49625      6.25%     49.82% |       49673      6.25%     56.07% |       49233      6.20%     62.27% |       49617      6.25%     68.52% |       50558      6.37%     74.88% |       50149      6.31%     81.19% |       50117      6.31%     87.50% |       50126      6.31%     93.82% |       49127      6.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       794301                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          69      3.98%      3.98% |          70      4.04%      8.02% |          98      5.65%     13.67% |          95      5.48%     19.15% |          95      5.48%     24.63% |         139      8.02%     32.64% |         140      8.07%     40.72% |         137      7.90%     48.62% |         132      7.61%     56.23% |         134      7.73%     63.96% |         131      7.55%     71.51% |         133      7.67%     79.18% |         110      6.34%     85.52% |         112      6.46%     91.98% |          69      3.98%     95.96% |          70      4.04%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1734                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           1      5.56%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |           3     16.67%     22.22% |           3     16.67%     38.89% |           1      5.56%     44.44% |           0      0.00%     44.44% |           3     16.67%     61.11% |           2     11.11%     72.22% |           0      0.00%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           2     11.11%     94.44% |           0      0.00%     94.44% |           1      5.56%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           18                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      5.56%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |           3     16.67%     22.22% |           3     16.67%     38.89% |           1      5.56%     44.44% |           0      0.00%     44.44% |           3     16.67%     61.11% |           2     11.11%     72.22% |           0      0.00%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           2     11.11%     94.44% |           0      0.00%     94.44% |           1      5.56%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           18                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          69      3.98%      3.98% |          70      4.04%      8.02% |          98      5.65%     13.67% |          95      5.48%     19.15% |          95      5.48%     24.63% |         139      8.02%     32.64% |         140      8.07%     40.72% |         137      7.90%     48.62% |         132      7.61%     56.23% |         134      7.73%     63.96% |         131      7.55%     71.51% |         133      7.67%     79.18% |         110      6.34%     85.52% |         112      6.46%     91.98% |          69      3.98%     95.96% |          70      4.04%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1734                      

---------- End Simulation Statistics   ----------
