$date
	Tue May 30 00:10:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1001 #
0"
bx !
$end
#5
b1001 !
1"
#10
0"
b1011 #
#15
b1011 !
1"
#20
0"
b1111 #
#25
b1111 !
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
