// Seed: 3204065007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply1 id_14 = 1;
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input uwire id_8,
    output wand id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input wire id_13,
    output wire id_14,
    input wire id_15,
    input wire id_16,
    output tri0 id_17,
    input supply1 id_18,
    input wire id_19,
    input uwire id_20,
    output uwire id_21,
    input tri id_22,
    output tri id_23,
    output tri0 id_24
);
  assign id_21 = 1;
  assign id_14 = id_20;
  wire id_26;
  module_0(
      id_26, id_26, id_26, id_26, id_26, id_26, id_26, id_26, id_26, id_26, id_26, id_26, id_26
  );
endmodule
