{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526081852385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526081852386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 11 18:37:32 2018 " "Processing started: Fri May 11 18:37:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526081852386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526081852386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map LabArquiII -c LabArquiII --generate_functional_sim_netlist " "Command: quartus_map LabArquiII -c LabArquiII --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526081852386 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1526081852784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-ALUARCHITECTURE " "Found design unit 1: alu-ALUARCHITECTURE" {  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853524 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RFARCHITECTURE " "Found design unit 1: RF-RFARCHITECTURE" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853529 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-rtl " "Found design unit 1: instructionMemory-rtl" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853534 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file monociclo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 monociclo-arquiMonociclo " "Found design unit 1: monociclo-arquiMonociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853539 ""} { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxes " "Found design unit 1: muxes" {  } { { "muxes.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/muxes.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mymux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myMux-behavior " "Found design unit 1: myMux-behavior" {  } { { "myMux.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/myMux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853548 ""} { "Info" "ISGN_ENTITY_NAME" "1 myMux " "Found entity 1: myMux" {  } { { "myMux.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/myMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behavior " "Found design unit 1: sign_extend-behavior" {  } { { "sign_extend.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853553 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-rtl " "Found design unit 1: dataMemory-rtl" {  } { { "dataMemory.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/dataMemory.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853557 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/dataMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-ALUControlArchitecture " "Found design unit 1: ALUControl-ALUControlArchitecture" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853562 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnity-ControlUnitArchitecture " "Found design unit 1: controlUnity-ControlUnitArchitecture" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853569 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081853569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081853569 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED instructionMemory.vhdl(48) " "VHDL type inferencing warning at instructionMemory.vhdl(48): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 48 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Quartus II" 0 -1 1526081853570 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "TO_INTEGER 0 UNSIGNED SIGNED UNSIGNED instructionMemory.vhdl(49) " "VHDL type inferencing warning at instructionMemory.vhdl(49): two visible identifiers match \"TO_INTEGER\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 49 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Quartus II" 0 -1 1526081853570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo " "Elaborating entity \"monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526081853613 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JumpExtended monociclo.vhdl(82) " "VHDL Signal Declaration warning at monociclo.vhdl(82): used implicit default value for signal \"JumpExtended\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "monociclo.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526081853617 "|monociclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnity controlUnity:pmControlUnity " "Elaborating entity \"controlUnity\" for hierarchy \"controlUnity:pmControlUnity\"" {  } { { "monociclo.vhdl" "pmControlUnity" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081853642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:pmInstructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:pmInstructionMem\"" {  } { { "monociclo.vhdl" "pmInstructionMem" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081853647 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom\[255..2\] instructionMemory.vhdl(45) " "Using initial value X (don't care) for net \"rom\[255..2\]\" at instructionMemory.vhdl(45)" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 45 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526081853668 "|monociclo|instructionMemory:pmInstructionMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:pmRF " "Elaborating entity \"RF\" for hierarchy \"RF:pmRF\"" {  } { { "monociclo.vhdl" "pmRF" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081853686 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers RF.vhdl(45) " "VHDL Process Statement warning at RF.vhdl(45): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526081853688 "|monociclo|RF:pmRF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526081853688 "|monociclo|RF:pmRF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:pmSignExtendI " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:pmSignExtendI\"" {  } { { "monociclo.vhdl" "pmSignExtendI" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081853694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:pmALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:pmALUControl\"" {  } { { "monociclo.vhdl" "pmALUControl" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081853698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:pmALU " "Elaborating entity \"alu\" for hierarchy \"alu:pmALU\"" {  } { { "monociclo.vhdl" "pmALU" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081853702 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag alu.vhdl(13) " "VHDL Signal Declaration warning at alu.vhdl(13): used implicit default value for signal \"flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1526081853703 "|monociclo|alu:pmALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:pmDataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:pmDataMemory\"" {  } { { "monociclo.vhdl" "pmDataMemory" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/monociclo.vhdl" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081853710 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~0 " "LATCH primitive \"RF:pmRF\|registers~0\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1 " "LATCH primitive \"RF:pmRF\|registers~1\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~2 " "LATCH primitive \"RF:pmRF\|registers~2\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~3 " "LATCH primitive \"RF:pmRF\|registers~3\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~4 " "LATCH primitive \"RF:pmRF\|registers~4\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~5 " "LATCH primitive \"RF:pmRF\|registers~5\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~6 " "LATCH primitive \"RF:pmRF\|registers~6\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~7 " "LATCH primitive \"RF:pmRF\|registers~7\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~8 " "LATCH primitive \"RF:pmRF\|registers~8\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~9 " "LATCH primitive \"RF:pmRF\|registers~9\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~10 " "LATCH primitive \"RF:pmRF\|registers~10\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~11 " "LATCH primitive \"RF:pmRF\|registers~11\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~12 " "LATCH primitive \"RF:pmRF\|registers~12\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~13 " "LATCH primitive \"RF:pmRF\|registers~13\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~14 " "LATCH primitive \"RF:pmRF\|registers~14\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~15 " "LATCH primitive \"RF:pmRF\|registers~15\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~16 " "LATCH primitive \"RF:pmRF\|registers~16\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~17 " "LATCH primitive \"RF:pmRF\|registers~17\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~18 " "LATCH primitive \"RF:pmRF\|registers~18\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~19 " "LATCH primitive \"RF:pmRF\|registers~19\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~20 " "LATCH primitive \"RF:pmRF\|registers~20\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853829 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~21 " "LATCH primitive \"RF:pmRF\|registers~21\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~22 " "LATCH primitive \"RF:pmRF\|registers~22\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~23 " "LATCH primitive \"RF:pmRF\|registers~23\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~24 " "LATCH primitive \"RF:pmRF\|registers~24\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~25 " "LATCH primitive \"RF:pmRF\|registers~25\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~26 " "LATCH primitive \"RF:pmRF\|registers~26\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~27 " "LATCH primitive \"RF:pmRF\|registers~27\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~28 " "LATCH primitive \"RF:pmRF\|registers~28\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~29 " "LATCH primitive \"RF:pmRF\|registers~29\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~30 " "LATCH primitive \"RF:pmRF\|registers~30\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~31 " "LATCH primitive \"RF:pmRF\|registers~31\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~32 " "LATCH primitive \"RF:pmRF\|registers~32\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~33 " "LATCH primitive \"RF:pmRF\|registers~33\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~34 " "LATCH primitive \"RF:pmRF\|registers~34\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~35 " "LATCH primitive \"RF:pmRF\|registers~35\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~36 " "LATCH primitive \"RF:pmRF\|registers~36\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~37 " "LATCH primitive \"RF:pmRF\|registers~37\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~38 " "LATCH primitive \"RF:pmRF\|registers~38\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~39 " "LATCH primitive \"RF:pmRF\|registers~39\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~40 " "LATCH primitive \"RF:pmRF\|registers~40\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~41 " "LATCH primitive \"RF:pmRF\|registers~41\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~42 " "LATCH primitive \"RF:pmRF\|registers~42\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853839 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~43 " "LATCH primitive \"RF:pmRF\|registers~43\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~44 " "LATCH primitive \"RF:pmRF\|registers~44\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~45 " "LATCH primitive \"RF:pmRF\|registers~45\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~46 " "LATCH primitive \"RF:pmRF\|registers~46\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~47 " "LATCH primitive \"RF:pmRF\|registers~47\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~48 " "LATCH primitive \"RF:pmRF\|registers~48\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~49 " "LATCH primitive \"RF:pmRF\|registers~49\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~50 " "LATCH primitive \"RF:pmRF\|registers~50\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~51 " "LATCH primitive \"RF:pmRF\|registers~51\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853842 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~52 " "LATCH primitive \"RF:pmRF\|registers~52\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~53 " "LATCH primitive \"RF:pmRF\|registers~53\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~54 " "LATCH primitive \"RF:pmRF\|registers~54\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853845 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~55 " "LATCH primitive \"RF:pmRF\|registers~55\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~56 " "LATCH primitive \"RF:pmRF\|registers~56\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~57 " "LATCH primitive \"RF:pmRF\|registers~57\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~58 " "LATCH primitive \"RF:pmRF\|registers~58\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~59 " "LATCH primitive \"RF:pmRF\|registers~59\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~60 " "LATCH primitive \"RF:pmRF\|registers~60\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~61 " "LATCH primitive \"RF:pmRF\|registers~61\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~62 " "LATCH primitive \"RF:pmRF\|registers~62\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~63 " "LATCH primitive \"RF:pmRF\|registers~63\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~64 " "LATCH primitive \"RF:pmRF\|registers~64\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853846 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~65 " "LATCH primitive \"RF:pmRF\|registers~65\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~66 " "LATCH primitive \"RF:pmRF\|registers~66\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~67 " "LATCH primitive \"RF:pmRF\|registers~67\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853849 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~68 " "LATCH primitive \"RF:pmRF\|registers~68\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~69 " "LATCH primitive \"RF:pmRF\|registers~69\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~70 " "LATCH primitive \"RF:pmRF\|registers~70\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~71 " "LATCH primitive \"RF:pmRF\|registers~71\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~72 " "LATCH primitive \"RF:pmRF\|registers~72\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~73 " "LATCH primitive \"RF:pmRF\|registers~73\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~74 " "LATCH primitive \"RF:pmRF\|registers~74\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853850 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~75 " "LATCH primitive \"RF:pmRF\|registers~75\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~76 " "LATCH primitive \"RF:pmRF\|registers~76\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~77 " "LATCH primitive \"RF:pmRF\|registers~77\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~78 " "LATCH primitive \"RF:pmRF\|registers~78\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~79 " "LATCH primitive \"RF:pmRF\|registers~79\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853853 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~80 " "LATCH primitive \"RF:pmRF\|registers~80\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~81 " "LATCH primitive \"RF:pmRF\|registers~81\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~82 " "LATCH primitive \"RF:pmRF\|registers~82\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~83 " "LATCH primitive \"RF:pmRF\|registers~83\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~84 " "LATCH primitive \"RF:pmRF\|registers~84\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~85 " "LATCH primitive \"RF:pmRF\|registers~85\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853854 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~86 " "LATCH primitive \"RF:pmRF\|registers~86\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853856 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~87 " "LATCH primitive \"RF:pmRF\|registers~87\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~88 " "LATCH primitive \"RF:pmRF\|registers~88\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~89 " "LATCH primitive \"RF:pmRF\|registers~89\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~90 " "LATCH primitive \"RF:pmRF\|registers~90\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~91 " "LATCH primitive \"RF:pmRF\|registers~91\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~92 " "LATCH primitive \"RF:pmRF\|registers~92\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~93 " "LATCH primitive \"RF:pmRF\|registers~93\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~94 " "LATCH primitive \"RF:pmRF\|registers~94\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~95 " "LATCH primitive \"RF:pmRF\|registers~95\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~96 " "LATCH primitive \"RF:pmRF\|registers~96\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853857 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~97 " "LATCH primitive \"RF:pmRF\|registers~97\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~98 " "LATCH primitive \"RF:pmRF\|registers~98\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~99 " "LATCH primitive \"RF:pmRF\|registers~99\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~100 " "LATCH primitive \"RF:pmRF\|registers~100\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853860 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~101 " "LATCH primitive \"RF:pmRF\|registers~101\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~102 " "LATCH primitive \"RF:pmRF\|registers~102\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~103 " "LATCH primitive \"RF:pmRF\|registers~103\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~104 " "LATCH primitive \"RF:pmRF\|registers~104\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~105 " "LATCH primitive \"RF:pmRF\|registers~105\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~106 " "LATCH primitive \"RF:pmRF\|registers~106\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~107 " "LATCH primitive \"RF:pmRF\|registers~107\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~108 " "LATCH primitive \"RF:pmRF\|registers~108\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~109 " "LATCH primitive \"RF:pmRF\|registers~109\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~110 " "LATCH primitive \"RF:pmRF\|registers~110\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~111 " "LATCH primitive \"RF:pmRF\|registers~111\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~112 " "LATCH primitive \"RF:pmRF\|registers~112\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~113 " "LATCH primitive \"RF:pmRF\|registers~113\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~114 " "LATCH primitive \"RF:pmRF\|registers~114\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853864 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~115 " "LATCH primitive \"RF:pmRF\|registers~115\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~116 " "LATCH primitive \"RF:pmRF\|registers~116\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~117 " "LATCH primitive \"RF:pmRF\|registers~117\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~118 " "LATCH primitive \"RF:pmRF\|registers~118\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~119 " "LATCH primitive \"RF:pmRF\|registers~119\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~120 " "LATCH primitive \"RF:pmRF\|registers~120\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~121 " "LATCH primitive \"RF:pmRF\|registers~121\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~122 " "LATCH primitive \"RF:pmRF\|registers~122\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~123 " "LATCH primitive \"RF:pmRF\|registers~123\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~124 " "LATCH primitive \"RF:pmRF\|registers~124\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~125 " "LATCH primitive \"RF:pmRF\|registers~125\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~126 " "LATCH primitive \"RF:pmRF\|registers~126\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~127 " "LATCH primitive \"RF:pmRF\|registers~127\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853868 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~128 " "LATCH primitive \"RF:pmRF\|registers~128\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853869 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~129 " "LATCH primitive \"RF:pmRF\|registers~129\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~130 " "LATCH primitive \"RF:pmRF\|registers~130\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~131 " "LATCH primitive \"RF:pmRF\|registers~131\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~132 " "LATCH primitive \"RF:pmRF\|registers~132\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~133 " "LATCH primitive \"RF:pmRF\|registers~133\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~134 " "LATCH primitive \"RF:pmRF\|registers~134\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~135 " "LATCH primitive \"RF:pmRF\|registers~135\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~136 " "LATCH primitive \"RF:pmRF\|registers~136\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~137 " "LATCH primitive \"RF:pmRF\|registers~137\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~138 " "LATCH primitive \"RF:pmRF\|registers~138\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~139 " "LATCH primitive \"RF:pmRF\|registers~139\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853872 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~140 " "LATCH primitive \"RF:pmRF\|registers~140\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~141 " "LATCH primitive \"RF:pmRF\|registers~141\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~142 " "LATCH primitive \"RF:pmRF\|registers~142\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~143 " "LATCH primitive \"RF:pmRF\|registers~143\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~144 " "LATCH primitive \"RF:pmRF\|registers~144\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~145 " "LATCH primitive \"RF:pmRF\|registers~145\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~146 " "LATCH primitive \"RF:pmRF\|registers~146\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853875 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~147 " "LATCH primitive \"RF:pmRF\|registers~147\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~148 " "LATCH primitive \"RF:pmRF\|registers~148\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~149 " "LATCH primitive \"RF:pmRF\|registers~149\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~150 " "LATCH primitive \"RF:pmRF\|registers~150\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~151 " "LATCH primitive \"RF:pmRF\|registers~151\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~152 " "LATCH primitive \"RF:pmRF\|registers~152\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~153 " "LATCH primitive \"RF:pmRF\|registers~153\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~154 " "LATCH primitive \"RF:pmRF\|registers~154\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~155 " "LATCH primitive \"RF:pmRF\|registers~155\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~156 " "LATCH primitive \"RF:pmRF\|registers~156\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~157 " "LATCH primitive \"RF:pmRF\|registers~157\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~158 " "LATCH primitive \"RF:pmRF\|registers~158\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~159 " "LATCH primitive \"RF:pmRF\|registers~159\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~160 " "LATCH primitive \"RF:pmRF\|registers~160\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~161 " "LATCH primitive \"RF:pmRF\|registers~161\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~162 " "LATCH primitive \"RF:pmRF\|registers~162\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~163 " "LATCH primitive \"RF:pmRF\|registers~163\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~164 " "LATCH primitive \"RF:pmRF\|registers~164\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~165 " "LATCH primitive \"RF:pmRF\|registers~165\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~166 " "LATCH primitive \"RF:pmRF\|registers~166\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~167 " "LATCH primitive \"RF:pmRF\|registers~167\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~168 " "LATCH primitive \"RF:pmRF\|registers~168\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~169 " "LATCH primitive \"RF:pmRF\|registers~169\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~170 " "LATCH primitive \"RF:pmRF\|registers~170\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~171 " "LATCH primitive \"RF:pmRF\|registers~171\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~172 " "LATCH primitive \"RF:pmRF\|registers~172\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~173 " "LATCH primitive \"RF:pmRF\|registers~173\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~174 " "LATCH primitive \"RF:pmRF\|registers~174\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~175 " "LATCH primitive \"RF:pmRF\|registers~175\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~176 " "LATCH primitive \"RF:pmRF\|registers~176\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~177 " "LATCH primitive \"RF:pmRF\|registers~177\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~178 " "LATCH primitive \"RF:pmRF\|registers~178\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~179 " "LATCH primitive \"RF:pmRF\|registers~179\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~180 " "LATCH primitive \"RF:pmRF\|registers~180\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~181 " "LATCH primitive \"RF:pmRF\|registers~181\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~182 " "LATCH primitive \"RF:pmRF\|registers~182\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853887 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~183 " "LATCH primitive \"RF:pmRF\|registers~183\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~184 " "LATCH primitive \"RF:pmRF\|registers~184\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~185 " "LATCH primitive \"RF:pmRF\|registers~185\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~186 " "LATCH primitive \"RF:pmRF\|registers~186\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~187 " "LATCH primitive \"RF:pmRF\|registers~187\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~188 " "LATCH primitive \"RF:pmRF\|registers~188\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~189 " "LATCH primitive \"RF:pmRF\|registers~189\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~190 " "LATCH primitive \"RF:pmRF\|registers~190\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~191 " "LATCH primitive \"RF:pmRF\|registers~191\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~192 " "LATCH primitive \"RF:pmRF\|registers~192\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~193 " "LATCH primitive \"RF:pmRF\|registers~193\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~194 " "LATCH primitive \"RF:pmRF\|registers~194\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~195 " "LATCH primitive \"RF:pmRF\|registers~195\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853893 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~196 " "LATCH primitive \"RF:pmRF\|registers~196\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~197 " "LATCH primitive \"RF:pmRF\|registers~197\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~198 " "LATCH primitive \"RF:pmRF\|registers~198\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~199 " "LATCH primitive \"RF:pmRF\|registers~199\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~200 " "LATCH primitive \"RF:pmRF\|registers~200\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~201 " "LATCH primitive \"RF:pmRF\|registers~201\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~202 " "LATCH primitive \"RF:pmRF\|registers~202\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~203 " "LATCH primitive \"RF:pmRF\|registers~203\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853894 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~204 " "LATCH primitive \"RF:pmRF\|registers~204\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~205 " "LATCH primitive \"RF:pmRF\|registers~205\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~206 " "LATCH primitive \"RF:pmRF\|registers~206\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~207 " "LATCH primitive \"RF:pmRF\|registers~207\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853897 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~208 " "LATCH primitive \"RF:pmRF\|registers~208\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~209 " "LATCH primitive \"RF:pmRF\|registers~209\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~210 " "LATCH primitive \"RF:pmRF\|registers~210\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~211 " "LATCH primitive \"RF:pmRF\|registers~211\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~212 " "LATCH primitive \"RF:pmRF\|registers~212\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~213 " "LATCH primitive \"RF:pmRF\|registers~213\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~214 " "LATCH primitive \"RF:pmRF\|registers~214\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853898 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~215 " "LATCH primitive \"RF:pmRF\|registers~215\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~216 " "LATCH primitive \"RF:pmRF\|registers~216\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~217 " "LATCH primitive \"RF:pmRF\|registers~217\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~218 " "LATCH primitive \"RF:pmRF\|registers~218\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~219 " "LATCH primitive \"RF:pmRF\|registers~219\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~220 " "LATCH primitive \"RF:pmRF\|registers~220\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~221 " "LATCH primitive \"RF:pmRF\|registers~221\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~222 " "LATCH primitive \"RF:pmRF\|registers~222\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~223 " "LATCH primitive \"RF:pmRF\|registers~223\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~224 " "LATCH primitive \"RF:pmRF\|registers~224\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853901 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~225 " "LATCH primitive \"RF:pmRF\|registers~225\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853902 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~226 " "LATCH primitive \"RF:pmRF\|registers~226\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~227 " "LATCH primitive \"RF:pmRF\|registers~227\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853904 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~228 " "LATCH primitive \"RF:pmRF\|registers~228\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~229 " "LATCH primitive \"RF:pmRF\|registers~229\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~230 " "LATCH primitive \"RF:pmRF\|registers~230\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~231 " "LATCH primitive \"RF:pmRF\|registers~231\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~232 " "LATCH primitive \"RF:pmRF\|registers~232\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~233 " "LATCH primitive \"RF:pmRF\|registers~233\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~234 " "LATCH primitive \"RF:pmRF\|registers~234\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~235 " "LATCH primitive \"RF:pmRF\|registers~235\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~236 " "LATCH primitive \"RF:pmRF\|registers~236\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853905 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~237 " "LATCH primitive \"RF:pmRF\|registers~237\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~238 " "LATCH primitive \"RF:pmRF\|registers~238\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~239 " "LATCH primitive \"RF:pmRF\|registers~239\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~240 " "LATCH primitive \"RF:pmRF\|registers~240\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853908 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~241 " "LATCH primitive \"RF:pmRF\|registers~241\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~242 " "LATCH primitive \"RF:pmRF\|registers~242\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~243 " "LATCH primitive \"RF:pmRF\|registers~243\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~244 " "LATCH primitive \"RF:pmRF\|registers~244\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~245 " "LATCH primitive \"RF:pmRF\|registers~245\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~246 " "LATCH primitive \"RF:pmRF\|registers~246\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853909 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~247 " "LATCH primitive \"RF:pmRF\|registers~247\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~248 " "LATCH primitive \"RF:pmRF\|registers~248\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~249 " "LATCH primitive \"RF:pmRF\|registers~249\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~250 " "LATCH primitive \"RF:pmRF\|registers~250\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~251 " "LATCH primitive \"RF:pmRF\|registers~251\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~252 " "LATCH primitive \"RF:pmRF\|registers~252\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853912 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~253 " "LATCH primitive \"RF:pmRF\|registers~253\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~254 " "LATCH primitive \"RF:pmRF\|registers~254\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~255 " "LATCH primitive \"RF:pmRF\|registers~255\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~256 " "LATCH primitive \"RF:pmRF\|registers~256\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~257 " "LATCH primitive \"RF:pmRF\|registers~257\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~258 " "LATCH primitive \"RF:pmRF\|registers~258\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~259 " "LATCH primitive \"RF:pmRF\|registers~259\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~260 " "LATCH primitive \"RF:pmRF\|registers~260\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~261 " "LATCH primitive \"RF:pmRF\|registers~261\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~262 " "LATCH primitive \"RF:pmRF\|registers~262\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~263 " "LATCH primitive \"RF:pmRF\|registers~263\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~264 " "LATCH primitive \"RF:pmRF\|registers~264\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~265 " "LATCH primitive \"RF:pmRF\|registers~265\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~266 " "LATCH primitive \"RF:pmRF\|registers~266\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~267 " "LATCH primitive \"RF:pmRF\|registers~267\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~268 " "LATCH primitive \"RF:pmRF\|registers~268\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~269 " "LATCH primitive \"RF:pmRF\|registers~269\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~270 " "LATCH primitive \"RF:pmRF\|registers~270\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~271 " "LATCH primitive \"RF:pmRF\|registers~271\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853919 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~272 " "LATCH primitive \"RF:pmRF\|registers~272\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~273 " "LATCH primitive \"RF:pmRF\|registers~273\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~274 " "LATCH primitive \"RF:pmRF\|registers~274\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~275 " "LATCH primitive \"RF:pmRF\|registers~275\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~276 " "LATCH primitive \"RF:pmRF\|registers~276\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~277 " "LATCH primitive \"RF:pmRF\|registers~277\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~278 " "LATCH primitive \"RF:pmRF\|registers~278\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~279 " "LATCH primitive \"RF:pmRF\|registers~279\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853920 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~280 " "LATCH primitive \"RF:pmRF\|registers~280\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~281 " "LATCH primitive \"RF:pmRF\|registers~281\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~282 " "LATCH primitive \"RF:pmRF\|registers~282\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~283 " "LATCH primitive \"RF:pmRF\|registers~283\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~284 " "LATCH primitive \"RF:pmRF\|registers~284\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~285 " "LATCH primitive \"RF:pmRF\|registers~285\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853923 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~286 " "LATCH primitive \"RF:pmRF\|registers~286\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~287 " "LATCH primitive \"RF:pmRF\|registers~287\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~288 " "LATCH primitive \"RF:pmRF\|registers~288\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~289 " "LATCH primitive \"RF:pmRF\|registers~289\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853924 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~290 " "LATCH primitive \"RF:pmRF\|registers~290\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~291 " "LATCH primitive \"RF:pmRF\|registers~291\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~292 " "LATCH primitive \"RF:pmRF\|registers~292\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~293 " "LATCH primitive \"RF:pmRF\|registers~293\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~294 " "LATCH primitive \"RF:pmRF\|registers~294\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~295 " "LATCH primitive \"RF:pmRF\|registers~295\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~296 " "LATCH primitive \"RF:pmRF\|registers~296\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~297 " "LATCH primitive \"RF:pmRF\|registers~297\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~298 " "LATCH primitive \"RF:pmRF\|registers~298\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853927 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~299 " "LATCH primitive \"RF:pmRF\|registers~299\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~300 " "LATCH primitive \"RF:pmRF\|registers~300\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~301 " "LATCH primitive \"RF:pmRF\|registers~301\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~302 " "LATCH primitive \"RF:pmRF\|registers~302\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~303 " "LATCH primitive \"RF:pmRF\|registers~303\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~304 " "LATCH primitive \"RF:pmRF\|registers~304\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853930 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~305 " "LATCH primitive \"RF:pmRF\|registers~305\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~306 " "LATCH primitive \"RF:pmRF\|registers~306\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~307 " "LATCH primitive \"RF:pmRF\|registers~307\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~308 " "LATCH primitive \"RF:pmRF\|registers~308\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~309 " "LATCH primitive \"RF:pmRF\|registers~309\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~310 " "LATCH primitive \"RF:pmRF\|registers~310\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~311 " "LATCH primitive \"RF:pmRF\|registers~311\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~312 " "LATCH primitive \"RF:pmRF\|registers~312\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~313 " "LATCH primitive \"RF:pmRF\|registers~313\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~314 " "LATCH primitive \"RF:pmRF\|registers~314\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~315 " "LATCH primitive \"RF:pmRF\|registers~315\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~316 " "LATCH primitive \"RF:pmRF\|registers~316\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~317 " "LATCH primitive \"RF:pmRF\|registers~317\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~318 " "LATCH primitive \"RF:pmRF\|registers~318\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853934 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~319 " "LATCH primitive \"RF:pmRF\|registers~319\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~320 " "LATCH primitive \"RF:pmRF\|registers~320\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~321 " "LATCH primitive \"RF:pmRF\|registers~321\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~322 " "LATCH primitive \"RF:pmRF\|registers~322\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~323 " "LATCH primitive \"RF:pmRF\|registers~323\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~324 " "LATCH primitive \"RF:pmRF\|registers~324\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~325 " "LATCH primitive \"RF:pmRF\|registers~325\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~326 " "LATCH primitive \"RF:pmRF\|registers~326\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~327 " "LATCH primitive \"RF:pmRF\|registers~327\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~328 " "LATCH primitive \"RF:pmRF\|registers~328\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~329 " "LATCH primitive \"RF:pmRF\|registers~329\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~330 " "LATCH primitive \"RF:pmRF\|registers~330\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~331 " "LATCH primitive \"RF:pmRF\|registers~331\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853938 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~332 " "LATCH primitive \"RF:pmRF\|registers~332\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853939 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~333 " "LATCH primitive \"RF:pmRF\|registers~333\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~334 " "LATCH primitive \"RF:pmRF\|registers~334\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~335 " "LATCH primitive \"RF:pmRF\|registers~335\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~336 " "LATCH primitive \"RF:pmRF\|registers~336\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~337 " "LATCH primitive \"RF:pmRF\|registers~337\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~338 " "LATCH primitive \"RF:pmRF\|registers~338\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~339 " "LATCH primitive \"RF:pmRF\|registers~339\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~340 " "LATCH primitive \"RF:pmRF\|registers~340\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~341 " "LATCH primitive \"RF:pmRF\|registers~341\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~342 " "LATCH primitive \"RF:pmRF\|registers~342\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~343 " "LATCH primitive \"RF:pmRF\|registers~343\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853942 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~344 " "LATCH primitive \"RF:pmRF\|registers~344\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~345 " "LATCH primitive \"RF:pmRF\|registers~345\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~346 " "LATCH primitive \"RF:pmRF\|registers~346\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~347 " "LATCH primitive \"RF:pmRF\|registers~347\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~348 " "LATCH primitive \"RF:pmRF\|registers~348\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~349 " "LATCH primitive \"RF:pmRF\|registers~349\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~350 " "LATCH primitive \"RF:pmRF\|registers~350\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853945 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~351 " "LATCH primitive \"RF:pmRF\|registers~351\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~352 " "LATCH primitive \"RF:pmRF\|registers~352\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~353 " "LATCH primitive \"RF:pmRF\|registers~353\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~354 " "LATCH primitive \"RF:pmRF\|registers~354\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853946 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~355 " "LATCH primitive \"RF:pmRF\|registers~355\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~356 " "LATCH primitive \"RF:pmRF\|registers~356\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~357 " "LATCH primitive \"RF:pmRF\|registers~357\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~358 " "LATCH primitive \"RF:pmRF\|registers~358\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~359 " "LATCH primitive \"RF:pmRF\|registers~359\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~360 " "LATCH primitive \"RF:pmRF\|registers~360\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~361 " "LATCH primitive \"RF:pmRF\|registers~361\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~362 " "LATCH primitive \"RF:pmRF\|registers~362\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~363 " "LATCH primitive \"RF:pmRF\|registers~363\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853949 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~364 " "LATCH primitive \"RF:pmRF\|registers~364\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~365 " "LATCH primitive \"RF:pmRF\|registers~365\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~366 " "LATCH primitive \"RF:pmRF\|registers~366\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~367 " "LATCH primitive \"RF:pmRF\|registers~367\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~368 " "LATCH primitive \"RF:pmRF\|registers~368\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~369 " "LATCH primitive \"RF:pmRF\|registers~369\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~370 " "LATCH primitive \"RF:pmRF\|registers~370\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~371 " "LATCH primitive \"RF:pmRF\|registers~371\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~372 " "LATCH primitive \"RF:pmRF\|registers~372\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~373 " "LATCH primitive \"RF:pmRF\|registers~373\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~374 " "LATCH primitive \"RF:pmRF\|registers~374\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853953 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~375 " "LATCH primitive \"RF:pmRF\|registers~375\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853954 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~376 " "LATCH primitive \"RF:pmRF\|registers~376\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~377 " "LATCH primitive \"RF:pmRF\|registers~377\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~378 " "LATCH primitive \"RF:pmRF\|registers~378\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~379 " "LATCH primitive \"RF:pmRF\|registers~379\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~380 " "LATCH primitive \"RF:pmRF\|registers~380\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~381 " "LATCH primitive \"RF:pmRF\|registers~381\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~382 " "LATCH primitive \"RF:pmRF\|registers~382\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~383 " "LATCH primitive \"RF:pmRF\|registers~383\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~384 " "LATCH primitive \"RF:pmRF\|registers~384\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~385 " "LATCH primitive \"RF:pmRF\|registers~385\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~386 " "LATCH primitive \"RF:pmRF\|registers~386\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853957 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~387 " "LATCH primitive \"RF:pmRF\|registers~387\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~388 " "LATCH primitive \"RF:pmRF\|registers~388\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~389 " "LATCH primitive \"RF:pmRF\|registers~389\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~390 " "LATCH primitive \"RF:pmRF\|registers~390\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~391 " "LATCH primitive \"RF:pmRF\|registers~391\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~392 " "LATCH primitive \"RF:pmRF\|registers~392\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853960 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~393 " "LATCH primitive \"RF:pmRF\|registers~393\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~394 " "LATCH primitive \"RF:pmRF\|registers~394\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~395 " "LATCH primitive \"RF:pmRF\|registers~395\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~396 " "LATCH primitive \"RF:pmRF\|registers~396\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~397 " "LATCH primitive \"RF:pmRF\|registers~397\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853961 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~398 " "LATCH primitive \"RF:pmRF\|registers~398\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~399 " "LATCH primitive \"RF:pmRF\|registers~399\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~400 " "LATCH primitive \"RF:pmRF\|registers~400\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~401 " "LATCH primitive \"RF:pmRF\|registers~401\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~402 " "LATCH primitive \"RF:pmRF\|registers~402\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~403 " "LATCH primitive \"RF:pmRF\|registers~403\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~404 " "LATCH primitive \"RF:pmRF\|registers~404\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~405 " "LATCH primitive \"RF:pmRF\|registers~405\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853964 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~406 " "LATCH primitive \"RF:pmRF\|registers~406\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~407 " "LATCH primitive \"RF:pmRF\|registers~407\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~408 " "LATCH primitive \"RF:pmRF\|registers~408\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~409 " "LATCH primitive \"RF:pmRF\|registers~409\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~410 " "LATCH primitive \"RF:pmRF\|registers~410\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~411 " "LATCH primitive \"RF:pmRF\|registers~411\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~412 " "LATCH primitive \"RF:pmRF\|registers~412\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~413 " "LATCH primitive \"RF:pmRF\|registers~413\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~414 " "LATCH primitive \"RF:pmRF\|registers~414\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~415 " "LATCH primitive \"RF:pmRF\|registers~415\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~416 " "LATCH primitive \"RF:pmRF\|registers~416\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~417 " "LATCH primitive \"RF:pmRF\|registers~417\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853968 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~418 " "LATCH primitive \"RF:pmRF\|registers~418\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853969 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~419 " "LATCH primitive \"RF:pmRF\|registers~419\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853971 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~420 " "LATCH primitive \"RF:pmRF\|registers~420\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~421 " "LATCH primitive \"RF:pmRF\|registers~421\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~422 " "LATCH primitive \"RF:pmRF\|registers~422\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~423 " "LATCH primitive \"RF:pmRF\|registers~423\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~424 " "LATCH primitive \"RF:pmRF\|registers~424\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~425 " "LATCH primitive \"RF:pmRF\|registers~425\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~426 " "LATCH primitive \"RF:pmRF\|registers~426\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~427 " "LATCH primitive \"RF:pmRF\|registers~427\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~428 " "LATCH primitive \"RF:pmRF\|registers~428\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~429 " "LATCH primitive \"RF:pmRF\|registers~429\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853972 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~430 " "LATCH primitive \"RF:pmRF\|registers~430\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~431 " "LATCH primitive \"RF:pmRF\|registers~431\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~432 " "LATCH primitive \"RF:pmRF\|registers~432\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~433 " "LATCH primitive \"RF:pmRF\|registers~433\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~434 " "LATCH primitive \"RF:pmRF\|registers~434\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~435 " "LATCH primitive \"RF:pmRF\|registers~435\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853975 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~436 " "LATCH primitive \"RF:pmRF\|registers~436\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~437 " "LATCH primitive \"RF:pmRF\|registers~437\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~438 " "LATCH primitive \"RF:pmRF\|registers~438\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~439 " "LATCH primitive \"RF:pmRF\|registers~439\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~440 " "LATCH primitive \"RF:pmRF\|registers~440\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853976 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~441 " "LATCH primitive \"RF:pmRF\|registers~441\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~442 " "LATCH primitive \"RF:pmRF\|registers~442\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~443 " "LATCH primitive \"RF:pmRF\|registers~443\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~444 " "LATCH primitive \"RF:pmRF\|registers~444\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~445 " "LATCH primitive \"RF:pmRF\|registers~445\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~446 " "LATCH primitive \"RF:pmRF\|registers~446\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~447 " "LATCH primitive \"RF:pmRF\|registers~447\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~448 " "LATCH primitive \"RF:pmRF\|registers~448\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~449 " "LATCH primitive \"RF:pmRF\|registers~449\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~450 " "LATCH primitive \"RF:pmRF\|registers~450\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~451 " "LATCH primitive \"RF:pmRF\|registers~451\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853980 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~452 " "LATCH primitive \"RF:pmRF\|registers~452\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~453 " "LATCH primitive \"RF:pmRF\|registers~453\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~454 " "LATCH primitive \"RF:pmRF\|registers~454\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~455 " "LATCH primitive \"RF:pmRF\|registers~455\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~456 " "LATCH primitive \"RF:pmRF\|registers~456\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~457 " "LATCH primitive \"RF:pmRF\|registers~457\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~458 " "LATCH primitive \"RF:pmRF\|registers~458\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~459 " "LATCH primitive \"RF:pmRF\|registers~459\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~460 " "LATCH primitive \"RF:pmRF\|registers~460\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~461 " "LATCH primitive \"RF:pmRF\|registers~461\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~462 " "LATCH primitive \"RF:pmRF\|registers~462\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~463 " "LATCH primitive \"RF:pmRF\|registers~463\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~464 " "LATCH primitive \"RF:pmRF\|registers~464\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~465 " "LATCH primitive \"RF:pmRF\|registers~465\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~466 " "LATCH primitive \"RF:pmRF\|registers~466\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~467 " "LATCH primitive \"RF:pmRF\|registers~467\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~468 " "LATCH primitive \"RF:pmRF\|registers~468\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~469 " "LATCH primitive \"RF:pmRF\|registers~469\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~470 " "LATCH primitive \"RF:pmRF\|registers~470\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~471 " "LATCH primitive \"RF:pmRF\|registers~471\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~472 " "LATCH primitive \"RF:pmRF\|registers~472\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853987 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~473 " "LATCH primitive \"RF:pmRF\|registers~473\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~474 " "LATCH primitive \"RF:pmRF\|registers~474\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~475 " "LATCH primitive \"RF:pmRF\|registers~475\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~476 " "LATCH primitive \"RF:pmRF\|registers~476\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~477 " "LATCH primitive \"RF:pmRF\|registers~477\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~478 " "LATCH primitive \"RF:pmRF\|registers~478\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~479 " "LATCH primitive \"RF:pmRF\|registers~479\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~480 " "LATCH primitive \"RF:pmRF\|registers~480\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~481 " "LATCH primitive \"RF:pmRF\|registers~481\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~482 " "LATCH primitive \"RF:pmRF\|registers~482\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~483 " "LATCH primitive \"RF:pmRF\|registers~483\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853991 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~484 " "LATCH primitive \"RF:pmRF\|registers~484\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~485 " "LATCH primitive \"RF:pmRF\|registers~485\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~486 " "LATCH primitive \"RF:pmRF\|registers~486\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~487 " "LATCH primitive \"RF:pmRF\|registers~487\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~488 " "LATCH primitive \"RF:pmRF\|registers~488\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~489 " "LATCH primitive \"RF:pmRF\|registers~489\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~490 " "LATCH primitive \"RF:pmRF\|registers~490\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~491 " "LATCH primitive \"RF:pmRF\|registers~491\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~492 " "LATCH primitive \"RF:pmRF\|registers~492\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~493 " "LATCH primitive \"RF:pmRF\|registers~493\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~494 " "LATCH primitive \"RF:pmRF\|registers~494\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~495 " "LATCH primitive \"RF:pmRF\|registers~495\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~496 " "LATCH primitive \"RF:pmRF\|registers~496\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~497 " "LATCH primitive \"RF:pmRF\|registers~497\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~498 " "LATCH primitive \"RF:pmRF\|registers~498\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~499 " "LATCH primitive \"RF:pmRF\|registers~499\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~500 " "LATCH primitive \"RF:pmRF\|registers~500\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~501 " "LATCH primitive \"RF:pmRF\|registers~501\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~502 " "LATCH primitive \"RF:pmRF\|registers~502\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~503 " "LATCH primitive \"RF:pmRF\|registers~503\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~504 " "LATCH primitive \"RF:pmRF\|registers~504\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~505 " "LATCH primitive \"RF:pmRF\|registers~505\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081853998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~506 " "LATCH primitive \"RF:pmRF\|registers~506\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~507 " "LATCH primitive \"RF:pmRF\|registers~507\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~508 " "LATCH primitive \"RF:pmRF\|registers~508\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~509 " "LATCH primitive \"RF:pmRF\|registers~509\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~510 " "LATCH primitive \"RF:pmRF\|registers~510\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854001 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~511 " "LATCH primitive \"RF:pmRF\|registers~511\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~512 " "LATCH primitive \"RF:pmRF\|registers~512\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~513 " "LATCH primitive \"RF:pmRF\|registers~513\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~514 " "LATCH primitive \"RF:pmRF\|registers~514\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~515 " "LATCH primitive \"RF:pmRF\|registers~515\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854002 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~516 " "LATCH primitive \"RF:pmRF\|registers~516\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~517 " "LATCH primitive \"RF:pmRF\|registers~517\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~518 " "LATCH primitive \"RF:pmRF\|registers~518\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~519 " "LATCH primitive \"RF:pmRF\|registers~519\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~520 " "LATCH primitive \"RF:pmRF\|registers~520\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~521 " "LATCH primitive \"RF:pmRF\|registers~521\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~522 " "LATCH primitive \"RF:pmRF\|registers~522\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854005 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~523 " "LATCH primitive \"RF:pmRF\|registers~523\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~524 " "LATCH primitive \"RF:pmRF\|registers~524\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~525 " "LATCH primitive \"RF:pmRF\|registers~525\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~526 " "LATCH primitive \"RF:pmRF\|registers~526\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854006 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~527 " "LATCH primitive \"RF:pmRF\|registers~527\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~528 " "LATCH primitive \"RF:pmRF\|registers~528\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~529 " "LATCH primitive \"RF:pmRF\|registers~529\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~530 " "LATCH primitive \"RF:pmRF\|registers~530\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~531 " "LATCH primitive \"RF:pmRF\|registers~531\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~532 " "LATCH primitive \"RF:pmRF\|registers~532\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~533 " "LATCH primitive \"RF:pmRF\|registers~533\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~534 " "LATCH primitive \"RF:pmRF\|registers~534\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~535 " "LATCH primitive \"RF:pmRF\|registers~535\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~536 " "LATCH primitive \"RF:pmRF\|registers~536\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~537 " "LATCH primitive \"RF:pmRF\|registers~537\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854009 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~538 " "LATCH primitive \"RF:pmRF\|registers~538\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~539 " "LATCH primitive \"RF:pmRF\|registers~539\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~540 " "LATCH primitive \"RF:pmRF\|registers~540\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~541 " "LATCH primitive \"RF:pmRF\|registers~541\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854012 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~542 " "LATCH primitive \"RF:pmRF\|registers~542\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~543 " "LATCH primitive \"RF:pmRF\|registers~543\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~544 " "LATCH primitive \"RF:pmRF\|registers~544\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~545 " "LATCH primitive \"RF:pmRF\|registers~545\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~546 " "LATCH primitive \"RF:pmRF\|registers~546\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~547 " "LATCH primitive \"RF:pmRF\|registers~547\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~548 " "LATCH primitive \"RF:pmRF\|registers~548\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854013 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~549 " "LATCH primitive \"RF:pmRF\|registers~549\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~550 " "LATCH primitive \"RF:pmRF\|registers~550\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~551 " "LATCH primitive \"RF:pmRF\|registers~551\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~552 " "LATCH primitive \"RF:pmRF\|registers~552\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~553 " "LATCH primitive \"RF:pmRF\|registers~553\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854016 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~554 " "LATCH primitive \"RF:pmRF\|registers~554\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~555 " "LATCH primitive \"RF:pmRF\|registers~555\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~556 " "LATCH primitive \"RF:pmRF\|registers~556\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~557 " "LATCH primitive \"RF:pmRF\|registers~557\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~558 " "LATCH primitive \"RF:pmRF\|registers~558\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854017 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~559 " "LATCH primitive \"RF:pmRF\|registers~559\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~560 " "LATCH primitive \"RF:pmRF\|registers~560\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~561 " "LATCH primitive \"RF:pmRF\|registers~561\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~562 " "LATCH primitive \"RF:pmRF\|registers~562\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~563 " "LATCH primitive \"RF:pmRF\|registers~563\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~564 " "LATCH primitive \"RF:pmRF\|registers~564\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~565 " "LATCH primitive \"RF:pmRF\|registers~565\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854020 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~566 " "LATCH primitive \"RF:pmRF\|registers~566\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~567 " "LATCH primitive \"RF:pmRF\|registers~567\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~568 " "LATCH primitive \"RF:pmRF\|registers~568\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~569 " "LATCH primitive \"RF:pmRF\|registers~569\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854021 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~570 " "LATCH primitive \"RF:pmRF\|registers~570\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~571 " "LATCH primitive \"RF:pmRF\|registers~571\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854023 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~572 " "LATCH primitive \"RF:pmRF\|registers~572\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~573 " "LATCH primitive \"RF:pmRF\|registers~573\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~574 " "LATCH primitive \"RF:pmRF\|registers~574\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~575 " "LATCH primitive \"RF:pmRF\|registers~575\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~576 " "LATCH primitive \"RF:pmRF\|registers~576\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~577 " "LATCH primitive \"RF:pmRF\|registers~577\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~578 " "LATCH primitive \"RF:pmRF\|registers~578\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~579 " "LATCH primitive \"RF:pmRF\|registers~579\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~580 " "LATCH primitive \"RF:pmRF\|registers~580\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854024 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~581 " "LATCH primitive \"RF:pmRF\|registers~581\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~582 " "LATCH primitive \"RF:pmRF\|registers~582\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~583 " "LATCH primitive \"RF:pmRF\|registers~583\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~584 " "LATCH primitive \"RF:pmRF\|registers~584\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~585 " "LATCH primitive \"RF:pmRF\|registers~585\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854027 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~586 " "LATCH primitive \"RF:pmRF\|registers~586\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~587 " "LATCH primitive \"RF:pmRF\|registers~587\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~588 " "LATCH primitive \"RF:pmRF\|registers~588\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~589 " "LATCH primitive \"RF:pmRF\|registers~589\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~590 " "LATCH primitive \"RF:pmRF\|registers~590\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~591 " "LATCH primitive \"RF:pmRF\|registers~591\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~592 " "LATCH primitive \"RF:pmRF\|registers~592\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~593 " "LATCH primitive \"RF:pmRF\|registers~593\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~594 " "LATCH primitive \"RF:pmRF\|registers~594\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~595 " "LATCH primitive \"RF:pmRF\|registers~595\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~596 " "LATCH primitive \"RF:pmRF\|registers~596\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~597 " "LATCH primitive \"RF:pmRF\|registers~597\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~598 " "LATCH primitive \"RF:pmRF\|registers~598\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854031 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~599 " "LATCH primitive \"RF:pmRF\|registers~599\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~600 " "LATCH primitive \"RF:pmRF\|registers~600\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~601 " "LATCH primitive \"RF:pmRF\|registers~601\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~602 " "LATCH primitive \"RF:pmRF\|registers~602\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~603 " "LATCH primitive \"RF:pmRF\|registers~603\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~604 " "LATCH primitive \"RF:pmRF\|registers~604\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~605 " "LATCH primitive \"RF:pmRF\|registers~605\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~606 " "LATCH primitive \"RF:pmRF\|registers~606\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~607 " "LATCH primitive \"RF:pmRF\|registers~607\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~608 " "LATCH primitive \"RF:pmRF\|registers~608\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~609 " "LATCH primitive \"RF:pmRF\|registers~609\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~610 " "LATCH primitive \"RF:pmRF\|registers~610\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854035 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~611 " "LATCH primitive \"RF:pmRF\|registers~611\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~612 " "LATCH primitive \"RF:pmRF\|registers~612\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~613 " "LATCH primitive \"RF:pmRF\|registers~613\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~614 " "LATCH primitive \"RF:pmRF\|registers~614\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~615 " "LATCH primitive \"RF:pmRF\|registers~615\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~616 " "LATCH primitive \"RF:pmRF\|registers~616\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~617 " "LATCH primitive \"RF:pmRF\|registers~617\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~618 " "LATCH primitive \"RF:pmRF\|registers~618\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~619 " "LATCH primitive \"RF:pmRF\|registers~619\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~620 " "LATCH primitive \"RF:pmRF\|registers~620\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~621 " "LATCH primitive \"RF:pmRF\|registers~621\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~622 " "LATCH primitive \"RF:pmRF\|registers~622\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~623 " "LATCH primitive \"RF:pmRF\|registers~623\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~624 " "LATCH primitive \"RF:pmRF\|registers~624\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~625 " "LATCH primitive \"RF:pmRF\|registers~625\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~626 " "LATCH primitive \"RF:pmRF\|registers~626\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~627 " "LATCH primitive \"RF:pmRF\|registers~627\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~628 " "LATCH primitive \"RF:pmRF\|registers~628\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~629 " "LATCH primitive \"RF:pmRF\|registers~629\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~630 " "LATCH primitive \"RF:pmRF\|registers~630\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~631 " "LATCH primitive \"RF:pmRF\|registers~631\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~632 " "LATCH primitive \"RF:pmRF\|registers~632\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~633 " "LATCH primitive \"RF:pmRF\|registers~633\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~634 " "LATCH primitive \"RF:pmRF\|registers~634\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854043 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~635 " "LATCH primitive \"RF:pmRF\|registers~635\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~636 " "LATCH primitive \"RF:pmRF\|registers~636\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~637 " "LATCH primitive \"RF:pmRF\|registers~637\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~638 " "LATCH primitive \"RF:pmRF\|registers~638\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~639 " "LATCH primitive \"RF:pmRF\|registers~639\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~640 " "LATCH primitive \"RF:pmRF\|registers~640\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~641 " "LATCH primitive \"RF:pmRF\|registers~641\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854046 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~642 " "LATCH primitive \"RF:pmRF\|registers~642\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~643 " "LATCH primitive \"RF:pmRF\|registers~643\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~644 " "LATCH primitive \"RF:pmRF\|registers~644\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854047 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~645 " "LATCH primitive \"RF:pmRF\|registers~645\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~646 " "LATCH primitive \"RF:pmRF\|registers~646\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~647 " "LATCH primitive \"RF:pmRF\|registers~647\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~648 " "LATCH primitive \"RF:pmRF\|registers~648\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~649 " "LATCH primitive \"RF:pmRF\|registers~649\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~650 " "LATCH primitive \"RF:pmRF\|registers~650\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~651 " "LATCH primitive \"RF:pmRF\|registers~651\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~652 " "LATCH primitive \"RF:pmRF\|registers~652\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~653 " "LATCH primitive \"RF:pmRF\|registers~653\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~654 " "LATCH primitive \"RF:pmRF\|registers~654\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~655 " "LATCH primitive \"RF:pmRF\|registers~655\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854051 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~656 " "LATCH primitive \"RF:pmRF\|registers~656\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~657 " "LATCH primitive \"RF:pmRF\|registers~657\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~658 " "LATCH primitive \"RF:pmRF\|registers~658\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~659 " "LATCH primitive \"RF:pmRF\|registers~659\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~660 " "LATCH primitive \"RF:pmRF\|registers~660\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~661 " "LATCH primitive \"RF:pmRF\|registers~661\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~662 " "LATCH primitive \"RF:pmRF\|registers~662\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~663 " "LATCH primitive \"RF:pmRF\|registers~663\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~664 " "LATCH primitive \"RF:pmRF\|registers~664\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~665 " "LATCH primitive \"RF:pmRF\|registers~665\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~666 " "LATCH primitive \"RF:pmRF\|registers~666\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~667 " "LATCH primitive \"RF:pmRF\|registers~667\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~668 " "LATCH primitive \"RF:pmRF\|registers~668\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~669 " "LATCH primitive \"RF:pmRF\|registers~669\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~670 " "LATCH primitive \"RF:pmRF\|registers~670\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~671 " "LATCH primitive \"RF:pmRF\|registers~671\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~672 " "LATCH primitive \"RF:pmRF\|registers~672\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~673 " "LATCH primitive \"RF:pmRF\|registers~673\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~674 " "LATCH primitive \"RF:pmRF\|registers~674\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~675 " "LATCH primitive \"RF:pmRF\|registers~675\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~676 " "LATCH primitive \"RF:pmRF\|registers~676\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~677 " "LATCH primitive \"RF:pmRF\|registers~677\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~678 " "LATCH primitive \"RF:pmRF\|registers~678\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~679 " "LATCH primitive \"RF:pmRF\|registers~679\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~680 " "LATCH primitive \"RF:pmRF\|registers~680\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~681 " "LATCH primitive \"RF:pmRF\|registers~681\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~682 " "LATCH primitive \"RF:pmRF\|registers~682\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~683 " "LATCH primitive \"RF:pmRF\|registers~683\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~684 " "LATCH primitive \"RF:pmRF\|registers~684\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~685 " "LATCH primitive \"RF:pmRF\|registers~685\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~686 " "LATCH primitive \"RF:pmRF\|registers~686\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~687 " "LATCH primitive \"RF:pmRF\|registers~687\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854062 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~688 " "LATCH primitive \"RF:pmRF\|registers~688\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~689 " "LATCH primitive \"RF:pmRF\|registers~689\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854064 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~690 " "LATCH primitive \"RF:pmRF\|registers~690\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~691 " "LATCH primitive \"RF:pmRF\|registers~691\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~692 " "LATCH primitive \"RF:pmRF\|registers~692\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~693 " "LATCH primitive \"RF:pmRF\|registers~693\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~694 " "LATCH primitive \"RF:pmRF\|registers~694\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~695 " "LATCH primitive \"RF:pmRF\|registers~695\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~696 " "LATCH primitive \"RF:pmRF\|registers~696\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~697 " "LATCH primitive \"RF:pmRF\|registers~697\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~698 " "LATCH primitive \"RF:pmRF\|registers~698\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~699 " "LATCH primitive \"RF:pmRF\|registers~699\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~700 " "LATCH primitive \"RF:pmRF\|registers~700\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~701 " "LATCH primitive \"RF:pmRF\|registers~701\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~702 " "LATCH primitive \"RF:pmRF\|registers~702\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~703 " "LATCH primitive \"RF:pmRF\|registers~703\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~704 " "LATCH primitive \"RF:pmRF\|registers~704\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~705 " "LATCH primitive \"RF:pmRF\|registers~705\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~706 " "LATCH primitive \"RF:pmRF\|registers~706\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~707 " "LATCH primitive \"RF:pmRF\|registers~707\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~708 " "LATCH primitive \"RF:pmRF\|registers~708\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~709 " "LATCH primitive \"RF:pmRF\|registers~709\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854069 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~710 " "LATCH primitive \"RF:pmRF\|registers~710\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~711 " "LATCH primitive \"RF:pmRF\|registers~711\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~712 " "LATCH primitive \"RF:pmRF\|registers~712\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~713 " "LATCH primitive \"RF:pmRF\|registers~713\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~714 " "LATCH primitive \"RF:pmRF\|registers~714\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~715 " "LATCH primitive \"RF:pmRF\|registers~715\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~716 " "LATCH primitive \"RF:pmRF\|registers~716\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~717 " "LATCH primitive \"RF:pmRF\|registers~717\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~718 " "LATCH primitive \"RF:pmRF\|registers~718\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~719 " "LATCH primitive \"RF:pmRF\|registers~719\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~720 " "LATCH primitive \"RF:pmRF\|registers~720\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854072 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~721 " "LATCH primitive \"RF:pmRF\|registers~721\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854075 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~722 " "LATCH primitive \"RF:pmRF\|registers~722\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~723 " "LATCH primitive \"RF:pmRF\|registers~723\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~724 " "LATCH primitive \"RF:pmRF\|registers~724\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~725 " "LATCH primitive \"RF:pmRF\|registers~725\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~726 " "LATCH primitive \"RF:pmRF\|registers~726\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~727 " "LATCH primitive \"RF:pmRF\|registers~727\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~728 " "LATCH primitive \"RF:pmRF\|registers~728\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~729 " "LATCH primitive \"RF:pmRF\|registers~729\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~730 " "LATCH primitive \"RF:pmRF\|registers~730\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854076 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~731 " "LATCH primitive \"RF:pmRF\|registers~731\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~732 " "LATCH primitive \"RF:pmRF\|registers~732\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~733 " "LATCH primitive \"RF:pmRF\|registers~733\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~734 " "LATCH primitive \"RF:pmRF\|registers~734\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854079 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~735 " "LATCH primitive \"RF:pmRF\|registers~735\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~736 " "LATCH primitive \"RF:pmRF\|registers~736\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~737 " "LATCH primitive \"RF:pmRF\|registers~737\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~738 " "LATCH primitive \"RF:pmRF\|registers~738\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~739 " "LATCH primitive \"RF:pmRF\|registers~739\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~740 " "LATCH primitive \"RF:pmRF\|registers~740\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~741 " "LATCH primitive \"RF:pmRF\|registers~741\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854080 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~742 " "LATCH primitive \"RF:pmRF\|registers~742\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~743 " "LATCH primitive \"RF:pmRF\|registers~743\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~744 " "LATCH primitive \"RF:pmRF\|registers~744\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~745 " "LATCH primitive \"RF:pmRF\|registers~745\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~746 " "LATCH primitive \"RF:pmRF\|registers~746\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~747 " "LATCH primitive \"RF:pmRF\|registers~747\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~748 " "LATCH primitive \"RF:pmRF\|registers~748\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~749 " "LATCH primitive \"RF:pmRF\|registers~749\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~750 " "LATCH primitive \"RF:pmRF\|registers~750\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~751 " "LATCH primitive \"RF:pmRF\|registers~751\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~752 " "LATCH primitive \"RF:pmRF\|registers~752\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854083 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~753 " "LATCH primitive \"RF:pmRF\|registers~753\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~754 " "LATCH primitive \"RF:pmRF\|registers~754\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~755 " "LATCH primitive \"RF:pmRF\|registers~755\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~756 " "LATCH primitive \"RF:pmRF\|registers~756\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~757 " "LATCH primitive \"RF:pmRF\|registers~757\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~758 " "LATCH primitive \"RF:pmRF\|registers~758\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~759 " "LATCH primitive \"RF:pmRF\|registers~759\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~760 " "LATCH primitive \"RF:pmRF\|registers~760\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~761 " "LATCH primitive \"RF:pmRF\|registers~761\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854087 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~762 " "LATCH primitive \"RF:pmRF\|registers~762\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~763 " "LATCH primitive \"RF:pmRF\|registers~763\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~764 " "LATCH primitive \"RF:pmRF\|registers~764\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~765 " "LATCH primitive \"RF:pmRF\|registers~765\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~766 " "LATCH primitive \"RF:pmRF\|registers~766\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~767 " "LATCH primitive \"RF:pmRF\|registers~767\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~768 " "LATCH primitive \"RF:pmRF\|registers~768\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~769 " "LATCH primitive \"RF:pmRF\|registers~769\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~770 " "LATCH primitive \"RF:pmRF\|registers~770\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~771 " "LATCH primitive \"RF:pmRF\|registers~771\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~772 " "LATCH primitive \"RF:pmRF\|registers~772\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~773 " "LATCH primitive \"RF:pmRF\|registers~773\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854091 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~774 " "LATCH primitive \"RF:pmRF\|registers~774\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~775 " "LATCH primitive \"RF:pmRF\|registers~775\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~776 " "LATCH primitive \"RF:pmRF\|registers~776\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~777 " "LATCH primitive \"RF:pmRF\|registers~777\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~778 " "LATCH primitive \"RF:pmRF\|registers~778\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~779 " "LATCH primitive \"RF:pmRF\|registers~779\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~780 " "LATCH primitive \"RF:pmRF\|registers~780\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~781 " "LATCH primitive \"RF:pmRF\|registers~781\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~782 " "LATCH primitive \"RF:pmRF\|registers~782\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~783 " "LATCH primitive \"RF:pmRF\|registers~783\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~784 " "LATCH primitive \"RF:pmRF\|registers~784\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854095 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~785 " "LATCH primitive \"RF:pmRF\|registers~785\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~786 " "LATCH primitive \"RF:pmRF\|registers~786\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~787 " "LATCH primitive \"RF:pmRF\|registers~787\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~788 " "LATCH primitive \"RF:pmRF\|registers~788\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~789 " "LATCH primitive \"RF:pmRF\|registers~789\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854098 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~790 " "LATCH primitive \"RF:pmRF\|registers~790\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~791 " "LATCH primitive \"RF:pmRF\|registers~791\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~792 " "LATCH primitive \"RF:pmRF\|registers~792\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~793 " "LATCH primitive \"RF:pmRF\|registers~793\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~794 " "LATCH primitive \"RF:pmRF\|registers~794\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~795 " "LATCH primitive \"RF:pmRF\|registers~795\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854099 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~796 " "LATCH primitive \"RF:pmRF\|registers~796\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~797 " "LATCH primitive \"RF:pmRF\|registers~797\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~798 " "LATCH primitive \"RF:pmRF\|registers~798\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~799 " "LATCH primitive \"RF:pmRF\|registers~799\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~800 " "LATCH primitive \"RF:pmRF\|registers~800\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~801 " "LATCH primitive \"RF:pmRF\|registers~801\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~802 " "LATCH primitive \"RF:pmRF\|registers~802\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854102 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~803 " "LATCH primitive \"RF:pmRF\|registers~803\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~804 " "LATCH primitive \"RF:pmRF\|registers~804\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~805 " "LATCH primitive \"RF:pmRF\|registers~805\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~806 " "LATCH primitive \"RF:pmRF\|registers~806\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~807 " "LATCH primitive \"RF:pmRF\|registers~807\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~808 " "LATCH primitive \"RF:pmRF\|registers~808\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~809 " "LATCH primitive \"RF:pmRF\|registers~809\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~810 " "LATCH primitive \"RF:pmRF\|registers~810\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~811 " "LATCH primitive \"RF:pmRF\|registers~811\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~812 " "LATCH primitive \"RF:pmRF\|registers~812\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~813 " "LATCH primitive \"RF:pmRF\|registers~813\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~814 " "LATCH primitive \"RF:pmRF\|registers~814\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~815 " "LATCH primitive \"RF:pmRF\|registers~815\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~816 " "LATCH primitive \"RF:pmRF\|registers~816\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854106 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~817 " "LATCH primitive \"RF:pmRF\|registers~817\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~818 " "LATCH primitive \"RF:pmRF\|registers~818\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~819 " "LATCH primitive \"RF:pmRF\|registers~819\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~820 " "LATCH primitive \"RF:pmRF\|registers~820\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~821 " "LATCH primitive \"RF:pmRF\|registers~821\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~822 " "LATCH primitive \"RF:pmRF\|registers~822\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~823 " "LATCH primitive \"RF:pmRF\|registers~823\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~824 " "LATCH primitive \"RF:pmRF\|registers~824\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~825 " "LATCH primitive \"RF:pmRF\|registers~825\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~826 " "LATCH primitive \"RF:pmRF\|registers~826\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~827 " "LATCH primitive \"RF:pmRF\|registers~827\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~828 " "LATCH primitive \"RF:pmRF\|registers~828\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~829 " "LATCH primitive \"RF:pmRF\|registers~829\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~830 " "LATCH primitive \"RF:pmRF\|registers~830\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~831 " "LATCH primitive \"RF:pmRF\|registers~831\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~832 " "LATCH primitive \"RF:pmRF\|registers~832\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~833 " "LATCH primitive \"RF:pmRF\|registers~833\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~834 " "LATCH primitive \"RF:pmRF\|registers~834\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~835 " "LATCH primitive \"RF:pmRF\|registers~835\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~836 " "LATCH primitive \"RF:pmRF\|registers~836\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~837 " "LATCH primitive \"RF:pmRF\|registers~837\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~838 " "LATCH primitive \"RF:pmRF\|registers~838\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~839 " "LATCH primitive \"RF:pmRF\|registers~839\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~840 " "LATCH primitive \"RF:pmRF\|registers~840\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~841 " "LATCH primitive \"RF:pmRF\|registers~841\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~842 " "LATCH primitive \"RF:pmRF\|registers~842\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~843 " "LATCH primitive \"RF:pmRF\|registers~843\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~844 " "LATCH primitive \"RF:pmRF\|registers~844\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~845 " "LATCH primitive \"RF:pmRF\|registers~845\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~846 " "LATCH primitive \"RF:pmRF\|registers~846\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~847 " "LATCH primitive \"RF:pmRF\|registers~847\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~848 " "LATCH primitive \"RF:pmRF\|registers~848\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854117 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~849 " "LATCH primitive \"RF:pmRF\|registers~849\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854118 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~850 " "LATCH primitive \"RF:pmRF\|registers~850\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854120 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~851 " "LATCH primitive \"RF:pmRF\|registers~851\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~852 " "LATCH primitive \"RF:pmRF\|registers~852\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~853 " "LATCH primitive \"RF:pmRF\|registers~853\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~854 " "LATCH primitive \"RF:pmRF\|registers~854\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~855 " "LATCH primitive \"RF:pmRF\|registers~855\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~856 " "LATCH primitive \"RF:pmRF\|registers~856\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~857 " "LATCH primitive \"RF:pmRF\|registers~857\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~858 " "LATCH primitive \"RF:pmRF\|registers~858\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~859 " "LATCH primitive \"RF:pmRF\|registers~859\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854121 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~860 " "LATCH primitive \"RF:pmRF\|registers~860\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~861 " "LATCH primitive \"RF:pmRF\|registers~861\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~862 " "LATCH primitive \"RF:pmRF\|registers~862\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854124 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~863 " "LATCH primitive \"RF:pmRF\|registers~863\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~864 " "LATCH primitive \"RF:pmRF\|registers~864\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~865 " "LATCH primitive \"RF:pmRF\|registers~865\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~866 " "LATCH primitive \"RF:pmRF\|registers~866\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~867 " "LATCH primitive \"RF:pmRF\|registers~867\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~868 " "LATCH primitive \"RF:pmRF\|registers~868\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~869 " "LATCH primitive \"RF:pmRF\|registers~869\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~870 " "LATCH primitive \"RF:pmRF\|registers~870\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854125 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~871 " "LATCH primitive \"RF:pmRF\|registers~871\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~872 " "LATCH primitive \"RF:pmRF\|registers~872\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~873 " "LATCH primitive \"RF:pmRF\|registers~873\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~874 " "LATCH primitive \"RF:pmRF\|registers~874\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~875 " "LATCH primitive \"RF:pmRF\|registers~875\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~876 " "LATCH primitive \"RF:pmRF\|registers~876\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~877 " "LATCH primitive \"RF:pmRF\|registers~877\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~878 " "LATCH primitive \"RF:pmRF\|registers~878\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~879 " "LATCH primitive \"RF:pmRF\|registers~879\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854128 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~880 " "LATCH primitive \"RF:pmRF\|registers~880\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~881 " "LATCH primitive \"RF:pmRF\|registers~881\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854129 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~882 " "LATCH primitive \"RF:pmRF\|registers~882\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854131 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~883 " "LATCH primitive \"RF:pmRF\|registers~883\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~884 " "LATCH primitive \"RF:pmRF\|registers~884\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~885 " "LATCH primitive \"RF:pmRF\|registers~885\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~886 " "LATCH primitive \"RF:pmRF\|registers~886\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~887 " "LATCH primitive \"RF:pmRF\|registers~887\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~888 " "LATCH primitive \"RF:pmRF\|registers~888\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~889 " "LATCH primitive \"RF:pmRF\|registers~889\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~890 " "LATCH primitive \"RF:pmRF\|registers~890\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~891 " "LATCH primitive \"RF:pmRF\|registers~891\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~892 " "LATCH primitive \"RF:pmRF\|registers~892\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~893 " "LATCH primitive \"RF:pmRF\|registers~893\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~894 " "LATCH primitive \"RF:pmRF\|registers~894\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~895 " "LATCH primitive \"RF:pmRF\|registers~895\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854135 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~896 " "LATCH primitive \"RF:pmRF\|registers~896\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~897 " "LATCH primitive \"RF:pmRF\|registers~897\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~898 " "LATCH primitive \"RF:pmRF\|registers~898\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~899 " "LATCH primitive \"RF:pmRF\|registers~899\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~900 " "LATCH primitive \"RF:pmRF\|registers~900\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~901 " "LATCH primitive \"RF:pmRF\|registers~901\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~902 " "LATCH primitive \"RF:pmRF\|registers~902\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854136 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~903 " "LATCH primitive \"RF:pmRF\|registers~903\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~904 " "LATCH primitive \"RF:pmRF\|registers~904\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~905 " "LATCH primitive \"RF:pmRF\|registers~905\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~906 " "LATCH primitive \"RF:pmRF\|registers~906\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~907 " "LATCH primitive \"RF:pmRF\|registers~907\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~908 " "LATCH primitive \"RF:pmRF\|registers~908\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854139 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~909 " "LATCH primitive \"RF:pmRF\|registers~909\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~910 " "LATCH primitive \"RF:pmRF\|registers~910\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~911 " "LATCH primitive \"RF:pmRF\|registers~911\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~912 " "LATCH primitive \"RF:pmRF\|registers~912\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~913 " "LATCH primitive \"RF:pmRF\|registers~913\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854140 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~914 " "LATCH primitive \"RF:pmRF\|registers~914\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854142 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~915 " "LATCH primitive \"RF:pmRF\|registers~915\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~916 " "LATCH primitive \"RF:pmRF\|registers~916\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~917 " "LATCH primitive \"RF:pmRF\|registers~917\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~918 " "LATCH primitive \"RF:pmRF\|registers~918\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~919 " "LATCH primitive \"RF:pmRF\|registers~919\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~920 " "LATCH primitive \"RF:pmRF\|registers~920\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~921 " "LATCH primitive \"RF:pmRF\|registers~921\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~922 " "LATCH primitive \"RF:pmRF\|registers~922\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~923 " "LATCH primitive \"RF:pmRF\|registers~923\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~924 " "LATCH primitive \"RF:pmRF\|registers~924\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854143 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~925 " "LATCH primitive \"RF:pmRF\|registers~925\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~926 " "LATCH primitive \"RF:pmRF\|registers~926\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~927 " "LATCH primitive \"RF:pmRF\|registers~927\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~928 " "LATCH primitive \"RF:pmRF\|registers~928\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~929 " "LATCH primitive \"RF:pmRF\|registers~929\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~930 " "LATCH primitive \"RF:pmRF\|registers~930\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~931 " "LATCH primitive \"RF:pmRF\|registers~931\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~932 " "LATCH primitive \"RF:pmRF\|registers~932\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~933 " "LATCH primitive \"RF:pmRF\|registers~933\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~934 " "LATCH primitive \"RF:pmRF\|registers~934\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~935 " "LATCH primitive \"RF:pmRF\|registers~935\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854147 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~936 " "LATCH primitive \"RF:pmRF\|registers~936\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~937 " "LATCH primitive \"RF:pmRF\|registers~937\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~938 " "LATCH primitive \"RF:pmRF\|registers~938\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~939 " "LATCH primitive \"RF:pmRF\|registers~939\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~940 " "LATCH primitive \"RF:pmRF\|registers~940\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~941 " "LATCH primitive \"RF:pmRF\|registers~941\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854150 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~942 " "LATCH primitive \"RF:pmRF\|registers~942\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~943 " "LATCH primitive \"RF:pmRF\|registers~943\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~944 " "LATCH primitive \"RF:pmRF\|registers~944\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~945 " "LATCH primitive \"RF:pmRF\|registers~945\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854151 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~946 " "LATCH primitive \"RF:pmRF\|registers~946\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~947 " "LATCH primitive \"RF:pmRF\|registers~947\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~948 " "LATCH primitive \"RF:pmRF\|registers~948\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~949 " "LATCH primitive \"RF:pmRF\|registers~949\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~950 " "LATCH primitive \"RF:pmRF\|registers~950\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~951 " "LATCH primitive \"RF:pmRF\|registers~951\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~952 " "LATCH primitive \"RF:pmRF\|registers~952\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~953 " "LATCH primitive \"RF:pmRF\|registers~953\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~954 " "LATCH primitive \"RF:pmRF\|registers~954\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~955 " "LATCH primitive \"RF:pmRF\|registers~955\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~956 " "LATCH primitive \"RF:pmRF\|registers~956\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~957 " "LATCH primitive \"RF:pmRF\|registers~957\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~958 " "LATCH primitive \"RF:pmRF\|registers~958\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~959 " "LATCH primitive \"RF:pmRF\|registers~959\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854157 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~960 " "LATCH primitive \"RF:pmRF\|registers~960\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~961 " "LATCH primitive \"RF:pmRF\|registers~961\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~962 " "LATCH primitive \"RF:pmRF\|registers~962\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~963 " "LATCH primitive \"RF:pmRF\|registers~963\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~964 " "LATCH primitive \"RF:pmRF\|registers~964\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~965 " "LATCH primitive \"RF:pmRF\|registers~965\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~966 " "LATCH primitive \"RF:pmRF\|registers~966\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~967 " "LATCH primitive \"RF:pmRF\|registers~967\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854158 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~968 " "LATCH primitive \"RF:pmRF\|registers~968\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~969 " "LATCH primitive \"RF:pmRF\|registers~969\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~970 " "LATCH primitive \"RF:pmRF\|registers~970\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~971 " "LATCH primitive \"RF:pmRF\|registers~971\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~972 " "LATCH primitive \"RF:pmRF\|registers~972\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854161 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~973 " "LATCH primitive \"RF:pmRF\|registers~973\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~974 " "LATCH primitive \"RF:pmRF\|registers~974\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~975 " "LATCH primitive \"RF:pmRF\|registers~975\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~976 " "LATCH primitive \"RF:pmRF\|registers~976\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~977 " "LATCH primitive \"RF:pmRF\|registers~977\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~978 " "LATCH primitive \"RF:pmRF\|registers~978\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854162 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~979 " "LATCH primitive \"RF:pmRF\|registers~979\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~980 " "LATCH primitive \"RF:pmRF\|registers~980\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~981 " "LATCH primitive \"RF:pmRF\|registers~981\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~982 " "LATCH primitive \"RF:pmRF\|registers~982\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~983 " "LATCH primitive \"RF:pmRF\|registers~983\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~984 " "LATCH primitive \"RF:pmRF\|registers~984\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854165 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~985 " "LATCH primitive \"RF:pmRF\|registers~985\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~986 " "LATCH primitive \"RF:pmRF\|registers~986\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~987 " "LATCH primitive \"RF:pmRF\|registers~987\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~988 " "LATCH primitive \"RF:pmRF\|registers~988\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854166 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~989 " "LATCH primitive \"RF:pmRF\|registers~989\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~990 " "LATCH primitive \"RF:pmRF\|registers~990\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~991 " "LATCH primitive \"RF:pmRF\|registers~991\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~992 " "LATCH primitive \"RF:pmRF\|registers~992\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~993 " "LATCH primitive \"RF:pmRF\|registers~993\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~994 " "LATCH primitive \"RF:pmRF\|registers~994\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~995 " "LATCH primitive \"RF:pmRF\|registers~995\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~996 " "LATCH primitive \"RF:pmRF\|registers~996\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~997 " "LATCH primitive \"RF:pmRF\|registers~997\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~998 " "LATCH primitive \"RF:pmRF\|registers~998\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~999 " "LATCH primitive \"RF:pmRF\|registers~999\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854170 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1000 " "LATCH primitive \"RF:pmRF\|registers~1000\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1001 " "LATCH primitive \"RF:pmRF\|registers~1001\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1002 " "LATCH primitive \"RF:pmRF\|registers~1002\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1003 " "LATCH primitive \"RF:pmRF\|registers~1003\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854172 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1004 " "LATCH primitive \"RF:pmRF\|registers~1004\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1005 " "LATCH primitive \"RF:pmRF\|registers~1005\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1006 " "LATCH primitive \"RF:pmRF\|registers~1006\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1007 " "LATCH primitive \"RF:pmRF\|registers~1007\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1008 " "LATCH primitive \"RF:pmRF\|registers~1008\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1009 " "LATCH primitive \"RF:pmRF\|registers~1009\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1010 " "LATCH primitive \"RF:pmRF\|registers~1010\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1011 " "LATCH primitive \"RF:pmRF\|registers~1011\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1012 " "LATCH primitive \"RF:pmRF\|registers~1012\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1013 " "LATCH primitive \"RF:pmRF\|registers~1013\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1014 " "LATCH primitive \"RF:pmRF\|registers~1014\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1015 " "LATCH primitive \"RF:pmRF\|registers~1015\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1016 " "LATCH primitive \"RF:pmRF\|registers~1016\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1017 " "LATCH primitive \"RF:pmRF\|registers~1017\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854176 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1018 " "LATCH primitive \"RF:pmRF\|registers~1018\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1019 " "LATCH primitive \"RF:pmRF\|registers~1019\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1020 " "LATCH primitive \"RF:pmRF\|registers~1020\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854177 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1021 " "LATCH primitive \"RF:pmRF\|registers~1021\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1022 " "LATCH primitive \"RF:pmRF\|registers~1022\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF:pmRF\|registers~1023 " "LATCH primitive \"RF:pmRF\|registers~1023\" is permanently enabled" {  } { { "RF.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1526081854180 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "108 " "Inferred 108 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:pmALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:pmALU\|Mult0\"" {  } { { "alu.vhdl" "Mult0" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:pmALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:pmALU\|Div0\"" {  } { { "alu.vhdl" "Div0" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux0\"" {  } { { "alu.vhdl" "Mux0" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux1\"" {  } { { "alu.vhdl" "Mux1" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux2\"" {  } { { "alu.vhdl" "Mux2" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux3\"" {  } { { "alu.vhdl" "Mux3" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux4\"" {  } { { "alu.vhdl" "Mux4" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux5\"" {  } { { "alu.vhdl" "Mux5" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux6\"" {  } { { "alu.vhdl" "Mux6" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux7\"" {  } { { "alu.vhdl" "Mux7" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux8\"" {  } { { "alu.vhdl" "Mux8" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux9\"" {  } { { "alu.vhdl" "Mux9" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux10\"" {  } { { "alu.vhdl" "Mux10" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux11\"" {  } { { "alu.vhdl" "Mux11" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux12\"" {  } { { "alu.vhdl" "Mux12" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux13\"" {  } { { "alu.vhdl" "Mux13" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux14\"" {  } { { "alu.vhdl" "Mux14" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux15\"" {  } { { "alu.vhdl" "Mux15" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux16\"" {  } { { "alu.vhdl" "Mux16" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux17\"" {  } { { "alu.vhdl" "Mux17" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux18\"" {  } { { "alu.vhdl" "Mux18" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux19\"" {  } { { "alu.vhdl" "Mux19" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux20\"" {  } { { "alu.vhdl" "Mux20" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux21\"" {  } { { "alu.vhdl" "Mux21" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux22\"" {  } { { "alu.vhdl" "Mux22" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux23\"" {  } { { "alu.vhdl" "Mux23" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux24\"" {  } { { "alu.vhdl" "Mux24" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux25\"" {  } { { "alu.vhdl" "Mux25" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux26\"" {  } { { "alu.vhdl" "Mux26" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux27\"" {  } { { "alu.vhdl" "Mux27" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux28\"" {  } { { "alu.vhdl" "Mux28" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux29\"" {  } { { "alu.vhdl" "Mux29" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux30\"" {  } { { "alu.vhdl" "Mux30" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "alu:pmALU\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"alu:pmALU\|Mux31\"" {  } { { "alu.vhdl" "Mux31" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALUControl:pmALUControl\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALUControl:pmALUControl\|Mux0\"" {  } { { "ALUcontrol.vhd" "Mux0" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALUControl:pmALUControl\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALUControl:pmALUControl\|Mux1\"" {  } { { "ALUcontrol.vhd" "Mux1" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALUControl:pmALUControl\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALUControl:pmALUControl\|Mux2\"" {  } { { "ALUcontrol.vhd" "Mux2" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 27 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALUControl:pmALUControl\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALUControl:pmALUControl\|Mux3\"" {  } { { "ALUcontrol.vhd" "Mux3" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 27 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "instructionMemory:pmInstructionMem\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"instructionMemory:pmInstructionMem\|Mux0\"" {  } { { "instructionMemory.vhdl" "Mux0" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "instructionMemory:pmInstructionMem\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"instructionMemory:pmInstructionMem\|Mux1\"" {  } { { "instructionMemory.vhdl" "Mux1" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "instructionMemory:pmInstructionMem\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"instructionMemory:pmInstructionMem\|Mux2\"" {  } { { "instructionMemory.vhdl" "Mux2" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "instructionMemory:pmInstructionMem\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"instructionMemory:pmInstructionMem\|Mux3\"" {  } { { "instructionMemory.vhdl" "Mux3" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlUnity:pmControlUnity\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlUnity:pmControlUnity\|Mux2\"" {  } { { "ControlUnity.vhd" "Mux2" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 34 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "controlUnity:pmControlUnity\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"controlUnity:pmControlUnity\|Mux3\"" {  } { { "ControlUnity.vhd" "Mux3" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 34 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1026 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1026\"" {  } { { "RF.vhdl" "registers~1026" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1027 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1027\"" {  } { { "RF.vhdl" "registers~1027" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1028 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1028\"" {  } { { "RF.vhdl" "registers~1028" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1029 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1029\"" {  } { { "RF.vhdl" "registers~1029" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1030 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1030\"" {  } { { "RF.vhdl" "registers~1030" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1031 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1031\"" {  } { { "RF.vhdl" "registers~1031" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1032 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1032\"" {  } { { "RF.vhdl" "registers~1032" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1033 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1033\"" {  } { { "RF.vhdl" "registers~1033" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1034 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1034\"" {  } { { "RF.vhdl" "registers~1034" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1035 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1035\"" {  } { { "RF.vhdl" "registers~1035" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1036 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1036\"" {  } { { "RF.vhdl" "registers~1036" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1037 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1037\"" {  } { { "RF.vhdl" "registers~1037" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1038 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1038\"" {  } { { "RF.vhdl" "registers~1038" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1039 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1039\"" {  } { { "RF.vhdl" "registers~1039" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1040 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1040\"" {  } { { "RF.vhdl" "registers~1040" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1041 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1041\"" {  } { { "RF.vhdl" "registers~1041" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1042 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1042\"" {  } { { "RF.vhdl" "registers~1042" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1043 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1043\"" {  } { { "RF.vhdl" "registers~1043" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1044 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1044\"" {  } { { "RF.vhdl" "registers~1044" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1045 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1045\"" {  } { { "RF.vhdl" "registers~1045" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1046 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1046\"" {  } { { "RF.vhdl" "registers~1046" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1047 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1047\"" {  } { { "RF.vhdl" "registers~1047" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1048 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1048\"" {  } { { "RF.vhdl" "registers~1048" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1049 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1049\"" {  } { { "RF.vhdl" "registers~1049" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1050 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1050\"" {  } { { "RF.vhdl" "registers~1050" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1051 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1051\"" {  } { { "RF.vhdl" "registers~1051" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1052 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1052\"" {  } { { "RF.vhdl" "registers~1052" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1053 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1053\"" {  } { { "RF.vhdl" "registers~1053" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1054 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1054\"" {  } { { "RF.vhdl" "registers~1054" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1055 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1055\"" {  } { { "RF.vhdl" "registers~1055" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1056 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1056\"" {  } { { "RF.vhdl" "registers~1056" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1057 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1057\"" {  } { { "RF.vhdl" "registers~1057" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1058 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1058\"" {  } { { "RF.vhdl" "registers~1058" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1059 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1059\"" {  } { { "RF.vhdl" "registers~1059" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1060 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1060\"" {  } { { "RF.vhdl" "registers~1060" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1061 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1061\"" {  } { { "RF.vhdl" "registers~1061" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1062 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1062\"" {  } { { "RF.vhdl" "registers~1062" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1063 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1063\"" {  } { { "RF.vhdl" "registers~1063" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1064 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1064\"" {  } { { "RF.vhdl" "registers~1064" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1065 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1065\"" {  } { { "RF.vhdl" "registers~1065" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1066 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1066\"" {  } { { "RF.vhdl" "registers~1066" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1067 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1067\"" {  } { { "RF.vhdl" "registers~1067" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1068 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1068\"" {  } { { "RF.vhdl" "registers~1068" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1069 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1069\"" {  } { { "RF.vhdl" "registers~1069" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1070 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1070\"" {  } { { "RF.vhdl" "registers~1070" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1071 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1071\"" {  } { { "RF.vhdl" "registers~1071" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1072 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1072\"" {  } { { "RF.vhdl" "registers~1072" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1073 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1073\"" {  } { { "RF.vhdl" "registers~1073" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1074 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1074\"" {  } { { "RF.vhdl" "registers~1074" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1075 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1075\"" {  } { { "RF.vhdl" "registers~1075" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1076 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1076\"" {  } { { "RF.vhdl" "registers~1076" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1077 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1077\"" {  } { { "RF.vhdl" "registers~1077" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1078 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1078\"" {  } { { "RF.vhdl" "registers~1078" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1079 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1079\"" {  } { { "RF.vhdl" "registers~1079" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1080 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1080\"" {  } { { "RF.vhdl" "registers~1080" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1081 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1081\"" {  } { { "RF.vhdl" "registers~1081" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1082 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1082\"" {  } { { "RF.vhdl" "registers~1082" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1083 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1083\"" {  } { { "RF.vhdl" "registers~1083" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1084 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1084\"" {  } { { "RF.vhdl" "registers~1084" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1085 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1085\"" {  } { { "RF.vhdl" "registers~1085" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1086 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1086\"" {  } { { "RF.vhdl" "registers~1086" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1087 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1087\"" {  } { { "RF.vhdl" "registers~1087" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1088 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1088\"" {  } { { "RF.vhdl" "registers~1088" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "RF:pmRF\|registers~1089 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"RF:pmRF\|registers~1089\"" {  } { { "RF.vhdl" "registers~1089" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/RF.vhdl" 35 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854198 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1526081854198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:pmALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:pmALU\|lpm_mult:Mult0\"" {  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:pmALU\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:pmALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854281 ""}  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081854281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081854368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081854368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:pmALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:pmALU\|lpm_divide:Div0\"" {  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081854450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:pmALU\|lpm_divide:Div0 " "Instantiated megafunction \"alu:pmALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081854451 ""}  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081854451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081854534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081854534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081854557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081854557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081854721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081854721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081855927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081855927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081856014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081856014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081856033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081856033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:pmALU\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"alu:pmALU\|lpm_mux:Mux0\"" {  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:pmALU\|lpm_mux:Mux0 " "Instantiated megafunction \"alu:pmALU\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856077 ""}  } { { "alu.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/alu.vhdl" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081856159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081856159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALUControl:pmALUControl\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALUControl:pmALUControl\|lpm_mux:Mux0\"" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALUControl:pmALUControl\|lpm_mux:Mux0 " "Instantiated megafunction \"ALUControl:pmALUControl\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856299 ""}  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/mux_ioc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081856384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081856384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALUControl:pmALUControl\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ALUControl:pmALUControl\|lpm_mux:Mux1\"" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALUControl:pmALUControl\|lpm_mux:Mux1 " "Instantiated megafunction \"ALUControl:pmALUControl\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856408 ""}  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ooc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ooc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ooc " "Found entity 1: mux_ooc" {  } { { "db/mux_ooc.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/mux_ooc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081856493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081856493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALUControl:pmALUControl\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"ALUControl:pmALUControl\|lpm_mux:Mux2\"" {  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALUControl:pmALUControl\|lpm_mux:Mux2 " "Instantiated megafunction \"ALUControl:pmALUControl\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856520 ""}  } { { "ALUcontrol.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ALUcontrol.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:pmInstructionMem\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"instructionMemory:pmInstructionMem\|lpm_mux:Mux0\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:pmInstructionMem\|lpm_mux:Mux0 " "Instantiated megafunction \"instructionMemory:pmInstructionMem\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856539 ""}  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n6d " "Found entity 1: mux_n6d" {  } { { "db/mux_n6d.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/mux_n6d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081856644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081856644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:pmInstructionMem\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"instructionMemory:pmInstructionMem\|lpm_mux:Mux1\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:pmInstructionMem\|lpm_mux:Mux1 " "Instantiated megafunction \"instructionMemory:pmInstructionMem\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856721 ""}  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dqc " "Found entity 1: mux_dqc" {  } { { "db/mux_dqc.tdf" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/db/mux_dqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526081856830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526081856830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:pmInstructionMem\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"instructionMemory:pmInstructionMem\|lpm_mux:Mux2\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:pmInstructionMem\|lpm_mux:Mux2 " "Instantiated megafunction \"instructionMemory:pmInstructionMem\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856910 ""}  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:pmInstructionMem\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"instructionMemory:pmInstructionMem\|lpm_mux:Mux3\"" {  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:pmInstructionMem\|lpm_mux:Mux3 " "Instantiated megafunction \"instructionMemory:pmInstructionMem\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 256 " "Parameter \"LPM_SIZE\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 8 " "Parameter \"LPM_WIDTHS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856932 ""}  } { { "instructionMemory.vhdl" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/instructionMemory.vhdl" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controlUnity:pmControlUnity\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"controlUnity:pmControlUnity\|lpm_mux:Mux2\"" {  } { { "ControlUnity.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controlUnity:pmControlUnity\|lpm_mux:Mux2 " "Instantiated megafunction \"controlUnity:pmControlUnity\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856950 ""}  } { { "ControlUnity.vhd" "" { Text "C:/Users/jfotoya.JAVERIANA/Desktop/Single_Cycle_Mips_VHDL/ControlUnity.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:pmRF\|lpm_mux:registers_rtl_0 " "Elaborated megafunction instantiation \"RF:pmRF\|lpm_mux:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526081856969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:pmRF\|lpm_mux:registers_rtl_0 " "Instantiated megafunction \"RF:pmRF\|lpm_mux:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526081856969 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1526081856969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1032 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1032 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526081859031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 11 18:37:39 2018 " "Processing ended: Fri May 11 18:37:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526081859031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526081859031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526081859031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526081859031 ""}
