Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun  8 10:25:07 2021
| Host         : LAPTOP-A067CLBD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MasterTrack_timing_summary_routed.rpt -pb MasterTrack_timing_summary_routed.pb -rpx MasterTrack_timing_summary_routed.rpx -warn_on_violation
| Design       : MasterTrack
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (234)
5. checking no_input_delay (33)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: SSEG/clk_1_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: VGActrl/clk_1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (234)
--------------------------------------------------
 There are 234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.054        0.000                      0                  188        0.099        0.000                      0                  188        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.054        0.000                      0                  188        0.099        0.000                      0                  188        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 shape_found_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 1.920ns (25.415%)  route 5.635ns (74.585%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.635     5.156    clock_100_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  shape_found_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.419     5.575 r  shape_found_reg[5][2]/Q
                         net (fo=5, routed)           1.233     6.808    shape_found_reg_n_0_[5][2]
    SLICE_X54Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.107 f  Count[5]_i_32/O
                         net (fo=2, routed)           0.503     7.610    Count[5]_i_32_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  Count[5]_i_22/O
                         net (fo=2, routed)           0.992     8.726    Count[5]_i_22_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I1_O)        0.150     8.876 r  Count[5]_i_19/O
                         net (fo=2, routed)           0.407     9.283    Count[5]_i_19_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.326     9.609 r  Count[5]_i_13/O
                         net (fo=3, routed)           0.374     9.983    Count[5]_i_13_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.326    10.309 r  Count[2]_i_4/O
                         net (fo=3, routed)           0.933    11.241    Count[2]_i_4_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.365 r  Count[5]_i_5/O
                         net (fo=3, routed)           0.811    12.176    Count[5]_i_5_n_0
    SLICE_X56Y40         LUT5 (Prop_lut5_I3_O)        0.152    12.328 r  Count[5]_i_1/O
                         net (fo=1, routed)           0.383    12.711    var_count[5]
    SLICE_X56Y40         FDRE                                         r  Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.451    14.792    clock_100_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  Count_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y40         FDRE (Setup_fdre_C_D)       -0.252    14.765    Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 shape_found_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.892ns (25.743%)  route 5.458ns (74.257%))
  Logic Levels:           7  (LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.635     5.156    clock_100_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  shape_found_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.419     5.575 r  shape_found_reg[5][2]/Q
                         net (fo=5, routed)           1.233     6.808    shape_found_reg_n_0_[5][2]
    SLICE_X54Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.107 f  Count[5]_i_32/O
                         net (fo=2, routed)           0.503     7.610    Count[5]_i_32_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  Count[5]_i_22/O
                         net (fo=2, routed)           0.992     8.726    Count[5]_i_22_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I1_O)        0.150     8.876 r  Count[5]_i_19/O
                         net (fo=2, routed)           0.407     9.283    Count[5]_i_19_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.326     9.609 r  Count[5]_i_13/O
                         net (fo=3, routed)           0.374     9.983    Count[5]_i_13_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.326    10.309 r  Count[2]_i_4/O
                         net (fo=3, routed)           0.933    11.241    Count[2]_i_4_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.365 r  Count[5]_i_5/O
                         net (fo=3, routed)           0.685    12.050    Count[5]_i_5_n_0
    SLICE_X56Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.174 r  Count[3]_i_1/O
                         net (fo=1, routed)           0.332    12.506    var_count[3]
    SLICE_X56Y40         FDRE                                         r  Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.451    14.792    clock_100_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  Count_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y40         FDRE (Setup_fdre_C_D)       -0.031    14.986    Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -12.506    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 shape_found_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 1.892ns (26.484%)  route 5.252ns (73.516%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.635     5.156    clock_100_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  shape_found_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.419     5.575 r  shape_found_reg[5][2]/Q
                         net (fo=5, routed)           1.233     6.808    shape_found_reg_n_0_[5][2]
    SLICE_X54Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.107 f  Count[5]_i_32/O
                         net (fo=2, routed)           0.503     7.610    Count[5]_i_32_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  Count[5]_i_22/O
                         net (fo=2, routed)           0.992     8.726    Count[5]_i_22_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I1_O)        0.150     8.876 r  Count[5]_i_19/O
                         net (fo=2, routed)           0.407     9.283    Count[5]_i_19_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.326     9.609 r  Count[5]_i_13/O
                         net (fo=3, routed)           0.374     9.983    Count[5]_i_13_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.326    10.309 r  Count[2]_i_4/O
                         net (fo=3, routed)           0.933    11.241    Count[2]_i_4_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.365 r  Count[5]_i_5/O
                         net (fo=3, routed)           0.811    12.176    Count[5]_i_5_n_0
    SLICE_X56Y40         LUT5 (Prop_lut5_I1_O)        0.124    12.300 r  Count[4]_i_1/O
                         net (fo=1, routed)           0.000    12.300    var_count[4]
    SLICE_X56Y40         FDRE                                         r  Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.451    14.792    clock_100_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  Count_reg[4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y40         FDRE (Setup_fdre_C_D)        0.081    15.098    Count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 shape_found_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.850ns  (logic 1.768ns (25.809%)  route 5.082ns (74.191%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.635     5.156    clock_100_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  shape_found_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.419     5.575 r  shape_found_reg[5][2]/Q
                         net (fo=5, routed)           1.233     6.808    shape_found_reg_n_0_[5][2]
    SLICE_X54Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.107 f  Count[5]_i_32/O
                         net (fo=2, routed)           0.503     7.610    Count[5]_i_32_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124     7.734 r  Count[5]_i_22/O
                         net (fo=2, routed)           0.992     8.726    Count[5]_i_22_n_0
    SLICE_X59Y41         LUT3 (Prop_lut3_I1_O)        0.150     8.876 r  Count[5]_i_19/O
                         net (fo=2, routed)           0.407     9.283    Count[5]_i_19_n_0
    SLICE_X59Y41         LUT5 (Prop_lut5_I3_O)        0.326     9.609 r  Count[5]_i_13/O
                         net (fo=3, routed)           0.374     9.983    Count[5]_i_13_n_0
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.326    10.309 r  Count[2]_i_4/O
                         net (fo=3, routed)           1.195    11.503    Count[2]_i_4_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.627 r  Count[2]_i_1/O
                         net (fo=1, routed)           0.379    12.006    var_count[2]
    SLICE_X54Y40         FDRE                                         r  Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.450    14.791    clock_100_IBUF_BUFG
    SLICE_X54Y40         FDRE                                         r  Count_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y40         FDRE (Setup_fdre_C_D)       -0.031    14.985    Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -12.006    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 shape_found_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 1.534ns (24.461%)  route 4.737ns (75.539%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.635     5.156    clock_100_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  shape_found_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.419     5.575 r  shape_found_reg[5][2]/Q
                         net (fo=5, routed)           1.233     6.808    shape_found_reg_n_0_[5][2]
    SLICE_X54Y37         LUT6 (Prop_lut6_I0_O)        0.299     7.107 r  Count[5]_i_32/O
                         net (fo=2, routed)           0.513     7.620    Count[5]_i_32_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.744 r  Count[5]_i_29/O
                         net (fo=2, routed)           0.806     8.550    Count[5]_i_29_n_0
    SLICE_X59Y39         LUT3 (Prop_lut3_I0_O)        0.124     8.674 r  Count[2]_i_20/O
                         net (fo=2, routed)           0.559     9.234    Count[2]_i_20_n_0
    SLICE_X60Y39         LUT5 (Prop_lut5_I3_O)        0.116     9.350 r  Count[2]_i_8/O
                         net (fo=3, routed)           0.814    10.163    Count[2]_i_8_n_0
    SLICE_X54Y40         LUT5 (Prop_lut5_I0_O)        0.328    10.491 r  Count[2]_i_2/O
                         net (fo=3, routed)           0.480    10.972    Count[2]_i_2_n_0
    SLICE_X54Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.096 r  Count[1]_i_1/O
                         net (fo=1, routed)           0.332    11.428    var_count[1]
    SLICE_X54Y37         FDRE                                         r  Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.448    14.789    clock_100_IBUF_BUFG
    SLICE_X54Y37         FDRE                                         r  Count_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y37         FDRE (Setup_fdre_C_D)       -0.045    14.969    Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.138ns (21.359%)  route 4.190ns (78.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.461    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.401     6.986    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.401     7.512    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.636 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.601     8.237    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.361 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.820     9.181    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.305 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.109    10.414    SSEG/clk_1
    SLICE_X30Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.445    14.786    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[1]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y43         FDRE (Setup_fdre_C_R)       -0.524    14.502    SSEG/clk_proc.clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.138ns (21.359%)  route 4.190ns (78.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.461    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.401     6.986    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.401     7.512    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.636 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.601     8.237    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.361 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.820     9.181    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.305 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.109    10.414    SSEG/clk_1
    SLICE_X30Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.445    14.786    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[2]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y43         FDRE (Setup_fdre_C_R)       -0.524    14.502    SSEG/clk_proc.clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.138ns (21.359%)  route 4.190ns (78.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.461    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.401     6.986    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.401     7.512    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.636 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.601     8.237    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.361 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.820     9.181    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.305 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.109    10.414    SSEG/clk_1
    SLICE_X30Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.445    14.786    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[3]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y43         FDRE (Setup_fdre_C_R)       -0.524    14.502    SSEG/clk_proc.clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.138ns (21.359%)  route 4.190ns (78.641%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.461    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.401     6.986    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.401     7.512    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.636 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.601     8.237    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.361 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.820     9.181    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.305 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.109    10.414    SSEG/clk_1
    SLICE_X30Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.445    14.786    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  SSEG/clk_proc.clk_count_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y43         FDRE (Setup_fdre_C_R)       -0.524    14.502    SSEG/clk_proc.clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.138ns (21.557%)  route 4.141ns (78.443%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.565     5.086    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.857     6.461    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X31Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  SSEG/clk_proc.clk_count[0]_i_9/O
                         net (fo=1, routed)           0.401     6.986    SSEG/clk_proc.clk_count[0]_i_9_n_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  SSEG/clk_proc.clk_count[0]_i_7/O
                         net (fo=1, routed)           0.401     7.512    SSEG/clk_proc.clk_count[0]_i_7_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.636 f  SSEG/clk_proc.clk_count[0]_i_3/O
                         net (fo=1, routed)           0.601     8.237    SSEG/clk_proc.clk_count[0]_i_3_n_0
    SLICE_X31Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.361 f  SSEG/clk_proc.clk_count[0]_i_2/O
                         net (fo=3, routed)           0.820     9.181    SSEG/clk_proc.clk_count[0]_i_2_n_0
    SLICE_X31Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.305 r  SSEG/clk_proc.clk_count[31]_i_1/O
                         net (fo=31, routed)          1.060    10.365    SSEG/clk_1
    SLICE_X30Y44         FDRE                                         r  SSEG/clk_proc.clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100 (IN)
                         net (fo=0)                   0.000    10.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.445    14.786    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  SSEG/clk_proc.clk_count_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X30Y44         FDRE (Setup_fdre_C_R)       -0.524    14.502    SSEG/clk_proc.clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  4.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.564     1.447    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  SSEG/clk_proc.clk_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SSEG/clk_proc.clk_count_reg[27]/Q
                         net (fo=2, routed)           0.126     1.737    SSEG/clk_proc.clk_count_reg_n_0_[27]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  SSEG/clk_proc.clk_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    SSEG/clk_proc.clk_count_reg[28]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  SSEG/clk_proc.clk_count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.947    SSEG/data0[29]
    SLICE_X30Y50         FDRE                                         r  SSEG/clk_proc.clk_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.830     1.958    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  SSEG/clk_proc.clk_count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    SSEG/clk_proc.clk_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.564     1.447    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  SSEG/clk_proc.clk_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SSEG/clk_proc.clk_count_reg[27]/Q
                         net (fo=2, routed)           0.126     1.737    SSEG/clk_proc.clk_count_reg_n_0_[27]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  SSEG/clk_proc.clk_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    SSEG/clk_proc.clk_count_reg[28]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  SSEG/clk_proc.clk_count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.960    SSEG/data0[31]
    SLICE_X30Y50         FDRE                                         r  SSEG/clk_proc.clk_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.830     1.958    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  SSEG/clk_proc.clk_count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    SSEG/clk_proc.clk_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.564     1.447    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  SSEG/clk_proc.clk_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SSEG/clk_proc.clk_count_reg[27]/Q
                         net (fo=2, routed)           0.126     1.737    SSEG/clk_proc.clk_count_reg_n_0_[27]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  SSEG/clk_proc.clk_count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    SSEG/clk_proc.clk_count_reg[28]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.983 r  SSEG/clk_proc.clk_count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.983    SSEG/data0[30]
    SLICE_X30Y50         FDRE                                         r  SSEG/clk_proc.clk_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.830     1.958    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  SSEG/clk_proc.clk_count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    SSEG/clk_proc.clk_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGActrl/clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGActrl/clk_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.446    VGActrl/clock_100_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  VGActrl/clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  VGActrl/clk_1_reg/Q
                         net (fo=2, routed)           0.170     1.757    VGActrl/clk_1_reg_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  VGActrl/clk_1_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    VGActrl/clk_1_i_1__0_n_0
    SLICE_X29Y45         FDRE                                         r  VGActrl/clk_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.833     1.960    VGActrl/clock_100_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  VGActrl/clk_1_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.091     1.537    VGActrl/clk_1_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.446    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SSEG/clk_proc.clk_count_reg[11]/Q
                         net (fo=2, routed)           0.126     1.736    SSEG/clk_proc.clk_count_reg_n_0_[11]
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SSEG/clk_proc.clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    SSEG/data0[11]
    SLICE_X30Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.959    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y45         FDRE                                         r  SSEG/clk_proc.clk_count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.134     1.580    SSEG/clk_proc.clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.446    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SSEG/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.126     1.736    SSEG/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SSEG/clk_proc.clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    SSEG/data0[15]
    SLICE_X30Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.959    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  SSEG/clk_proc.clk_count_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.134     1.580    SSEG/clk_proc.clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.563     1.446    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  SSEG/clk_proc.clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SSEG/clk_proc.clk_count_reg[7]/Q
                         net (fo=2, routed)           0.126     1.736    SSEG/clk_proc.clk_count_reg_n_0_[7]
    SLICE_X30Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  SSEG/clk_proc.clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    SSEG/data0[7]
    SLICE_X30Y44         FDRE                                         r  SSEG/clk_proc.clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.959    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  SSEG/clk_proc.clk_count_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.134     1.580    SSEG/clk_proc.clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.564     1.447    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  SSEG/clk_proc.clk_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SSEG/clk_proc.clk_count_reg[27]/Q
                         net (fo=2, routed)           0.126     1.737    SSEG/clk_proc.clk_count_reg_n_0_[27]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  SSEG/clk_proc.clk_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    SSEG/data0[27]
    SLICE_X30Y49         FDRE                                         r  SSEG/clk_proc.clk_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.833     1.960    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  SSEG/clk_proc.clk_count_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.134     1.581    SSEG/clk_proc.clk_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSEG/clk_proc.clk_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/clk_proc.clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.564     1.447    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  SSEG/clk_proc.clk_count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.738    SSEG/clk_proc.clk_count_reg_n_0_[19]
    SLICE_X30Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  SSEG/clk_proc.clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    SSEG/data0[19]
    SLICE_X30Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.833     1.960    SSEG/clock_100_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  SSEG/clk_proc.clk_count_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.134     1.581    SSEG/clk_proc.clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGActrl/clk_proc.clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGActrl/clk_proc.clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.562     1.445    VGActrl/clock_100_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  VGActrl/clk_proc.clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  VGActrl/clk_proc.clk_count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.719    VGActrl/clk_proc.clk_count_reg_n_0_[15]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  VGActrl/clk_proc.clk_count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.830    VGActrl/data0[15]
    SLICE_X28Y42         FDRE                                         r  VGActrl/clk_proc.clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100 (IN)
                         net (fo=0)                   0.000     0.000    clock_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.832     1.959    VGActrl/clock_100_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  VGActrl/clk_proc.clk_count_reg[15]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    VGActrl/clk_proc.clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y37   Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y37   Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y40   Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y40   Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y40   Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y40   Count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   SSEG/clk_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   SSEG/clk_proc.clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y45   SSEG/clk_proc.clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   SSEG/clk_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   SSEG/clk_proc.clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   SSEG/clk_proc.clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   SSEG/clk_proc.clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y45   SSEG/clk_proc.clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   SSEG/clk_proc.clk_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   SSEG/clk_proc.clk_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   SSEG/clk_proc.clk_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   SSEG/clk_proc.clk_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   VGActrl/clk_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   Count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   Count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   Count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   Count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   SSEG/clk_proc.clk_count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   SSEG/clk_proc.clk_count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50   SSEG/clk_proc.clk_count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y39   shape_found_reg[0][0]/C



