Multi cycle mips cpu from book H&H "Digital design and computer architecture"

Support command: R-type commands, lw, sw, beq, addi, j

Don't support byte-adressing (Addressing: 0x0, 0x1, 0x2 ... )

![multi_cycle_mips_cpu](https://user-images.githubusercontent.com/91779588/183293120-e3959c3e-dc65-4242-8d0c-76b0d4d97911.png)

