###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        14754   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11847   # Number of read row buffer hits
num_read_cmds                  =        14754   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2913   # Number of ACT commands
num_pre_cmds                   =         2905   # Number of PRE commands
num_ondemand_pres              =           76   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2891005   # Cyles of rank active rank.0
rank_active_cycles.1           =      2098093   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7108995   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7901907   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        13322   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          135   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           18   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            4   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           11   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            6   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            2   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1242   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5586   # Read request latency (cycles)
read_latency[40-59]            =         3607   # Read request latency (cycles)
read_latency[60-79]            =          911   # Read request latency (cycles)
read_latency[80-99]            =          401   # Read request latency (cycles)
read_latency[100-119]          =          328   # Read request latency (cycles)
read_latency[120-139]          =          279   # Read request latency (cycles)
read_latency[140-159]          =          245   # Read request latency (cycles)
read_latency[160-179]          =          232   # Read request latency (cycles)
read_latency[180-199]          =          214   # Read request latency (cycles)
read_latency[200-]             =         2951   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  5.94881e+07   # Read energy
act_energy                     =  7.96997e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.41232e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.79292e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.80399e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.30921e+09   # Active standby energy rank.1
average_read_latency           =      130.295   # Average read request latency (cycles)
average_interarrival           =      677.675   # Average request interarrival latency (cycles)
total_energy                   =  1.10905e+10   # Total energy (pJ)
average_power                  =      1109.05   # Average power (mW)
average_bandwidth              =     0.125901   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        13196   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        10601   # Number of read row buffer hits
num_read_cmds                  =        13196   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         2600   # Number of ACT commands
num_pre_cmds                   =         2592   # Number of PRE commands
num_ondemand_pres              =           28   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2444753   # Cyles of rank active rank.0
rank_active_cycles.1           =      2280443   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7555247   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7719557   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        11688   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          203   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           48   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           15   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            8   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           11   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            4   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1206   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5635   # Read request latency (cycles)
read_latency[40-59]            =         3498   # Read request latency (cycles)
read_latency[60-79]            =          859   # Read request latency (cycles)
read_latency[80-99]            =          485   # Read request latency (cycles)
read_latency[100-119]          =          364   # Read request latency (cycles)
read_latency[120-139]          =          270   # Read request latency (cycles)
read_latency[140-159]          =          308   # Read request latency (cycles)
read_latency[160-179]          =          233   # Read request latency (cycles)
read_latency[180-199]          =          220   # Read request latency (cycles)
read_latency[200-]             =         1324   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  5.32063e+07   # Read energy
act_energy                     =   7.1136e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.62652e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.70539e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.52553e+09   # Active standby energy rank.0
act_stb_energy.1               =    1.423e+09   # Active standby energy rank.1
average_read_latency           =      88.0624   # Average read request latency (cycles)
average_interarrival           =      757.685   # Average request interarrival latency (cycles)
total_energy                   =  1.10454e+10   # Total energy (pJ)
average_power                  =      1104.54   # Average power (mW)
average_bandwidth              =     0.112606   # Average bandwidth
