
---------- Begin Simulation Statistics ----------
final_tick                               580910964000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60396                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701680                       # Number of bytes of host memory used
host_op_rate                                    60597                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10141.70                       # Real time elapsed on the host
host_tick_rate                               57279465                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612516660                       # Number of instructions simulated
sim_ops                                     614554248                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.580911                       # Number of seconds simulated
sim_ticks                                580910964000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.939999                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77862237                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89558590                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7094840                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120156156                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10527258                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10682381                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          155123                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154021224                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061888                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018210                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4963365                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143198399                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16388954                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058504                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38086990                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580254880                       # Number of instructions committed
system.cpu0.commit.committedOps             581274372                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1061855804                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547414                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309128                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    776607443     73.14%     73.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173983410     16.38%     89.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39993081      3.77%     93.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36244533      3.41%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11079396      1.04%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4167417      0.39%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1436090      0.14%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1955480      0.18%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16388954      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1061855804                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887218                       # Number of function calls committed.
system.cpu0.commit.int_insts                561254370                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179947078                       # Number of loads committed
system.cpu0.commit.membars                    2037590                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037596      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322209528     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180965280     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70908327     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581274372                       # Class of committed instruction
system.cpu0.commit.refs                     251873631                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580254880                       # Number of Instructions Simulated
system.cpu0.committedOps                    581274372                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.981511                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.981511                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            176571858                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2141314                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77191621                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             631928814                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               447148157                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                437860735                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4969712                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4274633                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3051635                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154021224                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109172121                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    620708292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3002359                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          215                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     640564253                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           87                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14202402                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133957                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         441792271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88389495                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.557118                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1069602097                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.599835                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               613169458     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               337950605     31.60%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71227671      6.66%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37933533      3.55%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4396965      0.41%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2821361      0.26%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   57549      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021865      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1023090      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1069602097                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       80179187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5033877                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147010335                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530880                       # Inst execution rate
system.cpu0.iew.exec_refs                   268518356                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74896574                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              147054020                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194536132                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021124                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2414416                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76544420                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          619342916                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193621782                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5216812                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610396303                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                853190                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2721585                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4969712                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4792019                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69599                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8459374                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31266                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7471                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2391366                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14589054                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4617867                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7471                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       847304                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4186573                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                250941986                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604508415                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.886566                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222476614                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525759                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604553930                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744409983                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387222484                       # number of integer regfile writes
system.cpu0.ipc                              0.504665                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504665                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038469      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337119967     54.76%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138285      0.67%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018052      0.17%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196447155     31.91%     87.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74851133     12.16%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615613116                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     57                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                112                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               190                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1228958                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001996                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 222035     18.07%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                898110     73.08%     91.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               108811      8.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614803548                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2302133880                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604508369                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        657417929                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 616283992                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615613116                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058924                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38068540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            76706                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           420                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16168587                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1069602097                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.575553                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800600                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          621511286     58.11%     58.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312654145     29.23%     87.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111727779     10.45%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18204024      1.70%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3585188      0.34%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1235007      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             479874      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             142042      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              62752      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1069602097                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.535418                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10011136                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1804940                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194536132                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76544420                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    883                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1149781284                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12040864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              159241756                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370552116                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6884030                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453204899                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4135545                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11370                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765934578                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             626888282                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402443922                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434320214                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6459942                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4969712                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17772400                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                31891798                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765934538                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93116                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2845                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14208437                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2840                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1664817253                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1246478922                       # The number of ROB writes
system.cpu0.timesIdled                       14477890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  850                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.985486                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4454968                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6021408                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           810825                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7690367                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            212335                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         365819                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          153484                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8613223                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3215                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           481189                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095237                       # Number of branches committed
system.cpu1.commit.bw_lim_events               808016                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054428                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4379922                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261780                       # Number of instructions committed
system.cpu1.commit.committedOps              33279876                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190929826                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174304                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.826240                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177064282     92.74%     92.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6988602      3.66%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2341404      1.23%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2024405      1.06%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       519994      0.27%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       171495      0.09%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       947724      0.50%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        63904      0.03%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       808016      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190929826                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320768                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046578                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248321                       # Number of loads committed
system.cpu1.commit.membars                    2035968                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035968      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081844     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266247     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895679      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279876                       # Class of committed instruction
system.cpu1.commit.refs                      12161938                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261780                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279876                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.948756                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.948756                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            171056124                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               333285                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4299010                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39469698                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5084478                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12987320                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                481394                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               588339                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2120040                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8613223                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5140000                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185333031                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                49984                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40245967                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1622070                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044880                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5585219                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4667303                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.209705                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191729356                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215223                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.649882                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166981520     87.09%     87.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14208201      7.41%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6154534      3.21%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2999532      1.56%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1182945      0.62%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  199369      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2979      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      66      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     210      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191729356                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         188095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              507689                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7658531                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188187                       # Inst execution rate
system.cpu1.iew.exec_refs                    12933575                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945631                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              148494232                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10245397                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018585                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           317159                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2978230                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37652510                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9987944                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           577665                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36116375                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                958968                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1439908                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                481394                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3436021                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          163431                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5125                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          380                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       997076                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        64613                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           165                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89852                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        417837                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20997209                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35858660                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876836                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18411119                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186844                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35867056                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44419435                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24434955                       # number of integer regfile writes
system.cpu1.ipc                              0.168102                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168102                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036077      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21652198     59.01%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11069771     30.17%     94.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935851      5.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36694040                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1086775                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029617                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 187815     17.28%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                803002     73.89%     91.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                95956      8.83%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35744724                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266266106                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35858648                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42025244                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34597749                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36694040                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054761                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4372633                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61921                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           333                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1739465                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191729356                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191385                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.647974                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169186011     88.24%     88.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14868293      7.75%     96.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4218001      2.20%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1505044      0.78%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1406415      0.73%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             177602      0.09%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             244572      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              93833      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29585      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191729356                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191197                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6160970                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525363                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10245397                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2978230                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       191917451                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   969895508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159196068                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412060                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6594078                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6329691                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1450953                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6841                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47603984                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38622649                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26633373                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13385491                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4138479                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                481394                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12307620                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4221313                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47603972                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29092                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12712895                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           593                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227781335                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76120497                       # The number of ROB writes
system.cpu1.timesIdled                           2007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4047403                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1408                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4070370                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 92334                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5358367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10682677                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1105317                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46910                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33416246                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2288485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66810253                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2335395                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4049436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1609639                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3714542                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1307774                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1307770                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4049436                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           691                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16039883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16039883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    445878080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               445878080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              515                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5358496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5358496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5358496                       # Request fanout histogram
system.membus.respLayer1.occupancy        27697803452                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18497732125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   580910964000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   580910964000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       752554500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1064374982.799631                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2951082500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   574890528000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6020436000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91400634                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91400634                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91400634                       # number of overall hits
system.cpu0.icache.overall_hits::total       91400634                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17771487                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17771487                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17771487                       # number of overall misses
system.cpu0.icache.overall_misses::total     17771487                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233704745994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233704745994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233704745994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233704745994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109172121                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109172121                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109172121                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109172121                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162784                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162784                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162784                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162784                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13150.545365                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13150.545365                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13150.545365                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13150.545365                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4569                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          292                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               88                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.920455                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          146                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16757080                       # number of writebacks
system.cpu0.icache.writebacks::total         16757080                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1014374                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1014374                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1014374                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1014374                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16757113                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16757113                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16757113                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16757113                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 207425998997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 207425998997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 207425998997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 207425998997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153493                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153493                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153493                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153493                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12378.385167                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12378.385167                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12378.385167                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12378.385167                       # average overall mshr miss latency
system.cpu0.icache.replacements              16757080                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91400634                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91400634                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17771487                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17771487                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233704745994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233704745994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109172121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109172121                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13150.545365                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13150.545365                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1014374                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1014374                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16757113                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16757113                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 207425998997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 207425998997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153493                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12378.385167                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12378.385167                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108157215                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16757080                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.454419                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        235101354                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       235101354                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227832432                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227832432                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227832432                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227832432                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25565248                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25565248                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25565248                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25565248                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 586942435079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 586942435079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 586942435079                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 586942435079                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253397680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253397680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253397680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253397680                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100890                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100890                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100890                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100890                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22958.605177                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22958.605177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22958.605177                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22958.605177                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3833778                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       134778                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            82132                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1720                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.678250                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.359302                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15588226                       # number of writebacks
system.cpu0.dcache.writebacks::total         15588226                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10370096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10370096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10370096                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10370096                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15195152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15195152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15195152                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15195152                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 262961654191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 262961654191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 262961654191                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 262961654191                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059966                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059966                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059966                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059966                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17305.628413                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17305.628413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17305.628413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17305.628413                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15588226                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163650682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163650682                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18840503                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18840503                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 369578616000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 369578616000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182491185                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182491185                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103241                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103241                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19616.175640                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19616.175640                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6513669                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6513669                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12326834                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12326834                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 186380316500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 186380316500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15119.885325                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15119.885325                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64181750                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64181750                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6724745                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6724745                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 217363819079                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 217363819079                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70906495                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70906495                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.094840                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.094840                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32322.983114                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32322.983114                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3856427                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3856427                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2868318                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2868318                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  76581337691                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  76581337691                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040452                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040452                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26699.040236                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26699.040236                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          747                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          747                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7041500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7041500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.391099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.391099                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9426.372155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9426.372155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          730                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          730                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1030500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1030500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008901                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008901                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 60617.647059                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60617.647059                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       816500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       816500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1844                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075380                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075380                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5874.100719                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5874.100719                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       677500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       677500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075380                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075380                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4874.100719                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4874.100719                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612245                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612245                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405965                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405965                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30789064000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30789064000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398705                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398705                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 75841.671080                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 75841.671080                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405965                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405965                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30383099000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30383099000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398705                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398705                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 74841.671080                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 74841.671080                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.954846                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244048534                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15600896                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.643238                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.954846                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998589                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524440216                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524440216                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16697178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14409143                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 547                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              202598                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31309466                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16697178                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14409143                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                547                       # number of overall hits
system.l2.overall_hits::.cpu1.data             202598                       # number of overall hits
system.l2.overall_hits::total                31309466                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             59931                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1177438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1585                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            842398                       # number of demand (read+write) misses
system.l2.demand_misses::total                2081352                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            59931                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1177438                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1585                       # number of overall misses
system.l2.overall_misses::.cpu1.data           842398                       # number of overall misses
system.l2.overall_misses::total               2081352                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5010783500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 109508659000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    150373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84422662000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     199092478000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5010783500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 109508659000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    150373500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84422662000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    199092478000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16757109                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15586581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1044996                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33390818                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16757109                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15586581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1044996                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33390818                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.743433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.806126                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062333                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.743433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.806126                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062333                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83609.208924                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93005.881414                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94872.870662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100217.073165                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95655.361515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83609.208924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93005.881414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94872.870662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100217.073165                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95655.361515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3104366                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1609639                       # number of writebacks
system.l2.writebacks::total                   1609639                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         142517                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60436                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              203045                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        142517                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60436                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             203045                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        59846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1034921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       781962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1878307                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        59846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1034921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       781962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3578192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5456499                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4407045500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  89268519500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    134019500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71753230504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 165562815004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4407045500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  89268519500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    134019500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71753230504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 276154419591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 441717234595                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.740150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.748292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.740150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.748292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.163413                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73639.767069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86256.361114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84929.974651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91760.508188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88144.704249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73639.767069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86256.361114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84929.974651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91760.508188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77177.082614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80952.499871                       # average overall mshr miss latency
system.l2.replacements                        7530301                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4253178                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4253178                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4253178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4253178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29052714                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29052714                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29052714                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29052714                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3578192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3578192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 276154419591                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 276154419591                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77177.082614                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77177.082614                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.965517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.677419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.816667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7482.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       559000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       418500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       977500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.965517                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.677419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.816667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19964.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19948.979592                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3388.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1089.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       182000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       374000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       556000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19684.210526                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2493557                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            97636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2591193                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         772180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         642226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1414406                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  73527758500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64685277000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138213035500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3265737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       739862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4005599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.236449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.868035                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.353107                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95221.008703                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100720.427077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97718.077766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        81050                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37747                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           118797                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       691130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       604479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1295609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60438141500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55496965001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115935106501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.211631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.817016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.323450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87448.296992                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91809.583130                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89483.097525                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16697178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           547                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16697725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        59931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            61516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5010783500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    150373500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5161157000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16757109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16759241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003576                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.743433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83609.208924                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94872.870662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83899.424540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        59846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        61424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4407045500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    134019500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4541065000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.740150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73639.767069                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84929.974651                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73929.815707                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11915586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       104962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12020548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       405258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       200172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          605430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  35980900500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19737385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  55718285500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12320844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12625978                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032892                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.656013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88785.170188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98602.127171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92030.929257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61467                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22689                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84156                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       343791                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       177483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       521274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  28830378000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16256265503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  45086643503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.581656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83860.188312                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91593.366706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86493.175380                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           59                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                61                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          880                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           38                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             918                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13619000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1411000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     15030000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          939                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           979                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.937167                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.937692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15476.136364                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 37131.578947                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 16372.549020                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          217                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          236                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          663                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          682                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13152491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       375500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13527991                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.706070                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.475000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.696629                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19837.844646                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19763.157895                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19835.763930                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999913                       # Cycle average of tags in use
system.l2.tags.total_refs                    69972044                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7530589                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.291709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.530804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.820884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.091759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.224609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.330997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.461419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.110809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.395797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 541112885                       # Number of tag accesses
system.l2.tags.data_accesses                541112885                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3830208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      66645760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        100992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50431744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    221852480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          342861184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3830208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       100992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3931200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103016896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103016896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          59847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1041340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         787996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3466445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5357206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1609639                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1609639                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6593451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        114726290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           173851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86814929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    381904446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590212968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6593451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       173851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6767302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      177336808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            177336808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      177336808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6593451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       114726290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          173851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86814929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    381904446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            767549775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1563082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     59845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    983691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    771086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3452593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003430569500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95931                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95931                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10403014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1471394                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5357206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1609639                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5357206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1609639                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  88413                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 46557                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            229394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            258011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            359596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            381251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            442734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            503280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            432259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            447540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            354675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           311318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           275620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           307146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           250284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           241386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           239788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             68062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            125095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            139627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            176993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            144367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68122                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 156005402364                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26343965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            254795271114                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29609.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48359.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4140571                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  996451                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5357206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1609639                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1099874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1141630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1195653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  649030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  519975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  362974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  116308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   84000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   57626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   17264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1694810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.984940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.475495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.697803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       438511     25.87%     25.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       751291     44.33%     70.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       166699      9.84%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       123787      7.30%     87.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53211      3.14%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27416      1.62%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24385      1.44%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17511      1.03%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91999      5.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1694810                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.921329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    227.136992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        95927    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95931                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.293482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.274896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.814118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83371     86.91%     86.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1462      1.52%     88.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7877      8.21%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2272      2.37%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              727      0.76%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              149      0.16%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               51      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95931                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337202752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5658432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100035200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               342861184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103016896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       172.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    177.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  580910884500                       # Total gap between requests
system.mem_ctrls.avgGap                      83382.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3830080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     62956224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       100992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49349504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    220965952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100035200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6593230.696881803684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108374997.033108159900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 173851.082624772098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84951923.888976559043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 380378346.586001098156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 172204014.383174926043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        59847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1041340                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       787996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3466445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1609639                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1931651852                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46705026702                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     67904602                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  39189592938                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 166901095020                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13854830360966                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32276.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44850.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43032.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49733.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48147.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8607414.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5845482300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3106928550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17334184980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3715810020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45856446480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     115756289130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     125590830240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       317205971700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.049208                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 325248936493                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19397820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 236264207507                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6255539640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3324875400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20284997040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4443310980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45856446480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     162510229050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      86219091360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       328894489950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.170223                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 222412223198                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19397820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 339100920802                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5910077743.902439                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28208115320.745453                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222308939500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96284589000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484626375000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5137565                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5137565                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5137565                       # number of overall hits
system.cpu1.icache.overall_hits::total        5137565                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2435                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2435                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2435                       # number of overall misses
system.cpu1.icache.overall_misses::total         2435                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    175888999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    175888999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    175888999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    175888999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5140000                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5140000                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5140000                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5140000                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000474                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000474                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000474                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000474                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72233.675154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72233.675154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72233.675154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72233.675154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          206                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          103                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2100                       # number of writebacks
system.cpu1.icache.writebacks::total             2100                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          303                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          303                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2132                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2132                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2132                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2132                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    159797499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    159797499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    159797499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    159797499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000415                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000415                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000415                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000415                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74951.922608                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74951.922608                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74951.922608                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74951.922608                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2100                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5137565                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5137565                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2435                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2435                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    175888999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    175888999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5140000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5140000                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000474                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000474                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72233.675154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72233.675154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          303                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2132                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2132                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    159797499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    159797499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000415                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000415                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74951.922608                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74951.922608                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981967                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5135373                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2100                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2445.415714                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326007500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981967                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999436                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999436                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10282132                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10282132                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9424411                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9424411                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9424411                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9424411                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2244261                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2244261                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2244261                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2244261                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 187902606650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 187902606650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 187902606650                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 187902606650                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11668672                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11668672                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11668672                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11668672                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192332                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192332                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192332                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192332                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83725.826296                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83725.826296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83725.826296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83725.826296                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       989904                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        46838                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17923                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            529                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.230932                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.540643                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1044352                       # number of writebacks
system.cpu1.dcache.writebacks::total          1044352                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1612554                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1612554                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1612554                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1612554                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       631707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       631707                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       631707                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       631707                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53633837154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53633837154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53633837154                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53633837154                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054137                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054137                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054137                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054137                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84903.028072                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84903.028072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84903.028072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84903.028072                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1044352                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8412931                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8412931                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1360481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1360481                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  96850528000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  96850528000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9773412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9773412                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.139202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71188.445851                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71188.445851                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1055129                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1055129                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21515148000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21515148000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031243                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031243                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70460.150908                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70460.150908                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1011480                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1011480                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       883780                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       883780                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  91052078650                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  91052078650                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.466311                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.466311                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 103025.728858                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103025.728858                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       557425                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       557425                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326355                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326355                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32118689154                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32118689154                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172195                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172195                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98416.415112                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98416.415112                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6719500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6719500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326797                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326797                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44796.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44796.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3487000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3487000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102397                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102397                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 74191.489362                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74191.489362                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1029500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1029500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          428                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.282710                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.282710                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8508.264463                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8508.264463                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       908500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       908500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.282710                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.282710                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7508.264463                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7508.264463                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591823                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591823                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426103                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426103                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35476644000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35476644000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83258.376496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83258.376496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426103                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426103                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35050541000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35050541000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418599                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418599                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82258.376496                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82258.376496                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.032050                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11071108                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1057699                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.467163                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326019000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.032050                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907252                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907252                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26432696                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26432696                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 580910964000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29385974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5862817                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29138575                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5920662                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5469080                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             340                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4030945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4030945                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16759245                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12626730                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          979                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          979                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50271301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46777059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3147420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100202144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2144908032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1995187712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       270848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133718336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4274084928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13026001                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104687872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46417881                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075722                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268682                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42952760     92.53%     92.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3416757      7.36%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46996      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1368      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46417881                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66796883991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23401679393                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25157006238                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1587210433                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3205984                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               921511451500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127822                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703264                       # Number of bytes of host memory used
host_op_rate                                   128134                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6535.51                       # Real time elapsed on the host
host_tick_rate                               52115337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835382819                       # Number of instructions simulated
sim_ops                                     837421805                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.340600                       # Number of seconds simulated
sim_ticks                                340600487500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.826716                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64412496                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64524306                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4365964                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75739311                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5143                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22767                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17624                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77387838                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1768                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           764                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4363873                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40083714                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10456226                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2804                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106454887                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175320754                       # Number of instructions committed
system.cpu0.commit.committedOps             175321371                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    650642918                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.269459                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.238782                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    604055611     92.84%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13389647      2.06%     94.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13281493      2.04%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2250511      0.35%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       903318      0.14%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1268910      0.20%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       250839      0.04%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4786363      0.74%     98.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10456226      1.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    650642918                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10366                       # Number of function calls committed.
system.cpu0.commit.int_insts                174103917                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52395312                       # Number of loads committed
system.cpu0.commit.membars                        981                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1032      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121547487     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52396020     29.89%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375480      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175321371                       # Class of committed instruction
system.cpu0.commit.refs                      53771594                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175320754                       # Number of Instructions Simulated
system.cpu0.committedOps                    175321371                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.818308                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.818308                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            479758858                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2152                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55911777                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             303863242                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43934603                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                129685434                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4365659                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4864                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10327968                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77387838                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66778494                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    595130748                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1395160                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     346136785                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8735506                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115603                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68573941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64417639                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.517063                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         668072522                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.518115                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.815440                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               421819106     63.14%     63.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               166933166     24.99%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69537609     10.41%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3992921      0.60%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3284234      0.49%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21773      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2481943      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     431      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1339      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           668072522                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     212                       # number of floating regfile writes
system.cpu0.idleCycles                        1356066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4615806                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52330590                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.466382                       # Inst execution rate
system.cpu0.iew.exec_refs                   147081680                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486919                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               73173438                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83786098                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2038                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3786041                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2250555                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          279833227                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            145594761                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3788060                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            312209299                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                613996                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            265158894                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4365659                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            265928417                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8598518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          149535                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1166                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1593                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31390786                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       874273                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1593                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1397612                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3218194                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190831652                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230686339                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.752577                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143615467                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.344602                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231531637                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               389155424                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177720849                       # number of integer regfile writes
system.cpu0.ipc                              0.261896                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.261896                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1295      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166656556     52.74%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1943      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  283      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           147666260     46.73%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1670701      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             315997358                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          318                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               347                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15721864                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.049753                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1302118      8.28%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      8.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14418566     91.71%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1180      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             331717607                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1318677962                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230686021                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        384346273                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 279830097                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                315997358                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3130                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104511859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2889499                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           326                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65587023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    668072522                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.472999                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.129222                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          518196918     77.57%     77.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77328374     11.57%     89.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29741705      4.45%     93.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12935514      1.94%     95.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16745750      2.51%     98.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8106384      1.21%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3043469      0.46%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1191966      0.18%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             782442      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      668072522                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.472040                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4939211                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          494120                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83786098                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2250555                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    583                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       669428588                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11772387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              347830934                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133867308                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11951378                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51243901                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             127822382                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               330400                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            393004828                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             292947047                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          225302856                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                130298137                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                961690                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4365659                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            134250285                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91435556                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              322                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       393004506                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         83606                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1158                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55684453                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1136                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   921959830                       # The number of ROB reads
system.cpu0.rob.rob_writes                  581007049                       # The number of ROB writes
system.cpu0.timesIdled                          17083                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  260                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.539490                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11577889                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11631453                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1541261                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21243984                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2802                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12963                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10161                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23271487                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          328                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           463                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1540740                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10982230                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2224988                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36938766                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47545405                       # Number of instructions committed
system.cpu1.commit.committedOps              47546186                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    136157891                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.349199                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.262636                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    118672769     87.16%     87.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8253054      6.06%     93.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4055724      2.98%     96.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       979780      0.72%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       587950      0.43%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       753189      0.55%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        88364      0.06%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       542073      0.40%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2224988      1.63%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    136157891                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4166                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46330062                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10873141                       # Number of loads committed
system.cpu1.commit.membars                       1137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1137      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35220162     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10873604     22.87%     96.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1451043      3.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47546186                       # Class of committed instruction
system.cpu1.commit.refs                      12324647                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47545405                       # Number of Instructions Simulated
system.cpu1.committedOps                     47546186                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.994800                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.994800                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             84885100                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  541                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10215896                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93208694                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11880260                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 41386874                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1553547                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1610                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2416509                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23271487                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12989162                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    127156599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               371755                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106720901                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3108136                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.163436                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13411623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11580691                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.749503                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         142122290                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.750921                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.142092                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                80367273     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35470145     24.96%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16540188     11.64%     93.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5356194      3.77%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2098934      1.48%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30671      0.02%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2258336      1.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     496      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           142122290                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         266682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1697759                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14921905                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.489331                       # Inst execution rate
system.cpu1.iew.exec_refs                    18239960                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1627079                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               46273548                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19764391                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1554                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1917720                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2353785                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84279407                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16612881                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1352882                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69675294                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                270435                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17870195                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1553547                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18328769                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       170450                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           81930                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          143                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12656                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8891250                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       902279                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12656                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1049033                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        648726                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52266536                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66898982                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.744737                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38924810                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.469833                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67292082                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91689105                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50746108                       # number of integer regfile writes
system.cpu1.ipc                              0.333912                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.333912                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1324      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52208118     73.50%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1645      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17143076     24.14%     97.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1673853      2.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              71028176                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     321137                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004521                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  85173     26.52%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                235953     73.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   11      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71347989                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         284574779                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66898982                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        121025252                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  84276537                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 71028176                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2870                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36733221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            75000                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           284                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     23920790                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    142122290                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.499768                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.021642                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          103915307     73.12%     73.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19296964     13.58%     86.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11056506      7.78%     94.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4027209      2.83%     97.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2500931      1.76%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             781802      0.55%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             296387      0.21%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             131955      0.09%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             115229      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      142122290                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.498832                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3691431                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          979991                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19764391                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2353785                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    187                       # number of misc regfile reads
system.cpu1.numCycles                       142388972                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   538713984                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               70589474                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35114738                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3263148                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13702142                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10851338                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               232348                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            121747952                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              89963458                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67756753                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 41336399                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                973535                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1553547                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14894854                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32642015                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       121747952                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         45874                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1166                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8849782                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1162                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   218417491                       # The number of ROB reads
system.cpu1.rob.rob_writes                  174941698                       # The number of ROB writes
system.cpu1.timesIdled                           2766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21128977                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17556                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21346122                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                607864                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28660564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      57182691                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       285504                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       138737                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13830981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11482388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27662030                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11621125                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28638426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       536129                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27986347                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1530                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            450                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19804                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28638428                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     85840920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               85840920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1868438976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1868438976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1249                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28660214                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28660214    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28660214                       # Request fanout histogram
system.membus.respLayer1.occupancy       147003484819                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             43.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         65997075375                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   340600487500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   340600487500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    309800157.894737                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   137769705.605148                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        85500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    370868000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   334714284500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5886203000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66761356                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66761356                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66761356                       # number of overall hits
system.cpu0.icache.overall_hits::total       66761356                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17138                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17138                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17138                       # number of overall misses
system.cpu0.icache.overall_misses::total        17138                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1143189500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1143189500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1143189500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1143189500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66778494                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66778494                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66778494                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66778494                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000257                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000257                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66704.953904                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66704.953904                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66704.953904                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66704.953904                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2975                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.125000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15522                       # number of writebacks
system.cpu0.icache.writebacks::total            15522                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1616                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1616                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1616                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1616                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15522                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15522                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15522                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15522                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1039667500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1039667500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1039667500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1039667500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66980.253833                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66980.253833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66980.253833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66980.253833                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15522                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66761356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66761356                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17138                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17138                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1143189500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1143189500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66778494                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66778494                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66704.953904                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66704.953904                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1616                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1616                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15522                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15522                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1039667500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1039667500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66980.253833                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66980.253833                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66777409                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15554                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4293.262762                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133572510                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133572510                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47373546                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47373546                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47373546                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47373546                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23261717                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23261717                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23261717                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23261717                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1614469637408                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1614469637408                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1614469637408                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1614469637408                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70635263                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70635263                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70635263                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70635263                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.329322                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.329322                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.329322                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.329322                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69404.577375                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69404.577375                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69404.577375                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69404.577375                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    385678695                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        83295                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8838070                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1528                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.638339                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.512435                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12658182                       # number of writebacks
system.cpu0.dcache.writebacks::total         12658182                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10601662                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10601662                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10601662                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10601662                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12660055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12660055                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12660055                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12660055                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1027756718094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1027756718094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1027756718094                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1027756718094                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179231                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179231                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179231                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179231                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81181.062649                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81181.062649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81181.062649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81181.062649                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12658182                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46384450                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46384450                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22876043                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22876043                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1590092455500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1590092455500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69260493                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69260493                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.330290                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.330290                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69509.069182                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69509.069182                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10261506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10261506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12614537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12614537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1025216982500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1025216982500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182132                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182132                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81272.660463                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81272.660463                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       989096                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        989096                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       385674                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       385674                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  24377181908                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24377181908                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374770                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374770                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.280537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.280537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63206.702832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63206.702832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       340156                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       340156                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45518                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45518                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2539735594                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2539735594                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033110                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033110                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55796.291445                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55796.291445                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          679                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          679                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7306500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7306500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.187799                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187799                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46538.216561                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46538.216561                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          148                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       338000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37555.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37555.555556                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          515                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          515                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          228                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1082500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1082500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          743                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          743                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.306864                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.306864                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4747.807018                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4747.807018                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       854500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       854500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.306864                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.306864                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3747.807018                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3747.807018                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          106                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       518500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       518500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          764                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          764                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.138743                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.138743                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4891.509434                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4891.509434                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          105                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          105                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       412500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       412500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.137435                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.137435                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3928.571429                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3928.571429                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998549                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60037985                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12658944                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.742732                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998549                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999955                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999955                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153934124                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153934124                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4927                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2641083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 493                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              203729                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2850232                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4927                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2641083                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                493                       # number of overall hits
system.l2.overall_hits::.cpu1.data             203729                       # number of overall hits
system.l2.overall_hits::total                 2850232                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10595                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10016175                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            948085                       # number of demand (read+write) misses
system.l2.demand_misses::total               10976990                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10595                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10016175                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2135                       # number of overall misses
system.l2.overall_misses::.cpu1.data           948085                       # number of overall misses
system.l2.overall_misses::total              10976990                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    962264500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 973929757940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    199269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 101626787964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1076718079404                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    962264500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 973929757940                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    199269000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 101626787964                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1076718079404                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12657258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1151814                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13827222                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12657258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1151814                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13827222                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.682580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.791338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.812405                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.823123                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.793868                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.682580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.791338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.812405                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.823123                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.793868                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90822.510618                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97235.697054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93334.426230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107191.642062                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98088.645376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90822.510618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97235.697054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93334.426230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107191.642062                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98088.645376                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              82778                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2700                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.658519                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18283257                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              536127                       # number of writebacks
system.l2.writebacks::total                    536127                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         973669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          56224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1029972                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        973669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         56224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1029972                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9042506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       891861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9947018                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9042506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       891861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18990121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28937139                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    854325000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 828349018947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    175342000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  89165573470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 918544259417                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    854325000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 828349018947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    175342000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  89165573470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1429111971954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2347656231371                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.679938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.714413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.797945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.774310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.719379                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.679938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.714413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.797945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.774310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.092766                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80947.981808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91606.134289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83615.641392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99976.984609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92343.681234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80947.981808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91606.134289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83615.641392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99976.984609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75255.548501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81129.521179                       # average overall mshr miss latency
system.l2.replacements                       39498421                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       627981                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           627981                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       627983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       627983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000003                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     12919977                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12919977                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12919978                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12919978                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18990121                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18990121                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1429111971954                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1429111971954                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75255.548501                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75255.548501                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             148                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              43                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  191                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           563                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           124                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                687                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3190500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       622000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3812500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          711                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          167                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              878                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.791842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.742515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.782460                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5666.962700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5016.129032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5549.490539                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          558                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          123                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           681                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11407000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2491500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13898500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.784810                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.736527                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.775626                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20442.652330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20256.097561                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20408.957416                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.953488                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.959184                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5083.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   648.936170                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       119500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       810000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       929500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.953488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.959184                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19756.097561                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19776.595745                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15428                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32826                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          26956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51140                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2240994500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2031436000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4272430500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             83966                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.607747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.610522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.609056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83135.276005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83999.173007                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83543.811107                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15834                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15506                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            31340                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        11122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1066861500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    884854000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1951715500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.250755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.219075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95923.529941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101965.199355                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98571.489899                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           493                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5420                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12730                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    962264500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    199269000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1161533500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.682580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.812405                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.701377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90822.510618                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93334.426230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91243.794187                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10554                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12651                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    854325000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    175342000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1029667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.679938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.797945                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.697025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80947.981808                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83615.641392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81390.166785                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2623685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       188301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2811986                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9989219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       923901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10913120                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 971688763440                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  99595351964                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1071284115404                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12612904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1112202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13725106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.791984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.830695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.795121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97273.747171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107798.727314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98164.788384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       957835                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        40718                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       998553                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9031384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       883183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9914567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 827282157447                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  88280719470                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 915562876917                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.716043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.794085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.722367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91600.817488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99957.448762                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92345.220615                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999999                       # Cycle average of tags in use
system.l2.tags.total_refs                    45057343                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39498486                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.140736                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.184619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.101224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.193444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.516565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.440385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.064082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.492446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 258510086                       # Number of tag accesses
system.l2.tags.data_accesses                258510086                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        675392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     581135232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        134208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57172928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1195008896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1834126656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       675392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       134208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        809600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34312256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34312256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9080238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         893327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18672014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28658229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       536129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             536129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1982945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1706207869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           394033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        167859208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3508535483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5384979539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1982945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       394033                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2376978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100740478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100740478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100740478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1982945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1706207869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          394033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       167859208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3508535483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5485720017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    505765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9013859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    882846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18618750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018284945250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            45901831                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             477186                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28658231                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     536130                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28658231                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   536130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 130126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 30365                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            498773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            486548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            456234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            532132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4077953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5775918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4367602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3712243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2657555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2003833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1161135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           602213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           527601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           574769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           586342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           507254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23402                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 810509322938                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               142640525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1345411291688                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28410.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47160.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 24634016                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  432313                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28658231                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               536130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2357420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3023482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3699749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3653337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3655250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3413352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2660638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2166462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1474413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  958769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 618449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 417746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 191004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 105126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  66621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  38224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3967547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    468.341951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   353.837334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.379893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       142936      3.60%      3.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1574218     39.68%     43.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       249982      6.30%     49.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       522305     13.16%     62.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       292978      7.38%     70.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       130554      3.29%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       163049      4.11%     77.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       122725      3.09%     80.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       768800     19.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3967547                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     921.923378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    213.430743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19111.553316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30928     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.344558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.318760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.982744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26452     85.48%     85.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              751      2.43%     87.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2526      8.16%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              700      2.26%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              240      0.78%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              101      0.33%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               62      0.20%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.15%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.08%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1825798720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8328064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32369024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1834126784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34312320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5360.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        95.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5384.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  340600563000                       # Total gap between requests
system.mem_ctrls.avgGap                      11666.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       675392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    576886976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       134208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56502144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1191600000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32369024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1982944.901099121431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1693735027.317011833191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 394033.493566270976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 165889791.922273755074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3498526994.915120601654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 95035166.383900135756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10553                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9080238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       893327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18672016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       536130                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    416029564                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 452101393700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     87778887                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  52154862613                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 840651226924                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8311316574741                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39422.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49789.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41859.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58382.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45021.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15502427.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10025809500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5328855510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         61551812280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1282439160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26886812160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     151397175600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3298228800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       259771133010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        762.685735                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7213941316                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11373440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 322013106184                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18302440380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9727985355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        142138850280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1357659360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26886812160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     154092286650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1028661600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       353534695785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1037.974720                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1334500647                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11373440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 327892546853                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1673329698.757764                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3371805019.391636                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        65500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9088239500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    71194406000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 269406081500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12986340                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12986340                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12986340                       # number of overall hits
system.cpu1.icache.overall_hits::total       12986340                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2822                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2822                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2822                       # number of overall misses
system.cpu1.icache.overall_misses::total         2822                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    221126500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    221126500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    221126500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    221126500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12989162                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12989162                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12989162                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12989162                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000217                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000217                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000217                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000217                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78358.079376                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78358.079376                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78358.079376                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78358.079376                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2628                       # number of writebacks
system.cpu1.icache.writebacks::total             2628                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          194                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          194                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2628                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2628                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2628                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2628                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    209127000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    209127000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    209127000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    209127000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000202                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000202                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000202                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000202                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79576.484018                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79576.484018                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79576.484018                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79576.484018                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2628                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12986340                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12986340                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2822                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2822                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    221126500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    221126500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12989162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12989162                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78358.079376                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78358.079376                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          194                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2628                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2628                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    209127000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    209127000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79576.484018                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79576.484018                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12993292                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2660                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4884.696241                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25980952                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25980952                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13170641                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13170641                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13170641                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13170641                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3579306                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3579306                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3579306                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3579306                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 271662810974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 271662810974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 271662810974                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 271662810974                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16749947                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16749947                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16749947                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16749947                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.213691                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.213691                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.213691                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.213691                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75898.179975                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75898.179975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75898.179975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75898.179975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     12034771                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        45208                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           181517                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            652                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.301068                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.337423                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1152313                       # number of writebacks
system.cpu1.dcache.writebacks::total          1152313                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2425160                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2425160                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2425160                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2425160                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1154146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1154146                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1154146                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1154146                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 106066044475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 106066044475                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 106066044475                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 106066044475                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068904                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068904                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068904                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068904                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91900.023459                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91900.023459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91900.023459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91900.023459                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1152313                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12096608                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12096608                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3203095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3203095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 247599777500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 247599777500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15299703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15299703                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.209357                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.209357                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77300.166714                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77300.166714                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2088799                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2088799                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1114296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1114296                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 103793271000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 103793271000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93146.947490                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93146.947490                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1074033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1074033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       376211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       376211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24063033474                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24063033474                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1450244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1450244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.259412                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.259412                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63961.536143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63961.536143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       336361                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       336361                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39850                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39850                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2272773475                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2272773475                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027478                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027478                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57033.211418                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57033.211418                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          673                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          673                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          140                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12183500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12183500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.172202                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.172202                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        87025                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        87025                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           56                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103321                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103321                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 83880.952381                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83880.952381                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          224                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          224                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2074500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2074500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.281054                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.281054                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9261.160714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9261.160714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          224                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          224                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1850500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1850500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.281054                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.281054                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8261.160714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8261.160714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          164                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          164                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       952500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       952500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          463                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354212                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354212                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5807.926829                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5807.926829                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          164                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          164                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       788500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       788500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354212                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354212                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4807.926829                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4807.926829                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.075729                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14330712                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1153962                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.418704                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.075729                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34657975                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34657975                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 340600487500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13746841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1164110                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13200661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38962295                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         29844070                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1723                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2175                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84153                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18150                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13728691                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37976559                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3458961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41489970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1986816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620188224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       336384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147464128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1769975552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        69347514                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34553664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         83175758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144835                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.356643                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               71267696     85.68%     85.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11769325     14.15%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 138737      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           83175758                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27659763291                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18990813085                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23288988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1734339803                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3944994                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
