/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [16:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [12:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [27:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_11z | celloutsig_1_1z) & celloutsig_1_18z);
  assign celloutsig_1_18z = celloutsig_1_17z ^ celloutsig_1_9z;
  assign celloutsig_1_2z = celloutsig_1_1z ^ celloutsig_1_0z[6];
  assign celloutsig_1_0z = in_data[152:146] + in_data[177:171];
  assign celloutsig_1_17z = { celloutsig_1_10z[18:16], celloutsig_1_14z } == { celloutsig_1_10z[5:3], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_6z[5:2], celloutsig_1_4z, celloutsig_1_1z } >= celloutsig_1_6z;
  assign celloutsig_1_4z = ! { in_data[107:104], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z } < { celloutsig_0_13z[5:1], celloutsig_0_6z[3:1], celloutsig_0_6z[1] };
  assign celloutsig_1_8z = { in_data[152:145], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, celloutsig_1_5z[11:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_9z, celloutsig_1_12z } !== { celloutsig_1_5z[9], celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_3z[7:4], celloutsig_0_3z[4], celloutsig_0_3z[4], celloutsig_0_6z[3:1], celloutsig_0_6z[1] } !== in_data[68:59];
  assign celloutsig_0_1z = { in_data[34:29], celloutsig_0_0z, celloutsig_0_0z } !== in_data[49:42];
  assign celloutsig_1_6z = ~ celloutsig_1_0z[5:0];
  assign celloutsig_1_10z = ~ { in_data[190:173], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_3z[7] & celloutsig_0_2z;
  assign celloutsig_1_9z = celloutsig_1_3z[6] & celloutsig_1_8z[16];
  assign celloutsig_0_0z = | in_data[20:6];
  assign celloutsig_0_2z = | { in_data[65:61], in_data[20:6] };
  assign celloutsig_1_1z = | in_data[131:122];
  assign celloutsig_0_20z = ^ in_data[25:22];
  assign celloutsig_1_12z = ^ { in_data[163:135], celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_7z[3:1], celloutsig_0_6z[3:1], celloutsig_0_6z[1] } >>> { celloutsig_0_3z[8:4], celloutsig_0_3z[4], celloutsig_0_3z[4] };
  assign celloutsig_1_3z = { celloutsig_1_0z[4:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } ~^ { in_data[98], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_3z[8:4], celloutsig_0_3z[4], celloutsig_0_3z[4], celloutsig_0_3z[5], celloutsig_0_3z[6] } ^ in_data[79:71];
  assign celloutsig_0_7z = { in_data[4], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } ^ { celloutsig_0_3z[4], celloutsig_0_3z[4], celloutsig_0_3z[4], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_4z } ^ { celloutsig_0_3z[8:4], celloutsig_0_3z[4], celloutsig_0_3z[4], celloutsig_0_3z[5], celloutsig_0_3z[6], celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_10z[4:0], celloutsig_0_1z, celloutsig_0_9z } ^ celloutsig_0_8z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_21z = 17'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_21z = { celloutsig_0_3z[7:4], celloutsig_0_3z[4], celloutsig_0_3z[4], celloutsig_0_3z[5], celloutsig_0_3z[6], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_8z };
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 13'h0000;
    else if (clkin_data[0]) celloutsig_1_5z = { in_data[141:131], celloutsig_1_1z, celloutsig_1_1z };
  assign { celloutsig_0_3z[5:4], celloutsig_0_3z[8:6] } = ~ { celloutsig_0_2z, celloutsig_0_1z, in_data[42:41], celloutsig_0_0z };
  assign { celloutsig_0_6z[3], celloutsig_0_6z[1], celloutsig_0_6z[2] } = ~ { celloutsig_0_3z[6], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_3z[3:0] = { celloutsig_0_3z[4], celloutsig_0_3z[4], celloutsig_0_3z[5], celloutsig_0_3z[6] };
  assign celloutsig_0_6z[0] = celloutsig_0_6z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
