Simulation started at 17:53:13-08/24/17
Testing output ports reset value...
Output ports reset value has been passed.
Testing a time pulse of 0ms...
The time pulse of 5 test has been passed.
Testing a time pulse of 5ms...
The time pulse of 6 test has been passed.
Testing a time pulse of 6ms...
The time pulse of 7 test has been passed.
Testing a time pulse of 7ms...
The time pulse of 8 test has been passed.
Testing a time pulse of 8ms...
The time pulse of 9 test has been passed.
Testing a time pulse of 9ms...
The time pulse of 10 test has been passed.
Simulation finished at 17:53:54-08/24/17
