From 1ca080c13271effc7c4339242797eaa096fd0117 Mon Sep 17 00:00:00 2001
From: Saurabh Sengar <saurabh.singh@xilinx.com>
Date: Mon, 21 Aug 2017 14:20:33 +0530
Subject: [PATCH 339/532] drm: xilinx: sdi: Adding transport support in st352
 payload calculation

commit f0d9d308a7035c8ce3faca581a9684285113cd83 from
https://github.com/Xilinx/linux-xlnx.git

Setting 7th bit of byte 2 as per st352 spec for 1125 vertical display.

Signed-off-by: Saurabh Sengar <saurabhs@xilinx.com>
Reviewed-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_sdi.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_sdi.c b/drivers/gpu/drm/xilinx/xilinx_drm_sdi.c
index 04e380d..3daaaaa 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_sdi.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_sdi.c
@@ -106,6 +106,7 @@
 #define PIXELS_PER_CLK				2
 #define XSDI_CH_SHIFT				29
 #define XST352_PROG_SHIFT			6
+#define XST352_TRANS_SHIFT			7
 #define XST352_2048_SHIFT			BIT(6)
 #define ST352_BYTE3				0x00
 #define ST352_BYTE4				0x01
@@ -926,6 +927,8 @@ static u32 xilinx_sdi_calc_st352_payld(struct xilinx_sdi *sdi,
 	is_p = !(mode->flags & DRM_MODE_FLAG_INTERLACE);
 	smpl_r = xlnx_sdi_modes[id].st352_byt2[is_frac];
 	byt2 = (is_p << XST352_PROG_SHIFT) | smpl_r;
+	if (mode->vtotal >= 1125)
+		byt2 |= (is_p << XST352_TRANS_SHIFT);
 	/* byte 1 calculation */
 	byt1 = xlnx_sdi_modes[id].st352_byt1[sdi_mode];
 
-- 
2.7.4

