{
    "id": "1567141323",
    "title": "Verification of the generic architecture of a memory circuit using parametric timed automata",
    "venue": "formal modeling and analysis of timed systems",
    "year": 2006,
    "authors": [
        {
            "name": "Remy Chevallier",
            "id": "2045717634",
            "org": "STMicroelectronics, FTM, Central R&D, Crolles, France#TAB#"
        },
        {
            "name": "Emmanuelle Encrenaz-Tiphene",
            "id": "113684578",
            "org": "LSV - CNRS, ENS de Cachan, France#TAB#"
        },
        {
            "name": "Laurent Fribourg",
            "id": "2174733251",
            "org": "LSV - CNRS, ENS de Cachan, France#TAB#"
        },
        {
            "name": "Weiwen Xu",
            "id": "2319322680",
            "org": "LSV - CNRS, ENS de Cachan, France#TAB#"
        }
    ],
    "fields_of_study": [
        "Asynchronous communication",
        "Asynchronous circuit",
        "Theoretical computer science",
        "Formal methods",
        "Model checking",
        "Memory architecture",
        "Parametric statistics",
        "Correctness",
        "Architecture",
        "Computer science",
        "Real-time computing"
    ],
    "references": [
        "79684040",
        "1482233117",
        "1543010140",
        "1555915743",
        "1556566737",
        "1637976039",
        "1774989331",
        "1993264422",
        "2000257128",
        "2000947342",
        "2023499821",
        "2043100293",
        "2101508170",
        "2136545402"
    ]
}