Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:57:42 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -file ./report/rendering_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          165         
TIMING-18  Warning   Missing input or output delay  135         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (106)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (106)
--------------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.406    -4740.778                  11537                28909        0.098        0.000                      0                28909        1.520        0.000                       0                 15205  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.406    -4740.778                  11537                28909        0.098        0.000                      0                28909        1.520        0.000                       0                 15205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        11537  Failing Endpoints,  Worst Slack       -1.406ns,  Total Violation    -4740.778ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_1/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.754ns (28.003%)  route 4.510ns (71.997%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          1.109     6.383    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.507 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__10_i_1/O
                         net (fo=5, routed)           0.729     7.237    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_69
    SLICE_X76Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X76Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_1/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X76Y31         FDRE (Setup_fdre_C_D)       -0.058     5.831    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_1
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                 -1.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln233_1_reg_198_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/indvar_flatten6_fu_50_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln233_1_reg_198_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln233_1_reg_198_reg[11]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln233_1_reg_198[11]
    SLICE_X22Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/indvar_flatten6_fu_50_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X22Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/indvar_flatten6_fu_50_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/indvar_flatten6_fu_50_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y3   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK



