Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 12 00:40:11 2023
| Host         : DESKTOP-SM4QN4U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.296        0.000                      0                  187        0.178        0.000                      0                  187        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.296        0.000                      0                  112        0.178        0.000                      0                  112        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.270        0.000                      0                   75        0.394        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 nolabel_line73/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.392ns  (logic 2.267ns (35.468%)  route 4.125ns (64.533%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     5.594 f  nolabel_line73/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.165     6.759    nolabel_line73/y_ball_reg_reg[9]_0[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I1_O)        0.152     6.911 r  nolabel_line73/sq_ball_on0_carry_i_10/O
                         net (fo=4, routed)           0.723     7.634    nolabel_line73/sq_ball_on0_carry_i_10_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.326     7.960 r  nolabel_line73/x_delta_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.960    nolabel_line73/x_delta_next3_carry_i_3_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.336 r  nolabel_line73/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.336    nolabel_line73/x_delta_next3_carry_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.590 r  nolabel_line73/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.690     9.280    nolabel_line73/x_delta_next310_in
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.367     9.647 f  nolabel_line73/r_p2_dig0[3]_i_3/O
                         net (fo=3, routed)           0.465    10.112    nolabel_line73/r_p2_dig0[3]_i_3_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    10.236 f  nolabel_line73/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.605    10.841    nolabel_line73/E[0]
    SLICE_X8Y21          LUT4 (Prop_lut4_I3_O)        0.150    10.991 r  nolabel_line73/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.477    11.468    nolabel_line73_n_29
    SLICE_X8Y20          FDCE                                         r  state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  state_reg_reg[0]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X8Y20          FDCE (Setup_fdce_C_D)       -0.255    14.764    state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 nolabel_line73/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/r_p2_dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 2.241ns (34.873%)  route 4.185ns (65.127%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     5.594 f  nolabel_line73/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.165     6.759    nolabel_line73/y_ball_reg_reg[9]_0[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I1_O)        0.152     6.911 r  nolabel_line73/sq_ball_on0_carry_i_10/O
                         net (fo=4, routed)           0.723     7.634    nolabel_line73/sq_ball_on0_carry_i_10_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.326     7.960 r  nolabel_line73/x_delta_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.960    nolabel_line73/x_delta_next3_carry_i_3_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.336 r  nolabel_line73/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.336    nolabel_line73/x_delta_next3_carry_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.590 f  nolabel_line73/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.690     9.280    nolabel_line73/x_delta_next310_in
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.367     9.647 r  nolabel_line73/r_p2_dig0[3]_i_3/O
                         net (fo=3, routed)           0.465    10.112    nolabel_line73/r_p2_dig0[3]_i_3_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  nolabel_line73/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.763    10.999    nolabel_line86/E[0]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.123 r  nolabel_line86/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.379    11.502    nolabel_line86/p2_dig1_next
    SLICE_X4Y24          FDCE                                         r  nolabel_line86/r_p2_dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.500    14.841    nolabel_line86/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line86/r_p2_dig1_reg[0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.861    nolabel_line86/r_p2_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 nolabel_line73/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/r_p2_dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 2.241ns (34.873%)  route 4.185ns (65.127%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     5.594 f  nolabel_line73/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.165     6.759    nolabel_line73/y_ball_reg_reg[9]_0[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I1_O)        0.152     6.911 r  nolabel_line73/sq_ball_on0_carry_i_10/O
                         net (fo=4, routed)           0.723     7.634    nolabel_line73/sq_ball_on0_carry_i_10_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.326     7.960 r  nolabel_line73/x_delta_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.960    nolabel_line73/x_delta_next3_carry_i_3_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.336 r  nolabel_line73/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.336    nolabel_line73/x_delta_next3_carry_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.590 f  nolabel_line73/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.690     9.280    nolabel_line73/x_delta_next310_in
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.367     9.647 r  nolabel_line73/r_p2_dig0[3]_i_3/O
                         net (fo=3, routed)           0.465    10.112    nolabel_line73/r_p2_dig0[3]_i_3_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  nolabel_line73/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.763    10.999    nolabel_line86/E[0]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.123 r  nolabel_line86/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.379    11.502    nolabel_line86/p2_dig1_next
    SLICE_X4Y24          FDCE                                         r  nolabel_line86/r_p2_dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.500    14.841    nolabel_line86/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line86/r_p2_dig1_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.861    nolabel_line86/r_p2_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 nolabel_line73/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/r_p2_dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 2.241ns (34.873%)  route 4.185ns (65.127%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     5.594 f  nolabel_line73/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.165     6.759    nolabel_line73/y_ball_reg_reg[9]_0[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I1_O)        0.152     6.911 r  nolabel_line73/sq_ball_on0_carry_i_10/O
                         net (fo=4, routed)           0.723     7.634    nolabel_line73/sq_ball_on0_carry_i_10_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.326     7.960 r  nolabel_line73/x_delta_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.960    nolabel_line73/x_delta_next3_carry_i_3_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.336 r  nolabel_line73/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.336    nolabel_line73/x_delta_next3_carry_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.590 f  nolabel_line73/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.690     9.280    nolabel_line73/x_delta_next310_in
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.367     9.647 r  nolabel_line73/r_p2_dig0[3]_i_3/O
                         net (fo=3, routed)           0.465    10.112    nolabel_line73/r_p2_dig0[3]_i_3_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  nolabel_line73/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.763    10.999    nolabel_line86/E[0]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.123 r  nolabel_line86/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.379    11.502    nolabel_line86/p2_dig1_next
    SLICE_X4Y24          FDCE                                         r  nolabel_line86/r_p2_dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.500    14.841    nolabel_line86/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line86/r_p2_dig1_reg[2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.861    nolabel_line86/r_p2_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 nolabel_line73/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/r_p2_dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 2.241ns (34.873%)  route 4.185ns (65.127%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.518     5.594 f  nolabel_line73/y_ball_reg_reg[0]/Q
                         net (fo=21, routed)          1.165     6.759    nolabel_line73/y_ball_reg_reg[9]_0[0]
    SLICE_X9Y16          LUT4 (Prop_lut4_I1_O)        0.152     6.911 r  nolabel_line73/sq_ball_on0_carry_i_10/O
                         net (fo=4, routed)           0.723     7.634    nolabel_line73/sq_ball_on0_carry_i_10_n_0
    SLICE_X6Y14          LUT5 (Prop_lut5_I3_O)        0.326     7.960 r  nolabel_line73/x_delta_next3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.960    nolabel_line73/x_delta_next3_carry_i_3_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.336 r  nolabel_line73/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.336    nolabel_line73/x_delta_next3_carry_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.590 f  nolabel_line73/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.690     9.280    nolabel_line73/x_delta_next310_in
    SLICE_X8Y18          LUT6 (Prop_lut6_I4_O)        0.367     9.647 r  nolabel_line73/r_p2_dig0[3]_i_3/O
                         net (fo=3, routed)           0.465    10.112    nolabel_line73/r_p2_dig0[3]_i_3_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.124    10.236 r  nolabel_line73/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.763    10.999    nolabel_line86/E[0]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.123 r  nolabel_line86/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.379    11.502    nolabel_line86/p2_dig1_next
    SLICE_X4Y24          FDCE                                         r  nolabel_line86/r_p2_dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.500    14.841    nolabel_line86/CLK
    SLICE_X4Y24          FDCE                                         r  nolabel_line86/r_p2_dig1_reg[3]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.861    nolabel_line86/r_p2_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -11.502    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 nolabel_line73/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.280ns (36.071%)  route 4.041ns (63.929%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.478     5.554 r  nolabel_line73/x_ball_reg_reg[1]/Q
                         net (fo=20, routed)          1.218     6.772    nolabel_line73/x_ball_reg_reg[9]_0[1]
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.321     7.093 r  nolabel_line73/i__carry_i_11/O
                         net (fo=4, routed)           0.833     7.926    nolabel_line73/x_ball_reg_reg[4]_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I2_O)        0.328     8.254 r  nolabel_line73/i__carry_i_6/O
                         net (fo=1, routed)           0.000     8.254    nolabel_line73/i__carry_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.634 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.634    nolabel_line73/sq_ball_on2_inferred__0/i__carry_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.888 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.564     9.452    nolabel_line73/sq_ball_on2
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.367     9.819 f  nolabel_line73/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.814    10.633    vga_unit/rgb_reg_reg[11]
    SLICE_X3Y20          LUT5 (Prop_lut5_I3_O)        0.152    10.785 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.612    11.397    rgb_next[11]
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)       -0.249    14.825    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 nolabel_line73/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 2.280ns (36.088%)  route 4.038ns (63.912%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.478     5.554 r  nolabel_line73/x_ball_reg_reg[1]/Q
                         net (fo=20, routed)          1.218     6.772    nolabel_line73/x_ball_reg_reg[9]_0[1]
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.321     7.093 r  nolabel_line73/i__carry_i_11/O
                         net (fo=4, routed)           0.833     7.926    nolabel_line73/x_ball_reg_reg[4]_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I2_O)        0.328     8.254 r  nolabel_line73/i__carry_i_6/O
                         net (fo=1, routed)           0.000     8.254    nolabel_line73/i__carry_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.634 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.634    nolabel_line73/sq_ball_on2_inferred__0/i__carry_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.888 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.564     9.452    nolabel_line73/sq_ball_on2
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.367     9.819 f  nolabel_line73/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.814    10.633    vga_unit/rgb_reg_reg[11]
    SLICE_X3Y20          LUT5 (Prop_lut5_I3_O)        0.152    10.785 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.609    11.394    rgb_next[11]
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)       -0.245    14.829    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 nolabel_line73/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.399ns  (logic 2.252ns (35.196%)  route 4.147ns (64.804%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.478     5.554 r  nolabel_line73/x_ball_reg_reg[1]/Q
                         net (fo=20, routed)          1.218     6.772    nolabel_line73/x_ball_reg_reg[9]_0[1]
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.321     7.093 r  nolabel_line73/i__carry_i_11/O
                         net (fo=4, routed)           0.833     7.926    nolabel_line73/x_ball_reg_reg[4]_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I2_O)        0.328     8.254 r  nolabel_line73/i__carry_i_6/O
                         net (fo=1, routed)           0.000     8.254    nolabel_line73/i__carry_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.634 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.634    nolabel_line73/sq_ball_on2_inferred__0/i__carry_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.888 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.564     9.452    nolabel_line73/sq_ball_on2
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.367     9.819 f  nolabel_line73/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.814    10.633    vga_unit/rgb_reg_reg[11]
    SLICE_X3Y20          LUT5 (Prop_lut5_I3_O)        0.124    10.757 r  vga_unit/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.718    11.475    rgb_next[10]
    SLICE_X3Y20          FDCE                                         r  rgb_reg_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)       -0.058    15.016    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 nolabel_line73/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.252ns (36.268%)  route 3.957ns (63.732%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.478     5.554 r  nolabel_line73/x_ball_reg_reg[1]/Q
                         net (fo=20, routed)          1.218     6.772    nolabel_line73/x_ball_reg_reg[9]_0[1]
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.321     7.093 r  nolabel_line73/i__carry_i_11/O
                         net (fo=4, routed)           0.833     7.926    nolabel_line73/x_ball_reg_reg[4]_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I2_O)        0.328     8.254 r  nolabel_line73/i__carry_i_6/O
                         net (fo=1, routed)           0.000     8.254    nolabel_line73/i__carry_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.634 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.634    nolabel_line73/sq_ball_on2_inferred__0/i__carry_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.888 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.564     9.452    nolabel_line73/sq_ball_on2
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.367     9.819 f  nolabel_line73/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.814    10.633    vga_unit/rgb_reg_reg[11]
    SLICE_X3Y20          LUT5 (Prop_lut5_I3_O)        0.124    10.757 r  vga_unit/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.528    11.286    rgb_next[10]
    SLICE_X3Y20          FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)       -0.081    14.993    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 nolabel_line73/x_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.252ns (36.268%)  route 3.957ns (63.732%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.555     5.076    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/x_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDCE (Prop_fdce_C_Q)         0.478     5.554 r  nolabel_line73/x_ball_reg_reg[1]/Q
                         net (fo=20, routed)          1.218     6.772    nolabel_line73/x_ball_reg_reg[9]_0[1]
    SLICE_X8Y18          LUT5 (Prop_lut5_I3_O)        0.321     7.093 r  nolabel_line73/i__carry_i_11/O
                         net (fo=4, routed)           0.833     7.926    nolabel_line73/x_ball_reg_reg[4]_0
    SLICE_X6Y21          LUT4 (Prop_lut4_I2_O)        0.328     8.254 r  nolabel_line73/i__carry_i_6/O
                         net (fo=1, routed)           0.000     8.254    nolabel_line73/i__carry_i_6_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.634 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.634    nolabel_line73/sq_ball_on2_inferred__0/i__carry_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.888 r  nolabel_line73/sq_ball_on2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.564     9.452    nolabel_line73/sq_ball_on2
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.367     9.819 f  nolabel_line73/rgb_reg[11]_i_5/O
                         net (fo=3, routed)           0.814    10.633    vga_unit/rgb_reg_reg[11]
    SLICE_X3Y20          LUT5 (Prop_lut5_I3_O)        0.124    10.757 r  vga_unit/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.528    11.286    rgb_next[10]
    SLICE_X3Y20          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)       -0.061    15.013    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line86/r_p1_dig0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/r_p1_dig0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.466    nolabel_line86/CLK
    SLICE_X4Y22          FDCE                                         r  nolabel_line86/r_p1_dig0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line86/r_p1_dig0_reg[1]/Q
                         net (fo=5, routed)           0.109     1.716    nolabel_line86/num0[1]
    SLICE_X5Y22          LUT3 (Prop_lut3_I1_O)        0.048     1.764 r  nolabel_line86/r_p1_dig0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    nolabel_line86/r_p1_dig0[2]_i_1_n_0
    SLICE_X5Y22          FDCE                                         r  nolabel_line86/r_p1_dig0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    nolabel_line86/CLK
    SLICE_X5Y22          FDCE                                         r  nolabel_line86/r_p1_dig0_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X5Y22          FDCE (Hold_fdce_C_D)         0.107     1.586    nolabel_line86/r_p1_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line86/r_p1_dig0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/r_p1_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.132%)  route 0.120ns (38.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.466    nolabel_line86/CLK
    SLICE_X5Y22          FDCE                                         r  nolabel_line86/r_p1_dig0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line86/r_p1_dig0_reg[0]/Q
                         net (fo=6, routed)           0.120     1.727    nolabel_line86/num0[0]
    SLICE_X4Y22          LUT4 (Prop_lut4_I2_O)        0.048     1.775 r  nolabel_line86/r_p1_dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.775    nolabel_line86/r_p1_dig0[3]_i_2_n_0
    SLICE_X4Y22          FDCE                                         r  nolabel_line86/r_p1_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    nolabel_line86/CLK
    SLICE_X4Y22          FDCE                                         r  nolabel_line86/r_p1_dig0_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.107     1.586    nolabel_line86/r_p1_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/pulser_inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.128     1.598 f  reset_btn/pulser_inst/state_reg/Q
                         net (fo=1, routed)           0.054     1.653    reset_btn/deb_inst/p_0_in[0]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.099     1.752 r  reset_btn/deb_inst/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.752    reset_btn/pulser_inst/btn_out_reg_0
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.856     1.983    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.091     1.561    reset_btn/pulser_inst/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/pulser_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.334%)  route 0.122ns (42.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.466    start_btn/deb_inst/CLK
    SLICE_X6Y21          FDRE                                         r  start_btn/deb_inst/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  start_btn/deb_inst/r3_reg/Q
                         net (fo=2, routed)           0.122     1.752    start_btn/pulser_inst/debounced_btn
    SLICE_X7Y21          FDRE                                         r  start_btn/pulser_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.852     1.979    start_btn/pulser_inst/CLK
    SLICE_X7Y21          FDRE                                         r  start_btn/pulser_inst/state_reg/C
                         clock pessimism             -0.500     1.479    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.075     1.554    start_btn/pulser_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nolabel_line86/r_p1_dig0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/r_p1_dig0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.466    nolabel_line86/CLK
    SLICE_X5Y22          FDCE                                         r  nolabel_line86/r_p1_dig0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  nolabel_line86/r_p1_dig0_reg[0]/Q
                         net (fo=6, routed)           0.120     1.727    nolabel_line86/num0[0]
    SLICE_X4Y22          LUT4 (Prop_lut4_I3_O)        0.045     1.772 r  nolabel_line86/r_p1_dig0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    nolabel_line86/r_p1_dig0[1]_i_1_n_0
    SLICE_X4Y22          FDCE                                         r  nolabel_line86/r_p1_dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.851     1.978    nolabel_line86/CLK
    SLICE_X4Y22          FDCE                                         r  nolabel_line86/r_p1_dig0_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.091     1.570    nolabel_line86/r_p1_dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/deb_inst/r3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.583     1.466    start_btn/deb_inst/CLK
    SLICE_X6Y21          FDRE                                         r  start_btn/deb_inst/r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  start_btn/deb_inst/r2_reg/Q
                         net (fo=1, routed)           0.110     1.740    start_btn/deb_inst/r2_reg_n_0
    SLICE_X6Y21          FDRE                                         r  start_btn/deb_inst/r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.852     1.979    start_btn/deb_inst/CLK
    SLICE_X6Y21          FDRE                                         r  start_btn/deb_inst/r3_reg/C
                         clock pessimism             -0.513     1.466    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.063     1.529    start_btn/deb_inst/r3_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 reset_btn/deb_inst/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/pulser_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.203%)  route 0.169ns (50.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/deb_inst/CLK
    SLICE_X2Y19          FDRE                                         r  reset_btn/deb_inst/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  reset_btn/deb_inst/r3_reg/Q
                         net (fo=2, routed)           0.169     1.803    reset_btn/pulser_inst/debounced_btn
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.856     1.983    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/state_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.075     1.559    reset_btn/pulser_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/deb_inst/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.314%)  route 0.209ns (59.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.584     1.467    start_btn/deb_inst/CLK
    SLICE_X5Y20          FDRE                                         r  start_btn/deb_inst/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  start_btn/deb_inst/r1_reg/Q
                         net (fo=1, routed)           0.209     1.817    start_btn/deb_inst/r1_reg_n_0
    SLICE_X6Y21          FDRE                                         r  start_btn/deb_inst/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.852     1.979    start_btn/deb_inst/CLK
    SLICE_X6Y21          FDRE                                         r  start_btn/deb_inst/r2_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.059     1.539    start_btn/deb_inst/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/x_ball_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.279ns (70.370%)  route 0.117ns (29.630%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X8Y20          FDCE                                         r  state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.164     1.604 f  state_reg_reg[0]/Q
                         net (fo=45, routed)          0.117     1.722    nolabel_line73/state_reg
    SLICE_X9Y20          LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  nolabel_line73/x_ball_next_carry__0_i_8/O
                         net (fo=1, routed)           0.000     1.767    nolabel_line73/x_ball_next_carry__0_i_8_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.837 r  nolabel_line73/x_ball_next_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.837    nolabel_line73/x_ball_next_carry__0_n_7
    SLICE_X9Y20          FDCE                                         r  nolabel_line73/x_ball_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.825     1.952    nolabel_line73/CLK
    SLICE_X9Y20          FDCE                                         r  nolabel_line73/x_ball_reg_reg[5]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X9Y20          FDCE (Hold_fdce_C_D)         0.105     1.558    nolabel_line73/x_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.585     1.468    genblk1[0].fdiv/CLK
    SLICE_X4Y30          FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.185     1.794    genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X4Y30          LUT1 (Prop_lut1_I0_O)        0.045     1.839 r  genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.839    genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     1.981    genblk1[0].fdiv/CLK
    SLICE_X4Y30          FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.091     1.559    genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y30    genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y21    nolabel_line73/x_ball_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y21    nolabel_line73/x_ball_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y19    nolabel_line73/x_ball_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y19    nolabel_line73/x_ball_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y19    nolabel_line73/x_ball_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y20    nolabel_line73/x_ball_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y20    nolabel_line73/x_ball_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y20    nolabel_line73/x_ball_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y30    genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    nolabel_line73/x_ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y21    nolabel_line73/x_ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y21    nolabel_line73/x_ball_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y17    nolabel_line73/y_ball_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y17    nolabel_line73/y_ball_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    nolabel_line73/y_ball_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    nolabel_line86/r_p1_dig0_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line86/r_p1_dig0_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    nolabel_line86/r_p1_dig0_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    nolabel_line73/x_ball_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    nolabel_line73/x_ball_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    nolabel_line73/x_ball_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    nolabel_line73/x_ball_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    nolabel_line73/x_ball_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    nolabel_line73/x_ball_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y20    nolabel_line73/x_ball_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   nolabel_line73/y_delta_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y22    nolabel_line86/r_p1_dig0_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line86/r_p1_dig0_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/x_delta_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.456ns (20.087%)  route 1.814ns (79.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.814     7.417    nolabel_line73/AR[0]
    SLICE_X10Y20         FDCE                                         f  nolabel_line73/x_delta_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440    14.781    nolabel_line73/CLK
    SLICE_X10Y20         FDCE                                         r  nolabel_line73/x_delta_reg_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDCE (Recov_fdce_C_CLR)     -0.319    14.687    nolabel_line73/x_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.270ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/y_delta_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.456ns (20.087%)  route 1.814ns (79.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.814     7.417    nolabel_line73/AR[0]
    SLICE_X10Y20         FDCE                                         f  nolabel_line73/y_delta_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.440    14.781    nolabel_line73/CLK
    SLICE_X10Y20         FDCE                                         r  nolabel_line73/y_delta_reg_reg[9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         FDCE (Recov_fdce_C_CLR)     -0.319    14.687    nolabel_line73/y_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -7.417    
  -------------------------------------------------------------------
                         slack                                  7.270    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/x_ball_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.555%)  route 1.660ns (78.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.660     7.263    nolabel_line73/AR[0]
    SLICE_X9Y21          FDCE                                         f  nolabel_line73/x_ball_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.438    14.779    nolabel_line73/CLK
    SLICE_X9Y21          FDCE                                         r  nolabel_line73/x_ball_reg_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    14.599    nolabel_line73/x_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.380ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/x_ball_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.555%)  route 1.660ns (78.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.660     7.263    nolabel_line73/AR[0]
    SLICE_X8Y21          FDCE                                         f  nolabel_line73/x_ball_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.438    14.779    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/x_ball_reg_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y21          FDCE (Recov_fdce_C_CLR)     -0.361    14.643    nolabel_line73/x_ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.380    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/x_ball_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.555%)  route 1.660ns (78.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.660     7.263    nolabel_line73/AR[0]
    SLICE_X8Y21          FDCE                                         f  nolabel_line73/x_ball_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.438    14.779    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/x_ball_reg_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y21          FDCE (Recov_fdce_C_CLR)     -0.319    14.685    nolabel_line73/x_ball_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/y_ball_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.555%)  route 1.660ns (78.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.660     7.263    nolabel_line73/AR[0]
    SLICE_X8Y21          FDCE                                         f  nolabel_line73/y_ball_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.438    14.779    nolabel_line73/CLK
    SLICE_X8Y21          FDCE                                         r  nolabel_line73/y_ball_reg_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y21          FDCE (Recov_fdce_C_CLR)     -0.319    14.685    nolabel_line73/y_ball_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/x_ball_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.456ns (23.151%)  route 1.514ns (76.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.514     7.117    nolabel_line73/AR[0]
    SLICE_X9Y20          FDCE                                         f  nolabel_line73/x_ball_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    nolabel_line73/CLK
    SLICE_X9Y20          FDCE                                         r  nolabel_line73/x_ball_reg_reg[5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.600    nolabel_line73/x_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/x_ball_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.456ns (23.151%)  route 1.514ns (76.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.514     7.117    nolabel_line73/AR[0]
    SLICE_X9Y20          FDCE                                         f  nolabel_line73/x_ball_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    nolabel_line73/CLK
    SLICE_X9Y20          FDCE                                         r  nolabel_line73/x_ball_reg_reg[6]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.600    nolabel_line73/x_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/x_ball_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.456ns (23.151%)  route 1.514ns (76.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.514     7.117    nolabel_line73/AR[0]
    SLICE_X9Y20          FDCE                                         f  nolabel_line73/x_ball_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    nolabel_line73/CLK
    SLICE_X9Y20          FDCE                                         r  nolabel_line73/x_ball_reg_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.600    nolabel_line73/x_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line73/x_ball_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.456ns (23.151%)  route 1.514ns (76.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.626     5.147    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          1.514     7.117    nolabel_line73/AR[0]
    SLICE_X9Y20          FDCE                                         f  nolabel_line73/x_ball_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.439    14.780    nolabel_line73/CLK
    SLICE_X9Y20          FDCE                                         r  nolabel_line73/x_ball_reg_reg[8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.600    nolabel_line73/x_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  7.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.255%)  route 0.201ns (58.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.201     1.812    reset
    SLICE_X2Y18          FDCE                                         f  rgb_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.418    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.255%)  route 0.201ns (58.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.201     1.812    reset
    SLICE_X2Y18          FDCE                                         f  rgb_reg_reg[8]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  rgb_reg_reg[8]_lopt_replica/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.418    rgb_reg_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.255%)  route 0.201ns (58.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.201     1.812    vga_unit/AR[0]
    SLICE_X3Y18          FDCE                                         f  vga_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    vga_unit/CLK
    SLICE_X3Y18          FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    vga_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_sync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.255%)  route 0.201ns (58.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.201     1.812    vga_unit/AR[0]
    SLICE_X3Y18          FDCE                                         f  vga_unit/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.857     1.984    vga_unit/CLK
    SLICE_X3Y18          FDCE                                         r  vga_unit/v_sync_reg_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X3Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.393    vga_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.460%)  route 0.246ns (63.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.246     1.857    vga_unit/AR[0]
    SLICE_X2Y17          FDCE                                         f  vga_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.858     1.985    vga_unit/CLK
    SLICE_X2Y17          FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.419    vga_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.460%)  route 0.246ns (63.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.246     1.857    vga_unit/AR[0]
    SLICE_X2Y17          FDCE                                         f  vga_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.858     1.985    vga_unit/CLK
    SLICE_X2Y17          FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          FDCE (Remov_fdce_C_CLR)     -0.067     1.419    vga_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.071%)  route 0.261ns (64.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.261     1.872    vga_unit/AR[0]
    SLICE_X3Y16          FDCE                                         f  vga_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    vga_unit/CLK
    SLICE_X3Y16          FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    vga_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.071%)  route 0.261ns (64.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.261     1.872    vga_unit/AR[0]
    SLICE_X3Y16          FDCE                                         f  vga_unit/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    vga_unit/CLK
    SLICE_X3Y16          FDCE                                         r  vga_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    vga_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.071%)  route 0.261ns (64.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.261     1.872    vga_unit/AR[0]
    SLICE_X3Y16          FDCE                                         f  vga_unit/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     1.986    vga_unit/CLK
    SLICE_X3Y16          FDCE                                         r  vga_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X3Y16          FDCE (Remov_fdce_C_CLR)     -0.092     1.395    vga_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/r_25MHz_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.930%)  route 0.275ns (66.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.587     1.470    reset_btn/pulser_inst/CLK
    SLICE_X1Y19          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=95, routed)          0.275     1.886    vga_unit/AR[0]
    SLICE_X1Y15          FDCE                                         f  vga_unit/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.860     1.987    vga_unit/CLK
    SLICE_X1Y15          FDCE                                         r  vga_unit/r_25MHz_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y15          FDCE (Remov_fdce_C_CLR)     -0.092     1.396    vga_unit/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.490    





