# Generated by Yosys 0.8+463 (git sha1 5772732a, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model top
.inputs CLK_16MHZ PIN_1 PIN_4 PIN_5 PIN_6 PIN_7
.outputs PIN_2 PIN_3 PIN_4 PIN_5 PIN_6 PIN_7 LED
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$9753$new_n819_ I1=$abc$9753$new_n818_ I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[2]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[2] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[2] O=$abc$9753$new_n818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[2] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[2] O=$abc$9753$new_n819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[2] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n823_ I1=$abc$9753$new_n822_ I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[3]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[3] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[3] O=$abc$9753$new_n822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[3] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[3] O=$abc$9753$new_n823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[3] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4104[0]_new_inv_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4104[1]_new_inv_ I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[4]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[4] I2=$abc$9753$new_n690_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[4] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4104[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[4] I1=$abc$9753$new_n688_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[4] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4104[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[4] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n831_ I1=$abc$9753$new_n830_ I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[5]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[5] I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[5] O=$abc$9753$new_n830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$9753$new_n690_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[5] I2=$abc$9753$new_n688_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[5] O=$abc$9753$new_n831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[5] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n835_ I1=$abc$9753$new_n834_ I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[6]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$9753$new_n690_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[6] I2=$abc$9753$new_n688_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[6] O=$abc$9753$new_n834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[6] I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[6] O=$abc$9753$new_n835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[6] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n839_ I1=$abc$9753$new_n838_ I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[7]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$9753$new_n690_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[7] I2=$abc$9753$new_n688_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[7] O=$abc$9753$new_n838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[7] I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[7] O=$abc$9753$new_n839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[7] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n842_ I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[0]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$new_n842_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr0_in[0] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[0] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n845_ I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[1]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$new_n845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr0_in[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[1] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n848_ I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[2]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$new_n848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr0_in[2] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[2] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n851_ I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[3]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$new_n851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr0_in[3] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[3] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n854_ I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[4]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$new_n854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr0_in[4] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[4] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n857_ I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[5]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$new_n857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr0_in[5] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[5] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n860_ I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[6]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$new_n860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr0_in[6] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[6] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n863_ I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[7]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$new_n863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr0_in[7] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[7] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$740_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n842_ I2=$abc$9753$new_n690_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[0]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr1_in[0] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[0] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n845_ I2=$abc$9753$new_n690_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[1]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr1_in[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[1] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n848_ I2=$abc$9753$new_n690_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[2]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr1_in[2] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[2] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n851_ I2=$abc$9753$new_n690_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[3]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr1_in[3] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[3] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n854_ I2=$abc$9753$new_n690_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[4]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr1_in[4] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[4] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n857_ I2=$abc$9753$new_n690_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[5]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr1_in[5] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[5] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n860_ I2=$abc$9753$new_n690_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[6]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr1_in[6] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[6] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I1=$abc$9753$new_n863_ I2=$abc$9753$new_n690_ I3=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[7]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000011011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.reg_intr1_in[7] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[7] I2=serial_test_inst.serial_fpga_inst.slv_wr_en I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$717_Y[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$9753$new_n883_ I1=$abc$9753$new_n882_ I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[0]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[0] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[0] O=$abc$9753$new_n882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[0] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[0] O=$abc$9753$new_n883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[0] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n887_ I1=$abc$9753$new_n886_ I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[1]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[1] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[1] O=$abc$9753$new_n886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[1] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[1] O=$abc$9753$new_n887_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[1] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n891_ I1=$abc$9753$new_n890_ I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[2]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[2] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[2] O=$abc$9753$new_n890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[2] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[2] O=$abc$9753$new_n891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[2] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n895_ I1=$abc$9753$new_n894_ I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[3]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[3] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[3] O=$abc$9753$new_n894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[3] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[3] O=$abc$9753$new_n895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[3] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n899_ I1=$abc$9753$new_n898_ I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[4]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[4] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[4] O=$abc$9753$new_n898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[4] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[4] O=$abc$9753$new_n899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[4] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n903_ I1=$abc$9753$new_n902_ I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[5]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[5] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[5] O=$abc$9753$new_n902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[5] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[5] O=$abc$9753$new_n903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[5] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$3779[0]_new_inv_ I1=$abc$9753$new_n906_ I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[6]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[6] I2=$abc$9753$new_n690_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[6] O=$abc$9753$new_n906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$9753$new_n688_ I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[6] I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[6] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$3779[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[6] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$new_n911_ I1=$abc$9753$new_n910_ I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[7]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[7] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[7] O=$abc$9753$new_n910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[7] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[7] O=$abc$9753$new_n911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[7] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[3] I1=serial_test_inst.serial_fpga_inst.serial_state[0] I2=$false I3=$false O=$abc$9753$new_n917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[2] I1=$abc$9753$new_n919_ I2=serial_test_inst.serial_fpga_inst.serial_state[3] I3=$false O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4195[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[1] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=$false I3=$false O=$abc$9753$new_n919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1096.$and$/usr/local/bin/../share/yosys/techmap.v:434$2161_Y_new_ I1=$abc$9753$new_n922_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[1]_new_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2280_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4219[3]_new_ I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$9753$new_n917_ O=$abc$9753$new_n922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.rnw_bit I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5815[1]_new_inv_ I3=$abc$9753$new_n926_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2280_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=serial_test_inst.serial_fpga_inst.serial_state[2] I2=$abc$9753$auto$opt_reduce.cc:132:opt_mux$1303_new_ I3=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4219[3]_new_ O=$abc$9753$new_n926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.rnw_bit I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I3=$false O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4219[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4236[1]_new_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4195[0]_new_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2282_Y[3]_new_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2280_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$227_Y_new_ I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8912[1]_new_inv_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$480.$and$/usr/local/bin/../share/yosys/techmap.v:434$3460_Y[0]_new_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$480.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3457_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_rd I1=serial_test_inst.serial_fpga_inst.serial_wr I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8488[1]_new_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$480.$and$/usr/local/bin/../share/yosys/techmap.v:434$3460_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8488[1]_new_ I1=serial_test_inst.serial_fpga_inst.serial_rd I2=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4879_new_inv_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$480.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3457_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8703[1]_new_inv_ I1=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$480.$and$/usr/local/bin/../share/yosys/techmap.v:434$3459_Y[1]_new_ I3=$false O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4879_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.addr_hit I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[0] O=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1566
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.addr_hit I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[0] O=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1570
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=reset I1=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 I2=$false I3=$false O=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1576
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2404[1]_new_inv_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2404[0]_new_inv_ I2=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2414[1]_new_inv_ I3=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2414[0]_new_inv_ O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$or$../../../serial_fpga/serial_fpga.v:456$176_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[3] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[2] I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[1] I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[0] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2404[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[7] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[6] I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[5] I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[4] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2404[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[3] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[2] I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[1] I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[0] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2414[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[7] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[6] I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[5] I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[4] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2414[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.addr_hit I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[0] O=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1472
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=reset I1=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1476 I2=$false I3=$false O=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1478
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.addr_hit I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[0] O=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1468
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=$abc$9753$auto$alumacc.cc:491:replace_alu$1340[4] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$655.$and$/usr/local/bin/../share/yosys/techmap.v:434$3149_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[0] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[1] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[2] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[3] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[4] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[5] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[6] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[7] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[0] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[1] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[2] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[3] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$new_n959_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[0] I2=$abc$9753$new_n574_ I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[0] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] I3=$false O=$abc$9753$new_n959_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9753$new_n959_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[1] I2=$abc$9753$new_n574_ I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[1] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$9753$new_n959_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[2] I2=$abc$9753$new_n574_ I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[2] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$9753$new_n959_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[3] I2=$abc$9753$new_n574_ I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[3] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$9753$new_n959_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[4] I2=$abc$9753$new_n574_ I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[4] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$9753$new_n959_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[5] I2=$abc$9753$new_n574_ I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[5] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$9753$new_n959_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[6] I2=$abc$9753$new_n574_ I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[6] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$9753$new_n959_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[7] I2=$abc$9753$new_n574_ I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[7] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_xferack_slave I2=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_xferack_slave I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$595.$and$/usr/local/bin/../share/yosys/techmap.v:434$3149_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe I1=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8703[1]_new_inv_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$533.$and$/usr/local/bin/../share/yosys/techmap.v:434$3149_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$227_Y_new_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8912[1]_new_inv_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$513.$and$/usr/local/bin/../share/yosys/techmap.v:434$3150_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8703[1]_new_inv_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$506.$and$/usr/local/bin/../share/yosys/techmap.v:434$3149_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=PIN_1 I1=$false I2=$false I3=$false O=$abc$9753$auto$ice40_ffinit.cc:140:execute$9742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9753$auto$ice40_ffinit.cc:141:execute$9747 I1=$false I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[7] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[6] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[5] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[4] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[2] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[0] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=reset I1=$false I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I1=$false I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[1] I1=$false I2=$false I3=$false O=$0\count[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=$false I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[7] I1=$false I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=count[3] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[4] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] I1=$false I2=$false I3=$false O=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I1=$false I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9361
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2282_Y[3]_new_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_ I3=$false O=$abc$9753$new_n993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$9753$new_n917_ I1=$abc$9753$new_n993_ I2=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4195[0]_new_ I3=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid O=$abc$9753$new_n994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000000101
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out I2=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4236[1]_new_ I3=$false O=$abc$9753$new_n995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=$abc$9753$new_n995_ I2=serial_test_inst.serial_fpga_inst.rnw_bit I3=$abc$9753$new_n994_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2280_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I2=$abc$9753$new_n571_ I3=reset O=$abc$9753$auto$fsm_map.cc:170:map_fsm$1502[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_xferack_slave I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_xferack_slave I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] I3=$false O=$abc$9753$new_n571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.pin_interrupt[3] I1=serial_test_inst.hba_gpio_inst.pin_interrupt[2] I2=serial_test_inst.hba_gpio_inst.pin_interrupt[1] I3=serial_test_inst.hba_gpio_inst.pin_interrupt[0] O=serial_test_inst.hba_gpio_inst.slave_interrupt
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0] I1=serial_test_inst.serial_fpga_inst.app_en_strobe I2=$abc$9753$new_n574_ I3=reset O=$abc$9753$auto$fsm_map.cc:170:map_fsm$1502[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] I2=$false I3=$false O=$abc$9753$new_n574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[0] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.addr_hit I2=reset I3=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[3] O=$abc$9753$auto$fsm_map.cc:170:map_fsm$1553[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.app_en_strobe I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0] I2=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997 I3=$false O=$abc$9753$auto$fsm_map.cc:170:map_fsm$1502[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_xferack_slave I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_xferack_slave I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] I3=reset O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I2=$false I3=$false O=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1476
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[0] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.addr_hit I2=reset I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[3] O=$abc$9753$auto$fsm_map.cc:170:map_fsm$1455[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$9753$new_n582_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[4] I2=$abc$9753$new_n587_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2346_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I2=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4236[1]_new_ I3=$false O=$abc$9753$new_n582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:353$166_Y_new_ I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5771[1]_new_inv_ I2=$false I3=$false O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4236[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[0] I1=serial_test_inst.serial_fpga_inst.transfer_num[1] I2=serial_test_inst.serial_fpga_inst.transfer_num[2] I3=serial_test_inst.serial_fpga_inst.transfer_num[3] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:353$166_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.serial_state[3] I3=serial_test_inst.serial_fpga_inst.serial_state[2] O=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5771[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[1] I1=serial_test_inst.serial_fpga_inst.serial_state[2] I2=serial_test_inst.serial_fpga_inst.serial_state[3] I3=serial_test_inst.serial_fpga_inst.serial_state[0] O=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[4] I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I2=$abc$9753$new_n589_ I3=$false O=$abc$9753$new_n587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:353$166_Y_new_ I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5771[1]_new_inv_ I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] I3=$false O=$abc$9753$new_n589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9753$new_n582_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[3] I2=$abc$9753$new_n591_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2345_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[3] I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I2=$abc$9753$new_n592_ I3=$false O=$abc$9753$new_n591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] I3=$false O=$abc$9753$new_n592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[0] I1=$abc$9753$new_n582_ I2=$abc$9753$new_n595_ I3=$abc$9753$new_n594_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2342_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[0] I2=$false I3=$false O=$abc$9753$new_n594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] I3=$false O=$abc$9753$new_n595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[1]_new_ I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$and$/usr/local/bin/../share/yosys/techmap.v:434$2341_Y[1]_new_inv_ I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2343_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:353$166_Y_new_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[0] I2=serial_test_inst.serial_fpga_inst.regaddr_byte[1] I3=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5771[1]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[1] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$and$/usr/local/bin/../share/yosys/techmap.v:434$2341_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[2] I1=$abc$9753$new_n582_ I2=$abc$9753$new_n601_ I3=$abc$9753$new_n600_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2344_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[2] I2=$false I3=$false O=$abc$9753$new_n600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] I3=$false O=$abc$9753$new_n601_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[5] I1=$abc$9753$new_n582_ I2=$abc$9753$new_n604_ I3=$abc$9753$new_n603_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2347_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[5] I2=$false I3=$false O=$abc$9753$new_n603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] I3=$false O=$abc$9753$new_n604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$and$/usr/local/bin/../share/yosys/techmap.v:434$2341_Y[6]_new_ I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[6]_new_inv_ I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2348_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[6] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$and$/usr/local/bin/../share/yosys/techmap.v:434$2341_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[6] I1=serial_test_inst.serial_fpga_inst.regaddr_byte[6] I2=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$eq$../../../serial_fpga/serial_fpga.v:353$166_Y_new_ I3=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5771[1]_new_inv_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I1=$abc$9753$new_n571_ I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$3754
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$9753$new_n582_ I1=serial_test_inst.serial_fpga_inst.regaddr_byte[7] I2=$abc$9753$new_n610_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2349_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[7] I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I2=$abc$9753$new_n611_ I3=$false O=$abc$9753$new_n610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] I3=$false O=$abc$9753$new_n611_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9753$new_n616_ I1=serial_test_inst.serial_fpga_inst.serial_wr I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ I3=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$3862[0]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1041.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2220_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$9753$auto$opt_reduce.cc:132:opt_mux$1303_new_ I1=serial_test_inst.serial_fpga_inst.serial_wr I2=$abc$9753$auto$opt_reduce.cc:132:opt_mux$1301_new_inv_ I3=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$3862[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[2] I2=serial_test_inst.serial_fpga_inst.serial_state[1] I3=serial_test_inst.serial_fpga_inst.serial_state[3] O=$abc$9753$auto$opt_reduce.cc:132:opt_mux$1301_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out I1=serial_test_inst.serial_fpga_inst.rnw_bit I2=$false I3=$false O=$abc$9753$new_n616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[3] I2=serial_test_inst.serial_fpga_inst.serial_state[2] I3=serial_test_inst.serial_fpga_inst.serial_state[1] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.rnw_bit I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1019.$and$/usr/local/bin/../share/yosys/techmap.v:434$2161_Y_new_ I3=$abc$9753$new_n619_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1019.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2162_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5815[1]_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5771[1]_new_inv_ I3=serial_test_inst.serial_fpga_inst.serial_rd O=$abc$9753$new_n619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[1] I1=serial_test_inst.serial_fpga_inst.serial_state[3] I2=serial_test_inst.serial_fpga_inst.serial_state[2] I3=serial_test_inst.serial_fpga_inst.serial_state[0] O=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5815[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.serial_state[2] I3=serial_test_inst.serial_fpga_inst.serial_state[3] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1019.$and$/usr/local/bin/../share/yosys/techmap.v:434$2161_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:362$168_Y[0] I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$921.$and$/usr/local/bin/../share/yosys/techmap.v:434$2369_Y[0]_new_ I3=$false O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4311
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[0] I1=$abc$9753$auto$wreduce.cc:454:run$1306[0] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$921.$and$/usr/local/bin/../share/yosys/techmap.v:434$2369_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$procmux$923_Y[1]_new_inv_ I1=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$921.$and$/usr/local/bin/../share/yosys/techmap.v:434$2368_Y[1]_new_ I3=$false O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4315
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[0] I1=serial_test_inst.serial_fpga_inst.transfer_num[1] I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$921.$and$/usr/local/bin/../share/yosys/techmap.v:434$2368_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[1] I1=serial_test_inst.serial_fpga_inst.cmd_byte[5] I2=serial_test_inst.serial_fpga_inst.cmd_byte[4] I3=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$procmux$923_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100001101010101
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:362$168_Y[2] I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$921.$and$/usr/local/bin/../share/yosys/techmap.v:434$2369_Y[2]_new_ I3=$false O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[2] I1=$abc$9753$auto$wreduce.cc:454:run$1306[2] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$921.$and$/usr/local/bin/../share/yosys/techmap.v:434$2369_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:362$168_Y[3] I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$921.$and$/usr/local/bin/../share/yosys/techmap.v:434$2369_Y[3]_new_ I3=$false O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4323
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.transfer_num[3] I1=$abc$9753$auto$wreduce.cc:454:run$1306[3] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I3=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$921.$and$/usr/local/bin/../share/yosys/techmap.v:434$2369_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I1=serial_test_inst.serial_fpga_inst.app_en_strobe I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5815[1]_new_inv_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1096.$and$/usr/local/bin/../share/yosys/techmap.v:434$2161_Y_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1096.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2162_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=serial_test_inst.serial_fpga_inst.rnw_bit I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1096.$and$/usr/local/bin/../share/yosys/techmap.v:434$2161_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4586[0]_new_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4586[1]_new_inv_ I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2196_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[0] I2=$abc$9753$auto$simplemap.cc:309:simplemap_lut$1833_new_ I3=serial_test_inst.serial_fpga_inst.regaddr_byte[0] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4586[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[2] I1=$abc$9753$auto$opt_reduce.cc:132:opt_mux$1303_new_ I2=$false I3=$false O=$abc$9753$auto$simplemap.cc:309:simplemap_lut$1833_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[3] I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.serial_state[0] I3=$false O=$abc$9753$auto$opt_reduce.cc:132:opt_mux$1303_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[2] I2=serial_test_inst.serial_fpga_inst.serial_state[3] I3=serial_test_inst.serial_fpga_inst.serial_state[1] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[0] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[0] I2=$abc$9753$new_n616_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4586[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4591[0]_new_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4591[1]_new_inv_ I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2197_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[1] I2=$abc$9753$auto$simplemap.cc:309:simplemap_lut$1833_new_ I3=serial_test_inst.serial_fpga_inst.regaddr_byte[1] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4591[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[1] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[1] I2=$abc$9753$new_n616_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4591[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[2] I2=$abc$9753$new_n643_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2198_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[2] I1=$abc$9753$auto$simplemap.cc:309:simplemap_lut$1833_new_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2282_Y[3]_new_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$and$/usr/local/bin/../share/yosys/techmap.v:434$2193_Y[2]_new_ O=$abc$9753$new_n643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[2] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[2] I2=$abc$9753$new_n616_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$and$/usr/local/bin/../share/yosys/techmap.v:434$2193_Y[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.serial_state[2] I3=serial_test_inst.serial_fpga_inst.serial_state[3] O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2282_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[3] I2=$abc$9753$new_n647_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2199_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[3] I1=$abc$9753$auto$simplemap.cc:309:simplemap_lut$1833_new_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2282_Y[3]_new_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$and$/usr/local/bin/../share/yosys/techmap.v:434$2193_Y[3]_new_ O=$abc$9753$new_n647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[3] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[3] I2=$abc$9753$new_n616_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$and$/usr/local/bin/../share/yosys/techmap.v:434$2193_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4606[0]_new_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4606[1]_new_inv_ I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2200_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[4] I2=$abc$9753$auto$simplemap.cc:309:simplemap_lut$1833_new_ I3=serial_test_inst.serial_fpga_inst.regaddr_byte[4] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4606[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[4] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[4] I2=$abc$9753$new_n616_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4606[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[5] I2=$abc$9753$new_n653_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2201_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[5] I1=$abc$9753$auto$simplemap.cc:309:simplemap_lut$1833_new_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2282_Y[3]_new_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$and$/usr/local/bin/../share/yosys/techmap.v:434$2193_Y[5]_new_ O=$abc$9753$new_n653_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[5] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[5] I2=$abc$9753$new_n616_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$and$/usr/local/bin/../share/yosys/techmap.v:434$2193_Y[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4616[0]_new_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4616[1]_new_inv_ I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2202_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.cmd_byte[6] I2=$abc$9753$auto$simplemap.cc:309:simplemap_lut$1833_new_ I3=serial_test_inst.serial_fpga_inst.regaddr_byte[6] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4616[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[6] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[6] I2=$abc$9753$new_n616_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4616[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I1=serial_test_inst.serial_fpga_inst.rnw_bit I2=$abc$9753$new_n659_ I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2203_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.regaddr_byte[7] I1=$abc$9753$auto$simplemap.cc:309:simplemap_lut$1833_new_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2282_Y[3]_new_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$and$/usr/local/bin/../share/yosys/techmap.v:434$2193_Y[7]_new_ O=$abc$9753$new_n659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_tx_data[7] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[7] I2=$abc$9753$new_n616_ I3=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$and$/usr/local/bin/../share/yosys/techmap.v:434$2193_Y[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2552[1]_new_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2552[0]_new_ I2=$abc$9753$auto$alumacc.cc:491:replace_alu$1345[7] I3=$false O=$0\reset[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=count[4] I1=count[5] I2=count[6] I3=count[7] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2552[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=count[0] I1=count[2] I2=count[1] I3=count[3] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2552[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$0\reset[0:0] I1=count[0] I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5322
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ I1=reset I2=$abc$9753$auto$opt_reduce.cc:132:opt_mux$1301_new_inv_ I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5362
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470 I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_ I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5434
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5771[1]_new_inv_ I1=$abc$9753$auto$simplemap.cc:309:simplemap_lut$2545_new_ I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[0] I1=serial_test_inst.serial_fpga_inst.serial_state[1] I2=serial_test_inst.serial_fpga_inst.serial_state[2] I3=serial_test_inst.serial_fpga_inst.serial_state[3] O=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.serial_state[1] I1=serial_test_inst.serial_fpga_inst.serial_state[3] I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5742
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$9753$auto$opt_reduce.cc:132:opt_mux$1303_new_ I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2282_Y[3]_new_ I2=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2287_Y[1]_new_ I3=$abc$9753$new_n672_ O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011111111
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5771[1]_new_inv_ I1=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2284_Y[2]_new_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5556[1]_new_ I3=reset O=$abc$9753$new_n672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5815[1]_new_inv_ I1=$abc$9753$new_n672_ I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5800
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$5815[1]_new_inv_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$and$/usr/local/bin/../share/yosys/techmap.v:434$2286_Y[2]_new_ I1=reset I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.slave_interrupt I1=reset I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$6358
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2816[1]_new_inv_ I2=$abc$9753$new_n679_ I3=$false O=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] I3=$false O=$abc$9753$new_n679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2816[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=reset I1=$abc$9753$techmap\serial_test_inst.hba_arbiter_inst.$procmux$324_Y I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$6615
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=serial_test_inst.hba_arbiter_inst.hba_mgrant[1] I1=serial_test_inst.hba_arbiter_inst.hba_mgrant[2] I2=$abc$9753$new_n683_ I3=$false O=$abc$9753$techmap\serial_test_inst.hba_arbiter_inst.$procmux$324_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=serial_test_inst.hba_arbiter_inst.hba_mgrant[3] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master I3=$false O=$abc$9753$new_n683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 I1=$abc$9753$techmap\serial_test_inst.hba_arbiter_inst.$procmux$324_Y I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$6603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0] I1=serial_test_inst.serial_fpga_inst.app_en_strobe I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$9753$new_n688_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6863
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$9753$new_n679_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2816[1]_new_inv_ I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] I3=$false O=$abc$9753$new_n688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9753$new_n690_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2816[1]_new_inv_ I1=$abc$9753$new_n691_ I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] I3=$false O=$abc$9753$new_n690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] I3=$false O=$abc$9753$new_n691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7163
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] I1=$abc$9753$new_n691_ I2=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$2816[1]_new_inv_ I3=$false O=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9753$new_n688_ I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1] I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7363
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0] I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$7967
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=reset I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2] I2=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0] I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1] I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8456
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8488[1]_new_ I1=serial_test_inst.serial_fpga_inst.serial_wr I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8495
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[1] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] I3=$false O=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8488[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8674
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8674 I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8912[1]_new_inv_ I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[1] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] I3=$false O=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8912[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8703[1]_new_inv_ I1=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I2=reset I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] I3=$abc$9753$new_n705_ O=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[4] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1] I2=$false I3=$false O=$abc$9753$new_n705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] I2=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[1] I3=$false O=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8703[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$480.$and$/usr/local/bin/../share/yosys/techmap.v:434$3459_Y[1]_new_ I1=reset I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8922
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$8912[1]_new_inv_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$227_Y_new_ I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$480.$and$/usr/local/bin/../share/yosys/techmap.v:434$3459_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[3] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[2] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] I3=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$227_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$227_Y_new_ I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I1=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe I2=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$not$../../../common/uart.v:94$227_Y_new_ I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] I1=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 I2=$false I3=$false O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$9209
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9239[0]_new_ I1=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9263[0]_new_inv_ I3=$false O=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9237
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I1=serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe I2=$false I3=$false O=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9239[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$ice40_ffinit.cc:141:execute$9747 I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$logic_not$../../../common/uart.v:158$239_Y_new_inv_ I2=$abc$9753$auto$ice40_ffinit.cc:140:execute$9746 I3=$false O=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9753$new_n705_ I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] I3=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$logic_not$../../../common/uart.v:158$239_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx.valid_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$logic_not$../../../common/uart.v:158$239_Y_new_inv_ I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I3=$false O=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9263[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9239[0]_new_ I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I3=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9263[0]_new_inv_ O=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$9273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=reset I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[0] I2=$false I3=$false O=slot1_gpio_out_en[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=reset I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[1] I2=$false I3=$false O=slot1_gpio_out_en[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=reset I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[2] I2=$false I3=$false O=slot1_gpio_out_en[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=reset I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[3] I2=$false I3=$false O=slot1_gpio_out_en[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=reset I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[0] I2=$false I3=$false O=slot1_gpio_out_sig[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=reset I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[1] I2=$false I3=$false O=slot1_gpio_out_sig[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=reset I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[2] I2=$false I3=$false O=slot1_gpio_out_sig[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=reset I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[3] I2=$false I3=$false O=slot1_gpio_out_sig[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[0] I1=serial_test_inst.hba_gpio_inst.reg_pins_prev[0] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[0] I3=$false O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.$procmux$1167_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[1] I1=serial_test_inst.hba_gpio_inst.reg_pins_prev[1] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[1] I3=$false O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.$procmux$1162_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[2] I1=serial_test_inst.hba_gpio_inst.reg_pins_prev[2] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[2] I3=$false O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.$procmux$1157_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[3] I1=serial_test_inst.hba_gpio_inst.reg_pins_prev[3] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[3] I3=$false O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.$procmux$1152_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_xferack_slave I1=$abc$9753$new_n733_ I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$3086[1]_new_inv_ I3=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$454_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] I2=$false I3=$false O=$abc$9753$auto$simplemap.cc:168:logic_reduce$3086[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master I2=$false I3=$false O=$abc$9753$new_n733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] I1=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$385_Y[0]_new_ I2=$abc$9753$new_n690_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$393_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[0] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[0] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[0] I3=$false O=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.gpio_in_sig[0] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[0] I2=reset I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[0] O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$385_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] I1=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$385_Y[1]_new_ I2=$abc$9753$new_n690_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$393_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[1] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[1] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[1] I3=$false O=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.gpio_in_sig[1] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[1] I2=reset I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[1] O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$385_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] I1=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$385_Y[2]_new_inv_ I2=$abc$9753$new_n690_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$393_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010001100110011
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[2] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[2] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[2] I3=$false O=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.gpio_in_sig[2] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[2] I2=reset I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[2] O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$385_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] I1=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$385_Y[3]_new_ I2=$abc$9753$new_n690_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$393_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.gpio_in_sig[3] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[3] I2=reset I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[3] O=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$385_Y[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[3] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[3] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[3] I3=$false O=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_xferack_slave I1=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] I2=$abc$9753$auto$simplemap.cc:168:logic_reduce$3086[1]_new_inv_ I3=$abc$9753$new_n733_ O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$786_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[4] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[4] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[4] I3=$false O=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[5] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[5] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[5] I3=$false O=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[6] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[6] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[6] I3=$false O=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[7] I1=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[7] I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[7] I3=$false O=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I2=$false I3=$false O=$abc$9753$auto$wreduce.cc:454:run$1308[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I2=$false I3=$false O=$abc$9753$auto$wreduce.cc:454:run$1308[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I2=$false I3=$false O=$abc$9753$auto$wreduce.cc:454:run$1308[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I2=$false I3=$false O=$abc$9753$auto$wreduce.cc:454:run$1308[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I2=$false I3=$false O=$abc$9753$auto$wreduce.cc:454:run$1308[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I2=$false I3=$false O=$abc$9753$auto$wreduce.cc:454:run$1308[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I2=$false I3=$false O=$abc$9753$auto$wreduce.cc:454:run$1308[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] I1=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg I2=$false I3=$false O=$abc$9753$auto$wreduce.cc:454:run$1308[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$232_Y[0] I2=$false I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] I2=$false I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$232_Y[2] I2=$false I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$232_Y[3] I1=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I2=$false I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[1] I2=$false I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[2] I2=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[3] I2=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[4] I2=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[5] I2=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[6] I2=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[7] I2=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[8] I2=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 I1=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] I2=$false I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$243_Y[0] I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9263[0]_new_inv_ I2=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9263[0]_new_inv_ I1=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1] I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$243_Y[2] I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9263[0]_new_inv_ I2=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$243_Y[3] I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9263[0]_new_inv_ I2=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$243_Y[4] I1=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$9263[0]_new_inv_ I2=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[7] I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[8] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[9] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[10] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[11] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[12] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[13] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[14] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[15] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[16] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[17] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[18] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[19] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[20] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[21] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[22] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[23] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[24] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[25] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[26] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[27] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[28] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[29] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[30] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[31] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[32] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[33] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[34] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[35] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[36] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[37] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart_new_ I1=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[38] I2=$false I3=$false O=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9753$new_n811_ I1=$abc$9753$new_n810_ I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[0]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[0] I1=$abc$9753$new_n690_ I2=$abc$9753$new_n688_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[0] O=$abc$9753$new_n810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[0] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[0] O=$abc$9753$new_n811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[0] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4089[1]_new_inv_ I1=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4089[0]_new_inv_ I2=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2] I3=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[1]_new_ O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$9753$new_n688_ I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[1] I2=$abc$9753$auto$simplemap.cc:250:simplemap_eqne$6405[1]_new_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[1] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4089[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[1] I1=$abc$9753$auto$simplemap.cc:168:logic_reduce$2772_new_inv_ I2=$abc$9753$new_n690_ I3=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[1] O=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4089[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1] I1=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[1] I2=$false I3=$false O=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_CARRY CI=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[0] CO=$auto$alumacc.cc:474:replace_alu$1338.C[2] I0=$true I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:166|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1338.C[2] CO=$auto$alumacc.cc:474:replace_alu$1338.C[3] I0=$false I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:166|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1338.C[3] CO=$auto$alumacc.cc:474:replace_alu$1338.C[4] I0=$false I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:166|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1338.C[4] CO=$abc$9753$auto$alumacc.cc:491:replace_alu$1340[4] I0=$false I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:166|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[0] CO=$auto$alumacc.cc:474:replace_alu$1343.C[2] I0=$true I1=$0\count[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1343.C[2] CO=$auto$alumacc.cc:474:replace_alu$1343.C[3] I0=$false I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1343.C[3] CO=$auto$alumacc.cc:474:replace_alu$1343.C[4] I0=$true I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1343.C[4] CO=$auto$alumacc.cc:474:replace_alu$1343.C[5] I0=$false I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1343.C[5] CO=$auto$alumacc.cc:474:replace_alu$1343.C[6] I0=$false I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1343.C[6] CO=$auto$alumacc.cc:474:replace_alu$1343.C[7] I0=$false I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1343.C[7] CO=$abc$9753$auto$alumacc.cc:491:replace_alu$1345[7] I0=$false I1=$abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=count[0] I3=$false O=$0\count[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=count[0] CO=$auto$alumacc.cc:474:replace_alu$1354.C[2] I0=$false I1=count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[2] I3=$auto$alumacc.cc:474:replace_alu$1354.C[2] O=$0\count[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1354.C[2] CO=$auto$alumacc.cc:474:replace_alu$1354.C[3] I0=$false I1=count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[3] I3=$auto$alumacc.cc:474:replace_alu$1354.C[3] O=$0\count[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1354.C[3] CO=$auto$alumacc.cc:474:replace_alu$1354.C[4] I0=$false I1=count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[4] I3=$auto$alumacc.cc:474:replace_alu$1354.C[4] O=$0\count[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1354.C[4] CO=$auto$alumacc.cc:474:replace_alu$1354.C[5] I0=$false I1=count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[5] I3=$auto$alumacc.cc:474:replace_alu$1354.C[5] O=$0\count[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1354.C[5] CO=$auto$alumacc.cc:474:replace_alu$1354.C[6] I0=$false I1=count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[6] I3=$auto$alumacc.cc:474:replace_alu$1354.C[6] O=$0\count[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1354.C[6] CO=$auto$alumacc.cc:474:replace_alu$1354.C[7] I0=$false I1=count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=count[7] I3=$auto$alumacc.cc:474:replace_alu$1354.C[7] O=$0\count[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:188|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=serial_test_inst.serial_fpga_inst.cmd_byte[4] I3=$false O=$abc$9753$auto$wreduce.cc:454:run$1306[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:320|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.cmd_byte[4] CO=$auto$alumacc.cc:474:replace_alu$1357.C[2] I0=$false I1=serial_test_inst.serial_fpga_inst.cmd_byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:320|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.cmd_byte[6] I3=$auto$alumacc.cc:474:replace_alu$1357.C[2] O=$abc$9753$auto$wreduce.cc:454:run$1306[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:320|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1357.C[2] CO=$auto$alumacc.cc:474:replace_alu$1357.C[3] I0=$false I1=serial_test_inst.serial_fpga_inst.cmd_byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:320|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$auto$alumacc.cc:474:replace_alu$1357.C[3] O=$abc$9753$auto$wreduce.cc:454:run$1306[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:320|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=serial_test_inst.serial_fpga_inst.regaddr_byte[0] I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.regaddr_byte[0] CO=$auto$alumacc.cc:474:replace_alu$1360.C[2] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[2] I3=$auto$alumacc.cc:474:replace_alu$1360.C[2] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1360.C[2] CO=$auto$alumacc.cc:474:replace_alu$1360.C[3] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[3] I3=$auto$alumacc.cc:474:replace_alu$1360.C[3] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1360.C[3] CO=$auto$alumacc.cc:474:replace_alu$1360.C[4] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[4] I3=$auto$alumacc.cc:474:replace_alu$1360.C[4] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1360.C[4] CO=$auto$alumacc.cc:474:replace_alu$1360.C[5] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[5] I3=$auto$alumacc.cc:474:replace_alu$1360.C[5] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1360.C[5] CO=$auto$alumacc.cc:474:replace_alu$1360.C[6] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[6] I3=$auto$alumacc.cc:474:replace_alu$1360.C[6] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1360.C[6] CO=$auto$alumacc.cc:474:replace_alu$1360.C[7] I0=$false I1=serial_test_inst.serial_fpga_inst.regaddr_byte[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.regaddr_byte[7] I3=$auto$alumacc.cc:474:replace_alu$1360.C[7] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$add$../../../serial_fpga/serial_fpga.v:370$169_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:370|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.transfer_num[0] I2=$false I3=$true O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:362$168_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:362|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.transfer_num[0] CO=$auto$alumacc.cc:474:replace_alu$1363.C[2] I0=serial_test_inst.serial_fpga_inst.transfer_num[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:362|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.transfer_num[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1363.C[2] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:362$168_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:362|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1363.C[2] CO=$auto$alumacc.cc:474:replace_alu$1363.C[3] I0=serial_test_inst.serial_fpga_inst.transfer_num[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:362|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.transfer_num[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1363.C[3] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$sub$../../../serial_fpga/serial_fpga.v:362$168_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:362|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] I3=$false O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$243_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] CO=$auto$alumacc.cc:474:replace_alu$1366.C[2] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] I3=$auto$alumacc.cc:474:replace_alu$1366.C[2] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$243_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1366.C[2] CO=$auto$alumacc.cc:474:replace_alu$1366.C[3] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] I3=$auto$alumacc.cc:474:replace_alu$1366.C[3] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$243_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1366.C[3] CO=$auto$alumacc.cc:474:replace_alu$1366.C[4] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[4] I3=$auto$alumacc.cc:474:replace_alu$1366.C[4] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx.$add$../../../common/uart.v:159$243_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[10] I3=$auto$alumacc.cc:474:replace_alu$1369.C[10] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[10] CO=$auto$alumacc.cc:474:replace_alu$1369.C[11] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[11] I3=$auto$alumacc.cc:474:replace_alu$1369.C[11] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[11] CO=$auto$alumacc.cc:474:replace_alu$1369.C[12] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[12] I3=$auto$alumacc.cc:474:replace_alu$1369.C[12] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[12] CO=$auto$alumacc.cc:474:replace_alu$1369.C[13] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[13] I3=$auto$alumacc.cc:474:replace_alu$1369.C[13] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[13] CO=$auto$alumacc.cc:474:replace_alu$1369.C[14] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[14] I3=$auto$alumacc.cc:474:replace_alu$1369.C[14] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[14] CO=$auto$alumacc.cc:474:replace_alu$1369.C[15] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[15] I3=$auto$alumacc.cc:474:replace_alu$1369.C[15] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[15] CO=$auto$alumacc.cc:474:replace_alu$1369.C[16] I0=$true I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[16] I3=$auto$alumacc.cc:474:replace_alu$1369.C[16] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[16] CO=$auto$alumacc.cc:474:replace_alu$1369.C[17] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[17] I3=$auto$alumacc.cc:474:replace_alu$1369.C[17] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[17] CO=$auto$alumacc.cc:474:replace_alu$1369.C[18] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[18] I3=$auto$alumacc.cc:474:replace_alu$1369.C[18] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[18] CO=$auto$alumacc.cc:474:replace_alu$1369.C[19] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[19] I3=$auto$alumacc.cc:474:replace_alu$1369.C[19] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[19] CO=$auto$alumacc.cc:474:replace_alu$1369.C[20] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[20] I3=$auto$alumacc.cc:474:replace_alu$1369.C[20] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[20] CO=$auto$alumacc.cc:474:replace_alu$1369.C[21] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[21] I3=$auto$alumacc.cc:474:replace_alu$1369.C[21] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[21] CO=$auto$alumacc.cc:474:replace_alu$1369.C[22] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[22] I3=$auto$alumacc.cc:474:replace_alu$1369.C[22] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[22] CO=$auto$alumacc.cc:474:replace_alu$1369.C[23] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[23] I3=$auto$alumacc.cc:474:replace_alu$1369.C[23] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[23] CO=$auto$alumacc.cc:474:replace_alu$1369.C[24] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[24] I3=$auto$alumacc.cc:474:replace_alu$1369.C[24] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[24] CO=$auto$alumacc.cc:474:replace_alu$1369.C[25] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[25] I3=$auto$alumacc.cc:474:replace_alu$1369.C[25] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[25] CO=$auto$alumacc.cc:474:replace_alu$1369.C[26] I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[26] I3=$auto$alumacc.cc:474:replace_alu$1369.C[26] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[26] CO=$auto$alumacc.cc:474:replace_alu$1369.C[27] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[27] I3=$auto$alumacc.cc:474:replace_alu$1369.C[27] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[27] CO=$auto$alumacc.cc:474:replace_alu$1369.C[28] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[28] I3=$auto$alumacc.cc:474:replace_alu$1369.C[28] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[28] CO=$auto$alumacc.cc:474:replace_alu$1369.C[29] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[29] I3=$auto$alumacc.cc:474:replace_alu$1369.C[29] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[29] CO=$auto$alumacc.cc:474:replace_alu$1369.C[30] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[30] I3=$auto$alumacc.cc:474:replace_alu$1369.C[30] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[30] CO=$auto$alumacc.cc:474:replace_alu$1369.C[31] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[31] I3=$auto$alumacc.cc:474:replace_alu$1369.C[31] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[31] CO=$auto$alumacc.cc:474:replace_alu$1369.C[32] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[32] I3=$auto$alumacc.cc:474:replace_alu$1369.C[32] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[32] CO=$auto$alumacc.cc:474:replace_alu$1369.C[33] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[33] I3=$auto$alumacc.cc:474:replace_alu$1369.C[33] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[33] CO=$auto$alumacc.cc:474:replace_alu$1369.C[34] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[34] I3=$auto$alumacc.cc:474:replace_alu$1369.C[34] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[34] CO=$auto$alumacc.cc:474:replace_alu$1369.C[35] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[35] I3=$auto$alumacc.cc:474:replace_alu$1369.C[35] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[35] CO=$auto$alumacc.cc:474:replace_alu$1369.C[36] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[36] I3=$auto$alumacc.cc:474:replace_alu$1369.C[36] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[36] CO=$auto$alumacc.cc:474:replace_alu$1369.C[37] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[37] I3=$auto$alumacc.cc:474:replace_alu$1369.C[37] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[37] CO=$auto$alumacc.cc:474:replace_alu$1369.C[38] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] I3=$auto$alumacc.cc:474:replace_alu$1369.C[38] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1369.C[8] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[8] I3=$auto$alumacc.cc:474:replace_alu$1369.C[8] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[8] CO=$auto$alumacc.cc:474:replace_alu$1369.C[9] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I2=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[9] I3=$auto$alumacc.cc:474:replace_alu$1369.C[9] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.$add$../../../common/uart.v:48$260_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1369.C[9] CO=$auto$alumacc.cc:474:replace_alu$1369.C[10] I0=serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk I1=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] I2=$false I3=$true O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$232_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] CO=$auto$alumacc.cc:474:replace_alu$1372.C[2] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1372.C[2] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$232_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1372.C[2] CO=$auto$alumacc.cc:474:replace_alu$1372.C[3] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1372.C[3] O=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$sub$../../../common/uart.v:116$232_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:116|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1375.C[10] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[10] CO=$auto$alumacc.cc:474:replace_alu$1375.C[11] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1375.C[11] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[11] CO=$auto$alumacc.cc:474:replace_alu$1375.C[12] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[12] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[12] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[12] CO=$auto$alumacc.cc:474:replace_alu$1375.C[13] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[12] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1375.C[13] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[13] CO=$auto$alumacc.cc:474:replace_alu$1375.C[14] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[13] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1375.C[14] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[14] CO=$auto$alumacc.cc:474:replace_alu$1375.C[15] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1375.C[15] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[15] CO=$auto$alumacc.cc:474:replace_alu$1375.C[16] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[16] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I3=$auto$alumacc.cc:474:replace_alu$1375.C[16] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[16] CO=$auto$alumacc.cc:474:replace_alu$1375.C[17] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[16] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[17] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[17] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[17] CO=$auto$alumacc.cc:474:replace_alu$1375.C[18] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[17] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[18] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[18] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[18] CO=$auto$alumacc.cc:474:replace_alu$1375.C[19] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[18] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1375.C[19] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[19] CO=$auto$alumacc.cc:474:replace_alu$1375.C[20] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[19] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1375.C[20] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[20] CO=$auto$alumacc.cc:474:replace_alu$1375.C[21] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[20] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1375.C[21] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[21] CO=$auto$alumacc.cc:474:replace_alu$1375.C[22] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[21] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1375.C[22] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[22] CO=$auto$alumacc.cc:474:replace_alu$1375.C[23] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[22] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1375.C[23] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[23] CO=$auto$alumacc.cc:474:replace_alu$1375.C[24] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[23] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[24] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[24] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[24] CO=$auto$alumacc.cc:474:replace_alu$1375.C[25] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[24] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1375.C[25] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[25] CO=$auto$alumacc.cc:474:replace_alu$1375.C[26] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[25] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[26] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[26] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[26] CO=$auto$alumacc.cc:474:replace_alu$1375.C[27] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[26] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[27] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[27] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[27] CO=$auto$alumacc.cc:474:replace_alu$1375.C[28] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[27] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[28] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[28] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[28] CO=$auto$alumacc.cc:474:replace_alu$1375.C[29] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[28] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[29] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[29] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[29] CO=$auto$alumacc.cc:474:replace_alu$1375.C[30] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[29] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[30] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[30] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[30] CO=$auto$alumacc.cc:474:replace_alu$1375.C[31] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[30] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[31] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[31] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[31] CO=$auto$alumacc.cc:474:replace_alu$1375.C[32] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[31] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[32] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[32] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[32] CO=$auto$alumacc.cc:474:replace_alu$1375.C[33] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[32] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[33] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[33] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[33] CO=$auto$alumacc.cc:474:replace_alu$1375.C[34] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[33] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[34] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[34] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[34] CO=$auto$alumacc.cc:474:replace_alu$1375.C[35] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[34] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[35] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[35] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[35] CO=$auto$alumacc.cc:474:replace_alu$1375.C[36] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[35] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[36] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[36] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[36] CO=$auto$alumacc.cc:474:replace_alu$1375.C[37] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[36] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[37] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[37] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[37] CO=$auto$alumacc.cc:474:replace_alu$1375.C[38] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[37] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[38] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$1375.C[8] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[7] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[8] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk I3=$auto$alumacc.cc:474:replace_alu$1375.C[8] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[8] CO=$auto$alumacc.cc:474:replace_alu$1375.C[9] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[8] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[9] I2=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] I3=$auto$alumacc.cc:474:replace_alu$1375.C[9] O=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1375.C[9] CO=$auto$alumacc.cc:474:replace_alu$1375.C[10] I0=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[9] I1=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:48|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clk D=$0\reset[0:0] Q=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$0\count[7:0][0] E=$0\reset[0:0] Q=count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5322 Q=count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][2] E=$0\reset[0:0] Q=count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][3] E=$0\reset[0:0] Q=count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][4] E=$0\reset[0:0] Q=count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][5] E=$0\reset[0:0] Q=count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][6] E=$0\reset[0:0] Q=count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$0\count[7:0][7] E=$0\reset[0:0] Q=count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:184|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2196_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5362 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2197_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5362 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2198_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5362 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2199_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5362 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2200_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5362 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2201_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5362 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2202_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5362 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1065.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2203_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5362 Q=serial_test_inst.serial_fpga_inst.serial_tx_data[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:170:map_fsm$1553[0] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1566 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1570 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1576 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.regbank_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[0] Q=serial_test_inst.hba_gpio_inst.reg_pins_prev[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[1] Q=serial_test_inst.hba_gpio_inst.reg_pins_prev[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[2] Q=serial_test_inst.hba_gpio_inst.reg_pins_prev[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[3] Q=serial_test_inst.hba_gpio_inst.reg_pins_prev[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.$procmux$1167_Y Q=serial_test_inst.hba_gpio_inst.pin_interrupt[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.$procmux$1162_Y Q=serial_test_inst.hba_gpio_inst.pin_interrupt[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.$procmux$1157_Y Q=serial_test_inst.hba_gpio_inst.pin_interrupt[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.$procmux$1152_Y Q=serial_test_inst.hba_gpio_inst.pin_interrupt[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:170:map_fsm$1502[0] Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:170:map_fsm$1502[1] Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:170:map_fsm$1502[2] Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4311 E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5434 Q=serial_test_inst.serial_fpga_inst.transfer_num[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4315 E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5434 Q=serial_test_inst.serial_fpga_inst.transfer_num[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4319 E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5434 Q=serial_test_inst.serial_fpga_inst.transfer_num[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$4323 E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5434 Q=serial_test_inst.serial_fpga_inst.transfer_num[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2342_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2343_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2344_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2345_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2346_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2347_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2348_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$939.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2349_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5470 Q=serial_test_inst.serial_fpga_inst.regaddr_byte[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5563 Q=serial_test_inst.serial_fpga_inst.cmd_byte[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5563 Q=serial_test_inst.serial_fpga_inst.cmd_byte[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5563 Q=serial_test_inst.serial_fpga_inst.cmd_byte[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5563 Q=serial_test_inst.serial_fpga_inst.cmd_byte[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5563 Q=serial_test_inst.serial_fpga_inst.cmd_byte[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5563 Q=serial_test_inst.serial_fpga_inst.cmd_byte[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5563 Q=serial_test_inst.serial_fpga_inst.cmd_byte[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5563 Q=serial_test_inst.serial_fpga_inst.rnw_bit R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2280_Y[0] Q=serial_test_inst.serial_fpga_inst.serial_state[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2280_Y[1] Q=serial_test_inst.serial_fpga_inst.serial_state[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2280_Y[2] Q=serial_test_inst.serial_fpga_inst.serial_state[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$967.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2280_Y[3] Q=serial_test_inst.serial_fpga_inst.serial_state[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1019.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2162_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5742 Q=serial_test_inst.serial_fpga_inst.serial_rd R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1041.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2220_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$5751 Q=serial_test_inst.serial_fpga_inst.serial_wr R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.rnw_bit E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_rnw R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.$procmux$1096.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$2162_Y E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5800 Q=serial_test_inst.serial_fpga_inst.app_en_strobe
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5825 Q=serial_test_inst.serial_fpga_inst.app_data_in[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5825 Q=serial_test_inst.serial_fpga_inst.app_data_in[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5825 Q=serial_test_inst.serial_fpga_inst.app_data_in[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5825 Q=serial_test_inst.serial_fpga_inst.app_data_in[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5825 Q=serial_test_inst.serial_fpga_inst.app_data_in[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5825 Q=serial_test_inst.serial_fpga_inst.app_data_in[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5825 Q=serial_test_inst.serial_fpga_inst.app_data_in[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5825 Q=serial_test_inst.serial_fpga_inst.app_data_in[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.regaddr_byte[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_reg_addr[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.cmd_byte[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_core_addr[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.cmd_byte[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_core_addr[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.cmd_byte[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_core_addr[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.cmd_byte[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$5781 Q=serial_test_inst.serial_fpga_inst.app_core_addr[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:283|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr1_in[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr1_in[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr1_in[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr1_in[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr1_in[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr1_in[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr1_in[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr1_in[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=serial_test_inst.hba_gpio_inst.slave_interrupt Q=serial_test_inst.serial_fpga_inst.slv_wr_en R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr0_in[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$6358 Q=serial_test_inst.serial_fpga_inst.reg_intr0_in[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr0_in[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr0_in[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr0_in[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr0_in[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr0_in[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=reset Q=serial_test_inst.serial_fpga_inst.reg_intr0_in[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.$or$../../../serial_fpga/serial_fpga.v:456$176_Y Q=serial_test_inst.serial_fpga_inst.io_intr R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:447|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6424 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6424 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6424 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6424 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6424 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6424 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6424 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6424 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap\serial_test_inst.hba_arbiter_inst.$procmux$324_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$6603 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:247|../../../common/hba_arbiter.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$6615 Q=serial_test_inst.hba_arbiter_inst.hba_mgrant[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:247|../../../common/hba_arbiter.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$6615 Q=serial_test_inst.hba_arbiter_inst.hba_mgrant[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:247|../../../common/hba_arbiter.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$6615 Q=serial_test_inst.hba_arbiter_inst.hba_mgrant[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:247|../../../common/hba_arbiter.v:60|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:170:map_fsm$1455[0] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1468 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1472 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clk D=$abc$9753$auto$fsm_map.cc:118:implement_pattern_cache$1478 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.regbank_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6663 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6663 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6663 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6663 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6663 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6663 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6663 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6663 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$454_Y Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.addr_hit R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:89|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6863 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6863 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6863 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6863 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6863 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6863 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6863 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$6863 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$393_Y[0] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$393_Y[1] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$393_Y[2] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$393_Y[3] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7063 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7063 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7063 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7063 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7163 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7163 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7163 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7163 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7163 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7163 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7163 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7163 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[0] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[1] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[2] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[3] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[4] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[5] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[6] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.$procmux$433.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[7] Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1476 Q=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_xferack_slave R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:164|../../../hba_gpio/hba_gpio.v:111|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$786_Y Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.addr_hit R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:89|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7363 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7363 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7363 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7363 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7363 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7363 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7363 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7363 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[0] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[1] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[2] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[3] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[4] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[5] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[6] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$725.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[7] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[0] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[1] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[2] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[3] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[4] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[5] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[6] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$749.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[7] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[0] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[1] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[2] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[3] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[4] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[5] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[6] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.$procmux$765.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$2339_Y[7] Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$auto$fsm_map.cc:102:implement_pattern_cache$1574 Q=serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_xferack_slave R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:208|../../../hba_reg_bank/hba_reg_bank.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_reg_addr[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr_reg[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_rnw E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw_reg R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_data_in[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$595.$and$/usr/local/bin/../share/yosys/techmap.v:434$3149_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$7967 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$wreduce.cc:454:run$1308[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$wreduce.cc:454:run$1308[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$wreduce.cc:454:run$1308[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$wreduce.cc:454:run$1308[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$wreduce.cc:454:run$1308[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$wreduce.cc:454:run$1308[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$wreduce.cc:454:run$1308[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$wreduce.cc:454:run$1308[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7997 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_core_addr[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_core_addr[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_core_addr[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.app_core_addr[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$7563 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr_reg[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[0] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[1] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[2] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[3] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[4] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[5] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[6] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$623.$and$/usr/local/bin/../share/yosys/techmap.v:434$2340_Y[7] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[0] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[1] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[2] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[3] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[4] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[5] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[6] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[7] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[8] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[9] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[10] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$633.$and$/usr/local/bin/../share/yosys/techmap.v:434$3170_Y[11] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$auto$simplemap.cc:127:simplemap_reduce$3754 E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8456 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.hba_master_inst.$procmux$655.$and$/usr/local/bin/../share/yosys/techmap.v:434$3149_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8276 Q=serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:179|../../../common/hba_master.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$480.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3457_Y[0] Q=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$480.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$3457_Y[1] Q=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$false Q=serial_test_inst.serial_fpga_inst.send_recv_inst.send_recv_state[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8495 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8495 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8495 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8495 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8495 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8495 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8495 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.serial_tx_data[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8495 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$506.$and$/usr/local/bin/../share/yosys/techmap.v:434$3149_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8674 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$513.$and$/usr/local/bin/../share/yosys/techmap.v:434$3150_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8683 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8713 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8713 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8713 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8713 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8713 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8713 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8713 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8713 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$9753$techmap$techmap\serial_test_inst.serial_fpga_inst.send_recv_inst.$procmux$533.$and$/usr/local/bin/../share/yosys/techmap.v:434$3149_Y E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$8674 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[0] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8922 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8922 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[2] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8922 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[3] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8922 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[4] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8922 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[5] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8922 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[6] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8922 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data_reg[7] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$8922 Q=serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:156|../../../serial_fpga/send_recv.v:51|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][0] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][1] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][2] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][3] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][4] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][5] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][6] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][7] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\shifter[8:0][8] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[8] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][0] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$9209 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][2] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=$abc$9753$techmap\serial_test_inst.serial_fpga_inst.uart_inst._tx.$0\bitcount[3:0][3] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9101 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx.shifter[0] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9231 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:102|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFR C=clk D=$abc$9753$auto$ice40_ffinit.cc:140:execute$9742 Q=$abc$9753$auto$ice40_ffinit.cc:140:execute$9746 R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:13"
.gate SB_DFFR C=clk D=$abc$9753$auto$ice40_ffinit.cc:140:execute$9746 Q=$abc$9753$auto$ice40_ffinit.cc:141:execute$9747 R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:13"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[0] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9237 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[1] E=$abc$9753$auto$dff2dffe.cc:175:make_patterns_logic$9273 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[1] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[2] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9237 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[2] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[3] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9237 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[3] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFES C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcountN[4] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9237 Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[4] S=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:23"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[1] E=serial_test_inst.serial_fpga_inst.uart_inst._rx.sample Q=serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:169|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFER C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[7] E=$abc$9753$auto$dff2dffe.cc:158:make_patterns_logic$9361 Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:22"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[8] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[8] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[9] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[9] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[10] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[10] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[11] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[11] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[12] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[12] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[13] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[13] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[14] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[14] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[15] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[15] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[16] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[16] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[17] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[17] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[18] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[18] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[19] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[19] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[20] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[20] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[21] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[21] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[22] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[22] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[23] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[23] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[24] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[24] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[25] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[25] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[26] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[26] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[27] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[27] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[28] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[28] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[29] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[29] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[30] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[30] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[31] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[31] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[32] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[32] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[33] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[33] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[34] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[34] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[35] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[35] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[36] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[36] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[37] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[37] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[38] Q=serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:206|../../../common/uart.v:95|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[7] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[7] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[8] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[8] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[9] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[9] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[10] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[10] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[11] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[11] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[12] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[12] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[13] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[13] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[14] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[14] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[15] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[15] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[16] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[16] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[17] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[17] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[18] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[18] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[19] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[19] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[20] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[20] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[21] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[21] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[22] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[22] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[23] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[23] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[24] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[24] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[25] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[25] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[26] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[26] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[27] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[27] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[28] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[28] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[29] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[29] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[30] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[30] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[31] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[31] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[32] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[32] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[33] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[33] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[34] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[34] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[35] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[35] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[36] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[36] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[37] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[37] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_DFFR C=clk D=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[38] Q=serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] R=reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:157|../gpio_test.v:122|../../../serial_fpga/serial_fpga.v:137|../../../common/uart.v:198|../../../common/uart.v:146|../../../common/uart.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:12"
.gate SB_PLL40_CORE BYPASS=$false LOCK=pll_50mhz_inst.locked PLLOUTCORE=clk REFERENCECLK=CLK_16MHZ RESETB=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:103|../../../common/pll_50mhz.v:19"
.param DIVF 0110001
.param DIVQ 100
.param DIVR 0000
.param FEEDBACK_PATH "SIMPLE"
.param FILTER_RANGE 001
.gate SB_IO D_IN_0=serial_test_inst.hba_gpio_inst.gpio_in_sig[0] D_OUT_0=slot1_gpio_out_sig[0] OUTPUT_ENABLE=slot1_gpio_out_en[0] PACKAGE_PIN=PIN_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:114"
.param PIN_TYPE 101001
.param PULLUP 1
.gate SB_IO D_IN_0=serial_test_inst.hba_gpio_inst.gpio_in_sig[1] D_OUT_0=slot1_gpio_out_sig[1] OUTPUT_ENABLE=slot1_gpio_out_en[1] PACKAGE_PIN=PIN_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:125"
.param PIN_TYPE 101001
.param PULLUP 1
.gate SB_IO D_IN_0=serial_test_inst.hba_gpio_inst.gpio_in_sig[2] D_OUT_0=slot1_gpio_out_sig[2] OUTPUT_ENABLE=slot1_gpio_out_en[2] PACKAGE_PIN=PIN_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:136"
.param PIN_TYPE 101001
.param PULLUP 1
.gate SB_IO D_IN_0=serial_test_inst.hba_gpio_inst.gpio_in_sig[3] D_OUT_0=slot1_gpio_out_sig[3] OUTPUT_ENABLE=slot1_gpio_out_en[3] PACKAGE_PIN=PIN_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "../top.v:147"
.param PIN_TYPE 101001
.param PULLUP 1
.names $true $auto$alumacc.cc:474:replace_alu$1338.C[0]
1 1
.names $abc$9753$auto$alumacc.cc:474:replace_alu$1338.BB[0] $auto$alumacc.cc:474:replace_alu$1338.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1343.C[0]
1 1
.names $abc$9753$auto$alumacc.cc:474:replace_alu$1343.BB[0] $auto$alumacc.cc:474:replace_alu$1343.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1354.C[0]
1 1
.names count[0] $auto$alumacc.cc:474:replace_alu$1354.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1357.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[4] $auto$alumacc.cc:474:replace_alu$1357.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1360.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.regaddr_byte[0] $auto$alumacc.cc:474:replace_alu$1360.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1363.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.transfer_num[0] $auto$alumacc.cc:474:replace_alu$1363.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1366.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.bitcount[0] $auto$alumacc.cc:474:replace_alu$1366.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1369.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1369.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1369.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1369.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1369.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1369.C[5]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1369.C[6]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1369.C[7]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$1372.C[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[0] $auto$alumacc.cc:474:replace_alu$1372.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1375.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1375.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1375.C[2]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1375.C[3]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1375.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1375.C[5]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1375.C[6]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$1375.C[7]
1 1
.names reset $auto$simplemap.cc:250:simplemap_eqne$1962[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master $auto$simplemap.cc:250:simplemap_eqne$1962[2]
1 1
.names serial_test_inst.serial_fpga_inst.transfer_num[1] $auto$simplemap.cc:309:simplemap_lut$4987[0]
1 1
.names $auto$simplemap.cc:309:simplemap_lut$4987[2] $auto$simplemap.cc:309:simplemap_lut$4987[1]
1 1
.names serial_test_inst.serial_fpga_inst.transfer_num[1] $auto$simplemap.cc:309:simplemap_lut$4987[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] $auto$simplemap.cc:309:simplemap_lut$5044[0]
1 1
.names $auto$simplemap.cc:309:simplemap_lut$5044[2] $auto$simplemap.cc:309:simplemap_lut$5044[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.bitcount[1] $auto$simplemap.cc:309:simplemap_lut$5044[3]
1 1
.names pll_50mhz_inst.locked LED
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx PIN_2
1 1
.names serial_test_inst.serial_fpga_inst.io_intr PIN_3
1 1
.names serial_test_inst.serial_fpga_inst.io_intr intr
1 1
.names pll_50mhz_inst.locked locked
1 1
.names CLK_16MHZ pll_50mhz_inst.clock_in
1 1
.names clk pll_50mhz_inst.clock_out
1 1
.names PIN_1 rxd
1 1
.names clk serial_test_inst.clk
1 1
.names serial_test_inst.hba_gpio_inst.gpio_in_sig[0] serial_test_inst.gpio_in_sig[0]
1 1
.names serial_test_inst.hba_gpio_inst.gpio_in_sig[1] serial_test_inst.gpio_in_sig[1]
1 1
.names serial_test_inst.hba_gpio_inst.gpio_in_sig[2] serial_test_inst.gpio_in_sig[2]
1 1
.names serial_test_inst.hba_gpio_inst.gpio_in_sig[3] serial_test_inst.gpio_in_sig[3]
1 1
.names slot1_gpio_out_en[0] serial_test_inst.gpio_out_en[0]
1 1
.names slot1_gpio_out_en[1] serial_test_inst.gpio_out_en[1]
1 1
.names slot1_gpio_out_en[2] serial_test_inst.gpio_out_en[2]
1 1
.names slot1_gpio_out_en[3] serial_test_inst.gpio_out_en[3]
1 1
.names slot1_gpio_out_sig[0] serial_test_inst.gpio_out_sig[0]
1 1
.names slot1_gpio_out_sig[1] serial_test_inst.gpio_out_sig[1]
1 1
.names slot1_gpio_out_sig[2] serial_test_inst.gpio_out_sig[2]
1 1
.names slot1_gpio_out_sig[3] serial_test_inst.gpio_out_sig[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] serial_test_inst.hba_abus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] serial_test_inst.hba_abus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] serial_test_inst.hba_abus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] serial_test_inst.hba_abus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] serial_test_inst.hba_abus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] serial_test_inst.hba_abus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] serial_test_inst.hba_abus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] serial_test_inst.hba_abus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.hba_abus[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.hba_abus[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.hba_abus[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.hba_abus[11]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] serial_test_inst.hba_abus_master0[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] serial_test_inst.hba_abus_master0[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] serial_test_inst.hba_abus_master0[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] serial_test_inst.hba_abus_master0[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] serial_test_inst.hba_abus_master0[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] serial_test_inst.hba_abus_master0[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] serial_test_inst.hba_abus_master0[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] serial_test_inst.hba_abus_master0[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.hba_abus_master0[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.hba_abus_master0[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.hba_abus_master0[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.hba_abus_master0[11]
1 1
.names clk serial_test_inst.hba_arbiter_inst.hba_clk
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant serial_test_inst.hba_arbiter_inst.hba_mgrant[0]
1 1
.names $false serial_test_inst.hba_arbiter_inst.hba_mrequest[1]
1 1
.names $false serial_test_inst.hba_arbiter_inst.hba_mrequest[2]
1 1
.names $false serial_test_inst.hba_arbiter_inst.hba_mrequest[3]
1 1
.names reset serial_test_inst.hba_arbiter_inst.hba_reset
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.hba_arbiter_inst.hba_select
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] serial_test_inst.hba_dbus[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] serial_test_inst.hba_dbus[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] serial_test_inst.hba_dbus[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] serial_test_inst.hba_dbus[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] serial_test_inst.hba_dbus[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] serial_test_inst.hba_dbus[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] serial_test_inst.hba_dbus[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] serial_test_inst.hba_dbus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[0] serial_test_inst.hba_dbus_master0[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[1] serial_test_inst.hba_dbus_master0[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[2] serial_test_inst.hba_dbus_master0[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[3] serial_test_inst.hba_dbus_master0[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[4] serial_test_inst.hba_dbus_master0[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[5] serial_test_inst.hba_dbus_master0[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[6] serial_test_inst.hba_dbus_master0[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[7] serial_test_inst.hba_dbus_master0[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[0] serial_test_inst.hba_dbus_slave0[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[1] serial_test_inst.hba_dbus_slave0[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[2] serial_test_inst.hba_dbus_slave0[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[3] serial_test_inst.hba_dbus_slave0[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[4] serial_test_inst.hba_dbus_slave0[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[5] serial_test_inst.hba_dbus_slave0[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[6] serial_test_inst.hba_dbus_slave0[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[7] serial_test_inst.hba_dbus_slave0[7]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[0] serial_test_inst.hba_dbus_slave1[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[1] serial_test_inst.hba_dbus_slave1[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[2] serial_test_inst.hba_dbus_slave1[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[3] serial_test_inst.hba_dbus_slave1[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[4] serial_test_inst.hba_dbus_slave1[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[5] serial_test_inst.hba_dbus_slave1[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[6] serial_test_inst.hba_dbus_slave1[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[7] serial_test_inst.hba_dbus_slave1[7]
1 1
.names slot1_gpio_out_en[0] serial_test_inst.hba_gpio_inst.gpio_out_en[0]
1 1
.names slot1_gpio_out_en[1] serial_test_inst.hba_gpio_inst.gpio_out_en[1]
1 1
.names slot1_gpio_out_en[2] serial_test_inst.hba_gpio_inst.gpio_out_en[2]
1 1
.names slot1_gpio_out_en[3] serial_test_inst.hba_gpio_inst.gpio_out_en[3]
1 1
.names slot1_gpio_out_sig[0] serial_test_inst.hba_gpio_inst.gpio_out_sig[0]
1 1
.names slot1_gpio_out_sig[1] serial_test_inst.hba_gpio_inst.gpio_out_sig[1]
1 1
.names slot1_gpio_out_sig[2] serial_test_inst.hba_gpio_inst.gpio_out_sig[2]
1 1
.names slot1_gpio_out_sig[3] serial_test_inst.hba_gpio_inst.gpio_out_sig[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] serial_test_inst.hba_gpio_inst.hba_abus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] serial_test_inst.hba_gpio_inst.hba_abus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] serial_test_inst.hba_gpio_inst.hba_abus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] serial_test_inst.hba_gpio_inst.hba_abus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] serial_test_inst.hba_gpio_inst.hba_abus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] serial_test_inst.hba_gpio_inst.hba_abus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] serial_test_inst.hba_gpio_inst.hba_abus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] serial_test_inst.hba_gpio_inst.hba_abus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.hba_gpio_inst.hba_abus[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.hba_gpio_inst.hba_abus[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.hba_gpio_inst.hba_abus[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.hba_gpio_inst.hba_abus[11]
1 1
.names clk serial_test_inst.hba_gpio_inst.hba_clk
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] serial_test_inst.hba_gpio_inst.hba_dbus[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] serial_test_inst.hba_gpio_inst.hba_dbus[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] serial_test_inst.hba_gpio_inst.hba_dbus[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] serial_test_inst.hba_gpio_inst.hba_dbus[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] serial_test_inst.hba_gpio_inst.hba_dbus[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] serial_test_inst.hba_gpio_inst.hba_dbus[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] serial_test_inst.hba_gpio_inst.hba_dbus[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] serial_test_inst.hba_gpio_inst.hba_dbus[7]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[0] serial_test_inst.hba_gpio_inst.hba_dbus_slave[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[1] serial_test_inst.hba_gpio_inst.hba_dbus_slave[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[2] serial_test_inst.hba_gpio_inst.hba_dbus_slave[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[3] serial_test_inst.hba_gpio_inst.hba_dbus_slave[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[4] serial_test_inst.hba_gpio_inst.hba_dbus_slave[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[5] serial_test_inst.hba_gpio_inst.hba_dbus_slave[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[6] serial_test_inst.hba_gpio_inst.hba_dbus_slave[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[7] serial_test_inst.hba_gpio_inst.hba_dbus_slave[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_abus[11]
1 1
.names clk serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_clk
1 1
.names reset serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_reset
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_rnw
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_select
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.periph_addr[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.periph_addr[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.periph_addr[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.periph_addr[3]
1 1
.names $false serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_autoclr_mask[0]
1 1
.names $false serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_autoclr_mask[1]
1 1
.names $false serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_autoclr_mask[2]
1 1
.names $false serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_autoclr_mask[3]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0_in[0]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0_in[1]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0_in[2]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0_in[3]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0_in[4]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0_in[5]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0_in[6]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0_in[7]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[4] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1_in[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[5] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1_in[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[6] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1_in[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[7] serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1_in[7]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2_in[0]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2_in[1]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2_in[2]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2_in[3]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2_in[4]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2_in[5]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2_in[6]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2_in[7]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3_in[0]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3_in[1]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3_in[2]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3_in[3]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3_in[4]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3_in[5]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3_in[6]
1 1
.names $undef serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg3_in[7]
1 1
.names $false serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_wr_mask[0]
1 1
.names $true serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_wr_mask[1]
1 1
.names $false serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_wr_mask[2]
1 1
.names $false serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_wr_mask[3]
1 1
.names reset serial_test_inst.hba_gpio_inst.hba_reset
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master serial_test_inst.hba_gpio_inst.hba_rnw
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.hba_gpio_inst.hba_select
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_xferack_slave serial_test_inst.hba_gpio_inst.hba_xferack_slave
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[0] serial_test_inst.hba_gpio_inst.reg_dir[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[1] serial_test_inst.hba_gpio_inst.reg_dir[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[2] serial_test_inst.hba_gpio_inst.reg_dir[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[3] serial_test_inst.hba_gpio_inst.reg_dir[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[4] serial_test_inst.hba_gpio_inst.reg_dir[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[5] serial_test_inst.hba_gpio_inst.reg_dir[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[6] serial_test_inst.hba_gpio_inst.reg_dir[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg0[7] serial_test_inst.hba_gpio_inst.reg_dir[7]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[0] serial_test_inst.hba_gpio_inst.reg_intr_en[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[1] serial_test_inst.hba_gpio_inst.reg_intr_en[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[2] serial_test_inst.hba_gpio_inst.reg_intr_en[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[3] serial_test_inst.hba_gpio_inst.reg_intr_en[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[4] serial_test_inst.hba_gpio_inst.reg_intr_en[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[5] serial_test_inst.hba_gpio_inst.reg_intr_en[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[6] serial_test_inst.hba_gpio_inst.reg_intr_en[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg2[7] serial_test_inst.hba_gpio_inst.reg_intr_en[7]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[0] serial_test_inst.hba_gpio_inst.reg_pins[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[1] serial_test_inst.hba_gpio_inst.reg_pins[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[2] serial_test_inst.hba_gpio_inst.reg_pins[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[3] serial_test_inst.hba_gpio_inst.reg_pins[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[4] serial_test_inst.hba_gpio_inst.reg_pins[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[5] serial_test_inst.hba_gpio_inst.reg_pins[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[6] serial_test_inst.hba_gpio_inst.reg_pins[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[7] serial_test_inst.hba_gpio_inst.reg_pins[7]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1_in[0] serial_test_inst.hba_gpio_inst.reg_pins_in[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1_in[1] serial_test_inst.hba_gpio_inst.reg_pins_in[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1_in[2] serial_test_inst.hba_gpio_inst.reg_pins_in[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1_in[3] serial_test_inst.hba_gpio_inst.reg_pins_in[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[4] serial_test_inst.hba_gpio_inst.reg_pins_in[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[5] serial_test_inst.hba_gpio_inst.reg_pins_in[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[6] serial_test_inst.hba_gpio_inst.reg_pins_in[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_reg1[7] serial_test_inst.hba_gpio_inst.reg_pins_in[7]
1 1
.names $undef serial_test_inst.hba_gpio_inst.reg_pins_prev[4]
1 1
.names $undef serial_test_inst.hba_gpio_inst.reg_pins_prev[5]
1 1
.names $undef serial_test_inst.hba_gpio_inst.reg_pins_prev[6]
1 1
.names $undef serial_test_inst.hba_gpio_inst.reg_pins_prev[7]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.slv_wr_en serial_test_inst.hba_gpio_inst.slv_wr_en
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant serial_test_inst.hba_mgrant[0]
1 1
.names serial_test_inst.hba_arbiter_inst.hba_mgrant[1] serial_test_inst.hba_mgrant[1]
1 1
.names serial_test_inst.hba_arbiter_inst.hba_mgrant[2] serial_test_inst.hba_mgrant[2]
1 1
.names serial_test_inst.hba_arbiter_inst.hba_mgrant[3] serial_test_inst.hba_mgrant[3]
1 1
.names serial_test_inst.hba_arbiter_inst.hba_mrequest[0] serial_test_inst.hba_mrequest[0]
1 1
.names $false serial_test_inst.hba_mrequest[1]
1 1
.names $false serial_test_inst.hba_mrequest[2]
1 1
.names $false serial_test_inst.hba_mrequest[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] serial_test_inst.hba_or_masters_inst.hba_abus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] serial_test_inst.hba_or_masters_inst.hba_abus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] serial_test_inst.hba_or_masters_inst.hba_abus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] serial_test_inst.hba_or_masters_inst.hba_abus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] serial_test_inst.hba_or_masters_inst.hba_abus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] serial_test_inst.hba_or_masters_inst.hba_abus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] serial_test_inst.hba_or_masters_inst.hba_abus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] serial_test_inst.hba_or_masters_inst.hba_abus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.hba_or_masters_inst.hba_abus[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.hba_or_masters_inst.hba_abus[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.hba_or_masters_inst.hba_abus[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.hba_or_masters_inst.hba_abus[11]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] serial_test_inst.hba_or_masters_inst.hba_abus_master0[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] serial_test_inst.hba_or_masters_inst.hba_abus_master0[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] serial_test_inst.hba_or_masters_inst.hba_abus_master0[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] serial_test_inst.hba_or_masters_inst.hba_abus_master0[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] serial_test_inst.hba_or_masters_inst.hba_abus_master0[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] serial_test_inst.hba_or_masters_inst.hba_abus_master0[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] serial_test_inst.hba_or_masters_inst.hba_abus_master0[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] serial_test_inst.hba_or_masters_inst.hba_abus_master0[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.hba_or_masters_inst.hba_abus_master0[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.hba_or_masters_inst.hba_abus_master0[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.hba_or_masters_inst.hba_abus_master0[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.hba_or_masters_inst.hba_abus_master0[11]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[0]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[1]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[2]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[3]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[4]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[5]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[6]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[7]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[8]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[9]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[10]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master1[11]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[0]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[1]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[2]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[3]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[4]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[5]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[6]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[7]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[8]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[9]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[10]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master2[11]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[0]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[1]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[2]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[3]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[4]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[5]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[6]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[7]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[8]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[9]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[10]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_abus_master3[11]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] serial_test_inst.hba_or_masters_inst.hba_dbus[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] serial_test_inst.hba_or_masters_inst.hba_dbus[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] serial_test_inst.hba_or_masters_inst.hba_dbus[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] serial_test_inst.hba_or_masters_inst.hba_dbus[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] serial_test_inst.hba_or_masters_inst.hba_dbus[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] serial_test_inst.hba_or_masters_inst.hba_dbus[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] serial_test_inst.hba_or_masters_inst.hba_dbus[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] serial_test_inst.hba_or_masters_inst.hba_dbus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[0] serial_test_inst.hba_or_masters_inst.hba_dbus_master0[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[1] serial_test_inst.hba_or_masters_inst.hba_dbus_master0[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[2] serial_test_inst.hba_or_masters_inst.hba_dbus_master0[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[3] serial_test_inst.hba_or_masters_inst.hba_dbus_master0[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[4] serial_test_inst.hba_or_masters_inst.hba_dbus_master0[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[5] serial_test_inst.hba_or_masters_inst.hba_dbus_master0[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[6] serial_test_inst.hba_or_masters_inst.hba_dbus_master0[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[7] serial_test_inst.hba_or_masters_inst.hba_dbus_master0[7]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master1[0]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master1[1]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master1[2]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master1[3]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master1[4]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master1[5]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master1[6]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master1[7]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master2[0]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master2[1]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master2[2]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master2[3]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master2[4]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master2[5]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master2[6]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master2[7]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master3[0]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master3[1]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master3[2]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master3[3]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master3[4]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master3[5]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master3[6]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_dbus_master3[7]
1 1
.names serial_test_inst.hba_dbus_slave[0] serial_test_inst.hba_or_masters_inst.hba_dbus_slave[0]
1 1
.names serial_test_inst.hba_dbus_slave[1] serial_test_inst.hba_or_masters_inst.hba_dbus_slave[1]
1 1
.names serial_test_inst.hba_dbus_slave[2] serial_test_inst.hba_or_masters_inst.hba_dbus_slave[2]
1 1
.names serial_test_inst.hba_dbus_slave[3] serial_test_inst.hba_or_masters_inst.hba_dbus_slave[3]
1 1
.names serial_test_inst.hba_dbus_slave[4] serial_test_inst.hba_or_masters_inst.hba_dbus_slave[4]
1 1
.names serial_test_inst.hba_dbus_slave[5] serial_test_inst.hba_or_masters_inst.hba_dbus_slave[5]
1 1
.names serial_test_inst.hba_dbus_slave[6] serial_test_inst.hba_or_masters_inst.hba_dbus_slave[6]
1 1
.names serial_test_inst.hba_dbus_slave[7] serial_test_inst.hba_or_masters_inst.hba_dbus_slave[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master serial_test_inst.hba_or_masters_inst.hba_rnw
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master serial_test_inst.hba_or_masters_inst.hba_rnw_master[0]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_rnw_master[1]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_rnw_master[2]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_rnw_master[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.hba_or_masters_inst.hba_select
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.hba_or_masters_inst.hba_select_master[0]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_select_master[1]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_select_master[2]
1 1
.names $false serial_test_inst.hba_or_masters_inst.hba_select_master[3]
1 1
.names serial_test_inst.hba_dbus_slave[0] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave[0]
1 1
.names serial_test_inst.hba_dbus_slave[1] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave[1]
1 1
.names serial_test_inst.hba_dbus_slave[2] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave[2]
1 1
.names serial_test_inst.hba_dbus_slave[3] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave[3]
1 1
.names serial_test_inst.hba_dbus_slave[4] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave[4]
1 1
.names serial_test_inst.hba_dbus_slave[5] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave[5]
1 1
.names serial_test_inst.hba_dbus_slave[6] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave[6]
1 1
.names serial_test_inst.hba_dbus_slave[7] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[0] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave0[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[1] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave0[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[2] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave0[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[3] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave0[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[4] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave0[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[5] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave0[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[6] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave0[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[7] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave0[7]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[0] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave1[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[1] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave1[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[2] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave1[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[3] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave1[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[4] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave1[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[5] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave1[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[6] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave1[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus_slave[7] serial_test_inst.hba_or_slaves_inst.hba_dbus_slave1[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave10[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave10[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave10[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave10[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave10[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave10[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave10[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave10[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave11[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave11[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave11[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave11[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave11[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave11[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave11[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave11[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave12[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave12[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave12[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave12[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave12[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave12[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave12[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave12[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave13[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave13[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave13[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave13[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave13[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave13[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave13[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave13[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave14[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave14[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave14[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave14[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave14[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave14[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave14[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave14[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave15[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave15[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave15[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave15[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave15[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave15[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave15[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave15[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave2[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave2[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave2[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave2[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave2[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave2[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave2[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave2[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave3[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave3[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave3[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave3[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave3[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave3[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave3[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave3[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave4[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave4[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave4[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave4[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave4[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave4[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave4[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave4[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave5[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave5[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave5[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave5[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave5[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave5[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave5[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave5[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave6[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave6[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave6[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave6[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave6[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave6[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave6[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave6[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave7[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave7[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave7[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave7[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave7[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave7[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave7[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave7[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave8[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave8[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave8[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave8[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave8[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave8[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave8[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave8[7]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave9[0]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave9[1]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave9[2]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave9[3]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave9[4]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave9[5]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave9[6]
1 1
.names $false serial_test_inst.hba_or_slaves_inst.hba_dbus_slave9[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_xferack_slave serial_test_inst.hba_or_slaves_inst.hba_xferack_slave[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_xferack_slave serial_test_inst.hba_or_slaves_inst.hba_xferack_slave[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master serial_test_inst.hba_rnw
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master serial_test_inst.hba_rnw_master[0]
1 1
.names $false serial_test_inst.hba_rnw_master[1]
1 1
.names $false serial_test_inst.hba_rnw_master[2]
1 1
.names $false serial_test_inst.hba_rnw_master[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.hba_select
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.hba_select_master[0]
1 1
.names $false serial_test_inst.hba_select_master[1]
1 1
.names $false serial_test_inst.hba_select_master[2]
1 1
.names $false serial_test_inst.hba_select_master[3]
1 1
.names serial_test_inst.hba_or_slaves_inst.hba_xferack serial_test_inst.hba_xferack
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_xferack_slave serial_test_inst.hba_xferack_slave[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_xferack_slave serial_test_inst.hba_xferack_slave[1]
1 1
.names $undef serial_test_inst.hba_xferack_slave0
1 1
.names $undef serial_test_inst.hba_xferack_slave1
1 1
.names serial_test_inst.serial_fpga_inst.io_intr serial_test_inst.intr
1 1
.names reset serial_test_inst.reset
1 1
.names PIN_1 serial_test_inst.rxd
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[0] serial_test_inst.serial_fpga_inst.app_data_out[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[1] serial_test_inst.serial_fpga_inst.app_data_out[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[2] serial_test_inst.serial_fpga_inst.app_data_out[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[3] serial_test_inst.serial_fpga_inst.app_data_out[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[4] serial_test_inst.serial_fpga_inst.app_data_out[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[5] serial_test_inst.serial_fpga_inst.app_data_out[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[6] serial_test_inst.serial_fpga_inst.app_data_out[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_out[7] serial_test_inst.serial_fpga_inst.app_data_out[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.app_valid_out serial_test_inst.serial_fpga_inst.app_valid_out
1 1
.names serial_test_inst.serial_fpga_inst.rnw_bit serial_test_inst.serial_fpga_inst.cmd_byte[7]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[0] serial_test_inst.serial_fpga_inst.core_addr_bits[0]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[1] serial_test_inst.serial_fpga_inst.core_addr_bits[1]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[2] serial_test_inst.serial_fpga_inst.core_addr_bits[2]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[3] serial_test_inst.serial_fpga_inst.core_addr_bits[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] serial_test_inst.serial_fpga_inst.hba_abus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] serial_test_inst.serial_fpga_inst.hba_abus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] serial_test_inst.serial_fpga_inst.hba_abus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] serial_test_inst.serial_fpga_inst.hba_abus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] serial_test_inst.serial_fpga_inst.hba_abus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] serial_test_inst.serial_fpga_inst.hba_abus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] serial_test_inst.serial_fpga_inst.hba_abus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] serial_test_inst.serial_fpga_inst.hba_abus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.serial_fpga_inst.hba_abus[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.serial_fpga_inst.hba_abus[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.serial_fpga_inst.hba_abus[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.serial_fpga_inst.hba_abus[11]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] serial_test_inst.serial_fpga_inst.hba_abus_master[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] serial_test_inst.serial_fpga_inst.hba_abus_master[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] serial_test_inst.serial_fpga_inst.hba_abus_master[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] serial_test_inst.serial_fpga_inst.hba_abus_master[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] serial_test_inst.serial_fpga_inst.hba_abus_master[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] serial_test_inst.serial_fpga_inst.hba_abus_master[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] serial_test_inst.serial_fpga_inst.hba_abus_master[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] serial_test_inst.serial_fpga_inst.hba_abus_master[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.serial_fpga_inst.hba_abus_master[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.serial_fpga_inst.hba_abus_master[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.serial_fpga_inst.hba_abus_master[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.serial_fpga_inst.hba_abus_master[11]
1 1
.names clk serial_test_inst.serial_fpga_inst.hba_clk
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] serial_test_inst.serial_fpga_inst.hba_dbus[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] serial_test_inst.serial_fpga_inst.hba_dbus[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] serial_test_inst.serial_fpga_inst.hba_dbus[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] serial_test_inst.serial_fpga_inst.hba_dbus[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] serial_test_inst.serial_fpga_inst.hba_dbus[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] serial_test_inst.serial_fpga_inst.hba_dbus[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] serial_test_inst.serial_fpga_inst.hba_dbus[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] serial_test_inst.serial_fpga_inst.hba_dbus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[0] serial_test_inst.serial_fpga_inst.hba_dbus_master[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[1] serial_test_inst.serial_fpga_inst.hba_dbus_master[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[2] serial_test_inst.serial_fpga_inst.hba_dbus_master[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[3] serial_test_inst.serial_fpga_inst.hba_dbus_master[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[4] serial_test_inst.serial_fpga_inst.hba_dbus_master[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[5] serial_test_inst.serial_fpga_inst.hba_dbus_master[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[6] serial_test_inst.serial_fpga_inst.hba_dbus_master[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus_master[7] serial_test_inst.serial_fpga_inst.hba_dbus_master[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[0] serial_test_inst.serial_fpga_inst.hba_dbus_slave[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[1] serial_test_inst.serial_fpga_inst.hba_dbus_slave[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[2] serial_test_inst.serial_fpga_inst.hba_dbus_slave[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[3] serial_test_inst.serial_fpga_inst.hba_dbus_slave[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[4] serial_test_inst.serial_fpga_inst.hba_dbus_slave[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[5] serial_test_inst.serial_fpga_inst.hba_dbus_slave[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[6] serial_test_inst.serial_fpga_inst.hba_dbus_slave[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus_slave[7] serial_test_inst.serial_fpga_inst.hba_dbus_slave[7]
1 1
.names serial_test_inst.serial_fpga_inst.app_core_addr[0] serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr[0]
1 1
.names serial_test_inst.serial_fpga_inst.app_core_addr[1] serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr[1]
1 1
.names serial_test_inst.serial_fpga_inst.app_core_addr[2] serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr[2]
1 1
.names serial_test_inst.serial_fpga_inst.app_core_addr[3] serial_test_inst.serial_fpga_inst.hba_master_inst.app_core_addr[3]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[0] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[0]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[1] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[1]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[2] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[2]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[3] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[3]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[4] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[4]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[5] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[5]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[6] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[6]
1 1
.names serial_test_inst.serial_fpga_inst.app_data_in[7] serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in[7]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_master_inst.app_data_in_reg[8]
1 1
.names serial_test_inst.serial_fpga_inst.app_en_strobe serial_test_inst.serial_fpga_inst.hba_master_inst.app_en_strobe
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[0] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[0]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[1] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[1]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[2] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[2]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[3] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[3]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[4] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[4]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[5] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[5]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[6] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[6]
1 1
.names serial_test_inst.serial_fpga_inst.app_reg_addr[7] serial_test_inst.serial_fpga_inst.hba_master_inst.app_reg_addr[7]
1 1
.names serial_test_inst.serial_fpga_inst.app_rnw serial_test_inst.serial_fpga_inst.hba_master_inst.app_rnw
1 1
.names clk serial_test_inst.serial_fpga_inst.hba_master_inst.hba_clk
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_dbus[7]
1 1
.names serial_test_inst.hba_arbiter_inst.hba_mrequest[0] serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mrequest
1 1
.names reset serial_test_inst.serial_fpga_inst.hba_master_inst.hba_reset
1 1
.names serial_test_inst.hba_or_slaves_inst.hba_xferack serial_test_inst.serial_fpga_inst.hba_master_inst.hba_xferack
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_mgrant serial_test_inst.serial_fpga_inst.hba_mgrant
1 1
.names serial_test_inst.hba_arbiter_inst.hba_mrequest[0] serial_test_inst.serial_fpga_inst.hba_mrequest
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[0] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[1] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[2] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[3] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[4] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[5] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[6] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[7] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[8]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[9]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[10]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_abus[11]
1 1
.names clk serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_clk
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[0] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus[0]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[1] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus[1]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[2] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus[2]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[3] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus[3]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[4] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus[4]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[5] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus[5]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[6] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus[6]
1 1
.names serial_test_inst.hba_gpio_inst.hba_reg_bank_inst.hba_dbus[7] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_dbus[7]
1 1
.names reset serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_reset
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_rnw
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_select
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[8] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.periph_addr[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[9] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.periph_addr[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[10] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.periph_addr[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_abus_master[11] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.periph_addr[3]
1 1
.names $true serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_autoclr_mask[0]
1 1
.names $true serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_autoclr_mask[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_autoclr_mask[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_autoclr_mask[3]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr0_in[0] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0_in[0]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr0_in[1] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0_in[1]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr0_in[2] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0_in[2]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr0_in[3] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0_in[3]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr0_in[4] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0_in[4]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr0_in[5] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0_in[5]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr0_in[6] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0_in[6]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr0_in[7] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0_in[7]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr1_in[0] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1_in[0]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr1_in[1] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1_in[1]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr1_in[2] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1_in[2]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr1_in[3] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1_in[3]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr1_in[4] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1_in[4]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr1_in[5] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1_in[5]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr1_in[6] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1_in[6]
1 1
.names serial_test_inst.serial_fpga_inst.reg_intr1_in[7] serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1_in[7]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2_in[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2_in[1]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2_in[2]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2_in[3]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2_in[4]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2_in[5]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2_in[6]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg2_in[7]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3_in[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3_in[1]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3_in[2]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3_in[3]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3_in[4]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3_in[5]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3_in[6]
1 1
.names $undef serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg3_in[7]
1 1
.names serial_test_inst.serial_fpga_inst.slv_wr_en serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_wr_en
1 1
.names $true serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_wr_mask[0]
1 1
.names $true serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_wr_mask[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_wr_mask[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_wr_mask[3]
1 1
.names reset serial_test_inst.serial_fpga_inst.hba_reset
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master serial_test_inst.serial_fpga_inst.hba_rnw
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_rnw_master serial_test_inst.serial_fpga_inst.hba_rnw_master
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.serial_fpga_inst.hba_select
1 1
.names serial_test_inst.serial_fpga_inst.hba_master_inst.hba_select_master serial_test_inst.serial_fpga_inst.hba_select_master
1 1
.names serial_test_inst.hba_or_slaves_inst.hba_xferack serial_test_inst.serial_fpga_inst.hba_xferack
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.hba_xferack_slave serial_test_inst.serial_fpga_inst.hba_xferack_slave
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[1]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[2]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[3]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[4]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[5]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[6]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[7]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[8]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[9]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[10]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[11]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[12]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[13]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[14]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[15]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[16]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[17]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[18]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[19]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[20]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[21]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[22]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[23]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[24]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[25]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[26]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[27]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[28]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[29]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[30]
1 1
.names $undef serial_test_inst.serial_fpga_inst.i[31]
1 1
.names PIN_1 serial_test_inst.serial_fpga_inst.io_rxd
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx serial_test_inst.serial_fpga_inst.io_txd
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[4] serial_test_inst.serial_fpga_inst.num_bytes_bits[0]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[5] serial_test_inst.serial_fpga_inst.num_bytes_bits[1]
1 1
.names serial_test_inst.serial_fpga_inst.cmd_byte[6] serial_test_inst.serial_fpga_inst.num_bytes_bits[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[0] serial_test_inst.serial_fpga_inst.reg_intr0[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[1] serial_test_inst.serial_fpga_inst.reg_intr0[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[2] serial_test_inst.serial_fpga_inst.reg_intr0[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[3] serial_test_inst.serial_fpga_inst.reg_intr0[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[4] serial_test_inst.serial_fpga_inst.reg_intr0[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[5] serial_test_inst.serial_fpga_inst.reg_intr0[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[6] serial_test_inst.serial_fpga_inst.reg_intr0[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg0[7] serial_test_inst.serial_fpga_inst.reg_intr0[7]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[0] serial_test_inst.serial_fpga_inst.reg_intr1[0]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[1] serial_test_inst.serial_fpga_inst.reg_intr1[1]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[2] serial_test_inst.serial_fpga_inst.reg_intr1[2]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[3] serial_test_inst.serial_fpga_inst.reg_intr1[3]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[4] serial_test_inst.serial_fpga_inst.reg_intr1[4]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[5] serial_test_inst.serial_fpga_inst.reg_intr1[5]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[6] serial_test_inst.serial_fpga_inst.reg_intr1[6]
1 1
.names serial_test_inst.serial_fpga_inst.hba_reg_bank_inst.slv_reg1[7] serial_test_inst.serial_fpga_inst.reg_intr1[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] serial_test_inst.serial_fpga_inst.rx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.rx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.rx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.rx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.rx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.rx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.rx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.rx_data[7]
1 1
.names clk serial_test_inst.serial_fpga_inst.send_recv_inst.clk
1 1
.names reset serial_test_inst.serial_fpga_inst.send_recv_inst.reset
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.send_recv_inst.rx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.rx_valid serial_test_inst.serial_fpga_inst.send_recv_inst.rx_valid
1 1
.names serial_test_inst.serial_fpga_inst.serial_rd serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rd
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[0] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[1] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[2] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[3] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[4] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[5] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[6] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.serial_tx_data[7] serial_test_inst.serial_fpga_inst.send_recv_inst.serial_tx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.serial_wr serial_test_inst.serial_fpga_inst.send_recv_inst.serial_wr
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[0] serial_test_inst.serial_fpga_inst.serial_rx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[1] serial_test_inst.serial_fpga_inst.serial_rx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[2] serial_test_inst.serial_fpga_inst.serial_rx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[3] serial_test_inst.serial_fpga_inst.serial_rx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[4] serial_test_inst.serial_fpga_inst.serial_rx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[5] serial_test_inst.serial_fpga_inst.serial_rx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[6] serial_test_inst.serial_fpga_inst.serial_rx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_rx_data[7] serial_test_inst.serial_fpga_inst.serial_rx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.serial_valid serial_test_inst.serial_fpga_inst.serial_valid
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[0]
1 1
.names serial_test_inst.hba_gpio_inst.slave_interrupt serial_test_inst.serial_fpga_inst.slave_interrupt[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[8]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[13]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[14]
1 1
.names $false serial_test_inst.serial_fpga_inst.slave_interrupt[15]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_busy serial_test_inst.serial_fpga_inst.tx_busy
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] serial_test_inst.serial_fpga_inst.tx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] serial_test_inst.serial_fpga_inst.tx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] serial_test_inst.serial_fpga_inst.tx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] serial_test_inst.serial_fpga_inst.tx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] serial_test_inst.serial_fpga_inst.tx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] serial_test_inst.serial_fpga_inst.tx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] serial_test_inst.serial_fpga_inst.tx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] serial_test_inst.serial_fpga_inst.tx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe serial_test_inst.serial_fpga_inst.uart0_rd
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe serial_test_inst.serial_fpga_inst.uart0_wr
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[6]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[8]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[11]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[12]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[15]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[16]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[18]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[19]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[20]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[21]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[22]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[24]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[31]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[32]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[33]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[34]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[35]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[36]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[37]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.aclkfreq[38]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[8]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[9]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[13]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[16]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.baud[31]
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.clk
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[1]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[2]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[3]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[4]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[5]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[8]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[9]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[11]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[13]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[15]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[16]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[18]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[23]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[25]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[26]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[27]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[28]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[29]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[30]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[31]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[32]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[33]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[34]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[35]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[36]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[37]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dInc[38]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[1]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[2]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[3]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[4]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[5]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.dN[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.fastclk
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.ser_clk
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[8]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[16]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._rx.baud[31]
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst._rx.clk
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.uart_inst._rx.data[7]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[2]
1 1
.names PIN_1 serial_test_inst.serial_fpga_inst.uart_inst._rx.hhN[0]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._rx.hhN[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[1] serial_test_inst.serial_fpga_inst.uart_inst._rx.hhN[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe serial_test_inst.serial_fpga_inst.uart_inst._rx.rd
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq serial_test_inst.serial_fpga_inst.uart_inst._rx.resetq
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.hh[1] serial_test_inst.serial_fpga_inst.uart_inst._rx.shifterN[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.restart serial_test_inst.serial_fpga_inst.uart_inst._rx.startbit
1 1
.names PIN_1 serial_test_inst.serial_fpga_inst.uart_inst._rx.uart_rx
1 1
.names serial_test_inst.serial_fpga_inst.rx_valid serial_test_inst.serial_fpga_inst.uart_inst._rx.valid
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[6]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[8]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[11]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[12]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[15]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[16]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[18]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[19]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[20]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[21]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[22]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[24]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[31]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[32]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[33]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[34]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[35]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[36]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[37]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.aclkfreq[38]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[8]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[16]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.baud[31]
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.clk
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[8]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[11]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[15]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.d[38] serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[16]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[17]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[23]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[25]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[26]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[27]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[28]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[29]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[30]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[31]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[32]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[33]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[34]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[35]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[36]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[37]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dInc[38]
1 1
.names $undef serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.dN[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.fastclk
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.resetq
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.restart
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.ser_clk serial_test_inst.serial_fpga_inst.uart_inst._tx._baudgen.ser_clk
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[8]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[16]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst._tx.baud[31]
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst._tx.clk
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq serial_test_inst.serial_fpga_inst.uart_inst._tx.resetq
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_busy serial_test_inst.serial_fpga_inst.uart_inst._tx.sending
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_busy serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_busy
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[0]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[1]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[3]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[4]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[5]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[6]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_dat_i[7]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_wr_i
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[0]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[1]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[2]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[3]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[4]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[5]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[6]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[7]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[8]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst.baud[9]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[10]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[11]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[12]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[13]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst.baud[14]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst.baud[15]
1 1
.names $true serial_test_inst.serial_fpga_inst.uart_inst.baud[16]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[17]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[18]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[19]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[20]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[21]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[22]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[23]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[24]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[25]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[26]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[27]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[28]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[29]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[30]
1 1
.names $false serial_test_inst.serial_fpga_inst.uart_inst.baud[31]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_busy serial_test_inst.serial_fpga_inst.uart_inst.busy
1 1
.names clk serial_test_inst.serial_fpga_inst.uart_inst.clk
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.rx_rd_strobe serial_test_inst.serial_fpga_inst.uart_inst.rd
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx._baudgen.resetq serial_test_inst.serial_fpga_inst.uart_inst.resetq
1 1
.names PIN_1 serial_test_inst.serial_fpga_inst.uart_inst.rx
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[0] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[1] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[2] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[3] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[4] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[5] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[6] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._rx.shifter[7] serial_test_inst.serial_fpga_inst.uart_inst.rx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx serial_test_inst.serial_fpga_inst.uart_inst.tx
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[0] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[0]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[1] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[1]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[2] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[2]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[3] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[3]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[4] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[4]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[5] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[5]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[6] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[6]
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_data[7] serial_test_inst.serial_fpga_inst.uart_inst.tx_data[7]
1 1
.names serial_test_inst.serial_fpga_inst.rx_valid serial_test_inst.serial_fpga_inst.uart_inst.valid
1 1
.names serial_test_inst.serial_fpga_inst.send_recv_inst.tx_wr_strobe serial_test_inst.serial_fpga_inst.uart_inst.wr
1 1
.names $false serial_test_inst.slave_interrupt[0]
1 1
.names serial_test_inst.hba_gpio_inst.slave_interrupt serial_test_inst.slave_interrupt[1]
1 1
.names $false serial_test_inst.slave_interrupt[2]
1 1
.names $false serial_test_inst.slave_interrupt[3]
1 1
.names $false serial_test_inst.slave_interrupt[4]
1 1
.names $false serial_test_inst.slave_interrupt[5]
1 1
.names $false serial_test_inst.slave_interrupt[6]
1 1
.names $false serial_test_inst.slave_interrupt[7]
1 1
.names $false serial_test_inst.slave_interrupt[8]
1 1
.names $false serial_test_inst.slave_interrupt[9]
1 1
.names $false serial_test_inst.slave_interrupt[10]
1 1
.names $false serial_test_inst.slave_interrupt[11]
1 1
.names $false serial_test_inst.slave_interrupt[12]
1 1
.names $false serial_test_inst.slave_interrupt[13]
1 1
.names $false serial_test_inst.slave_interrupt[14]
1 1
.names $false serial_test_inst.slave_interrupt[15]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx serial_test_inst.txd
1 1
.names serial_test_inst.hba_gpio_inst.gpio_in_sig[0] slot1_gpio_in_sig[0]
1 1
.names serial_test_inst.hba_gpio_inst.gpio_in_sig[1] slot1_gpio_in_sig[1]
1 1
.names serial_test_inst.hba_gpio_inst.gpio_in_sig[2] slot1_gpio_in_sig[2]
1 1
.names serial_test_inst.hba_gpio_inst.gpio_in_sig[3] slot1_gpio_in_sig[3]
1 1
.names serial_test_inst.serial_fpga_inst.uart_inst._tx.uart_tx txd
1 1
.end
