{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700179736616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700179736616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 21:08:56 2023 " "Processing started: Thu Nov 16 21:08:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700179736616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700179736616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700179736616 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700179736899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerN-behav0 " "Found design unit 1: registerN-behav0" {  } { { "registerN.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/registerN.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerN " "Found entity 1: registerN" {  } { { "registerN.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/registerN.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer2x1-behav0 " "Found design unit 1: multiplexer2x1-behav0" {  } { { "multiplexer2x1.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/multiplexer2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2x1 " "Found entity 1: multiplexer2x1" {  } { { "multiplexer2x1.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/multiplexer2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-behav0 " "Found design unit 1: compare-behav0" {  } { { "compare.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/compare.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "compare.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/compare.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addersubtractor-arch1 " "Found design unit 1: addersubtractor-arch1" {  } { { "adderSubtractor.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/adderSubtractor.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""} { "Info" "ISGN_ENTITY_NAME" "1 addersubtractor " "Found entity 1: addersubtractor" {  } { { "adderSubtractor.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/adderSubtractor.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha256_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_top_level-sha256_top_level_arch " "Found design unit 1: sha256_top_level-sha256_top_level_arch" {  } { { "sha256_top_level.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256_top_level " "Found entity 1: sha256_top_level" {  } { { "sha256_top_level.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_operative_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha256_operative_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_operative_block-sha256_operative_block_arch " "Found design unit 1: sha256_operative_block-sha256_operative_block_arch" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256_operative_block " "Found entity 1: sha256_operative_block" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha256_control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_control_block-sha256_control_block_arch " "Found design unit 1: sha256_control_block-sha256_control_block_arch" {  } { { "sha256_control_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_control_block.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256_control_block " "Found entity 1: sha256_control_block" {  } { { "sha256_control_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_control_block.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_8-SYN " "Found design unit 1: ram_8-SYN" {  } { { "ram_8.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_8.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_8 " "Found entity 1: ram_8" {  } { { "ram_8.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_k-SYN " "Found design unit 1: ram_k-SYN" {  } { { "ram_k.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_k.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_k " "Found entity 1: ram_k" {  } { { "ram_k.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_h-SYN " "Found design unit 1: ram_h-SYN" {  } { { "ram_h.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_h.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_h " "Found entity 1: ram_h" {  } { { "ram_h.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_h.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_32-SYN " "Found design unit 1: ram_32-SYN" {  } { { "ram_32.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_32.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_32 " "Found entity 1: ram_32" {  } { { "ram_32.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/ram_32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700179737259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha256_top_level " "Elaborating entity \"sha256_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700179737337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_control_block sha256_control_block:sha256_control_block_0 " "Elaborating entity \"sha256_control_block\" for hierarchy \"sha256_control_block:sha256_control_block_0\"" {  } { { "sha256_top_level.vhd" "sha256_control_block_0" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700179737337 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state sha256_control_block.vhd(41) " "VHDL Process Statement warning at sha256_control_block.vhd(41): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sha256_control_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_control_block.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_control_block:sha256_control_block_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "chip_select sha256_control_block.vhd(43) " "VHDL Process Statement warning at sha256_control_block.vhd(43): signal \"chip_select\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sha256_control_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_control_block.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_control_block:sha256_control_block_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_operative_block sha256_operative_block:sha256_operative_block_0 " "Elaborating entity \"sha256_operative_block\" for hierarchy \"sha256_operative_block:sha256_operative_block_0\"" {  } { { "sha256_top_level.vhd" "sha256_operative_block_0" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700179737337 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt0 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt1 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt2 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt3 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt4 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt5 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt6 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt7 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stt8 sha256_operative_block.vhd(16) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(16): used implicit default value for signal \"stt8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output sha256_operative_block.vhd(18) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(18): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_read_data sha256_operative_block.vhd(129) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(129): object \"ram_read_data\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chunks_ram_out sha256_operative_block.vhd(132) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(132): object \"chunks_ram_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "chunks_ram_in sha256_operative_block.vhd(132) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(132): used explicit default value for signal \"chunks_ram_in\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "chunks_ram_address sha256_operative_block.vhd(132) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(132): used explicit default value for signal \"chunks_ram_address\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_ram_out sha256_operative_block.vhd(135) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(135): object \"w_ram_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_ram_in sha256_operative_block.vhd(135) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(135): used explicit default value for signal \"w_ram_in\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 135 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_ram_address sha256_operative_block.vhd(135) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(135): used explicit default value for signal \"w_ram_address\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 135 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k_ram_out sha256_operative_block.vhd(138) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(138): object \"k_ram_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k_ram_in sha256_operative_block.vhd(138) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(138): used explicit default value for signal \"k_ram_in\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 138 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k_ram_address sha256_operative_block.vhd(138) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(138): used explicit default value for signal \"k_ram_address\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 138 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_ram_out sha256_operative_block.vhd(141) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(141): object \"h_ram_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_ram_in sha256_operative_block.vhd(141) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(141): used explicit default value for signal \"h_ram_in\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "h_ram_address sha256_operative_block.vhd(141) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(141): used explicit default value for signal \"h_ram_address\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "word_id_reg_in sha256_operative_block.vhd(147) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(147): used explicit default value for signal \"word_id_reg_in\" because signal was never assigned a value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_reg_out sha256_operative_block.vhd(149) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(149): object \"len_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "len_reg_in sha256_operative_block.vhd(149) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(149): used implicit default value for signal \"len_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 149 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k_bits_to_append_reg_out sha256_operative_block.vhd(150) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(150): object \"k_bits_to_append_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "k_bits_to_append_reg_in sha256_operative_block.vhd(150) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(150): used implicit default value for signal \"k_bits_to_append_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_words_count_reg_out sha256_operative_block.vhd(151) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(151): object \"data_words_count_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_words_count_reg_in sha256_operative_block.vhd(151) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(151): used implicit default value for signal \"data_words_count_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bits_count_reg_out sha256_operative_block.vhd(152) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(152): object \"data_bits_count_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737337 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_bits_count_reg_in sha256_operative_block.vhd(152) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(152): used implicit default value for signal \"data_bits_count_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "total_size_reg_out sha256_operative_block.vhd(153) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(153): object \"total_size_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "total_size_reg_in sha256_operative_block.vhd(153) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(153): used implicit default value for signal \"total_size_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_module_of_512_reg_out sha256_operative_block.vhd(154) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(154): object \"is_module_of_512_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "is_module_of_512_reg_in sha256_operative_block.vhd(154) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(154): used implicit default value for signal \"is_module_of_512_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chunks_count_reg_out sha256_operative_block.vhd(155) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(155): object \"chunks_count_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chunks_count_reg_in sha256_operative_block.vhd(155) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(155): used implicit default value for signal \"chunks_count_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 155 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_reg_out sha256_operative_block.vhd(156) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(156): object \"aux_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "aux_reg_in sha256_operative_block.vhd(156) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(156): used implicit default value for signal \"aux_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 156 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chunk_id_reg_out sha256_operative_block.vhd(157) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(157): object \"chunk_id_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "chunk_id_reg_in sha256_operative_block.vhd(157) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(157): used implicit default value for signal \"chunk_id_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 157 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3_reg_out sha256_operative_block.vhd(158) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(158): object \"b3_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b3_reg_in sha256_operative_block.vhd(158) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(158): used implicit default value for signal \"b3_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 158 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2_reg_out sha256_operative_block.vhd(159) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(159): object \"b2_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b2_reg_in sha256_operative_block.vhd(159) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(159): used implicit default value for signal \"b2_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b1_reg_out sha256_operative_block.vhd(160) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(160): object \"b1_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b1_reg_in sha256_operative_block.vhd(160) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(160): used implicit default value for signal \"b1_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 160 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b0_reg_out sha256_operative_block.vhd(161) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(161): object \"b0_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b0_reg_in sha256_operative_block.vhd(161) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(161): used implicit default value for signal \"b0_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 161 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_sub_15_reg_out sha256_operative_block.vhd(162) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(162): object \"w_i_sub_15_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_15_reg_in sha256_operative_block.vhd(162) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(162): used implicit default value for signal \"w_i_sub_15_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_sub_2_reg_out sha256_operative_block.vhd(163) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(163): object \"w_i_sub_2_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_i_sub_2_reg_in sha256_operative_block.vhd(163) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(163): used implicit default value for signal \"w_i_sub_2_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s0_reg_out sha256_operative_block.vhd(164) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(164): object \"s0_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s0_reg_in sha256_operative_block.vhd(164) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(164): used implicit default value for signal \"s0_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 164 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s1_reg_out sha256_operative_block.vhd(165) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(165): object \"s1_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s1_reg_in sha256_operative_block.vhd(165) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(165): used implicit default value for signal \"s1_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res_reg_out sha256_operative_block.vhd(166) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(166): object \"res_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res_reg_in sha256_operative_block.vhd(166) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(166): used implicit default value for signal \"res_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 166 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_reg_out sha256_operative_block.vhd(168) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(168): object \"a_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_reg_in sha256_operative_block.vhd(168) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(168): used implicit default value for signal \"a_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 168 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_reg_out sha256_operative_block.vhd(169) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(169): object \"b_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b_reg_in sha256_operative_block.vhd(169) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(169): used implicit default value for signal \"b_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_reg_out sha256_operative_block.vhd(170) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(170): object \"c_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_reg_in sha256_operative_block.vhd(170) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(170): used implicit default value for signal \"c_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 170 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_reg_out sha256_operative_block.vhd(171) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(171): object \"d_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_reg_in sha256_operative_block.vhd(171) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(171): used implicit default value for signal \"d_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e_reg_out sha256_operative_block.vhd(172) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(172): object \"e_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "e_reg_in sha256_operative_block.vhd(172) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(172): used implicit default value for signal \"e_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 172 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_reg_out sha256_operative_block.vhd(173) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(173): object \"f_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f_reg_in sha256_operative_block.vhd(173) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(173): used implicit default value for signal \"f_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 173 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "g_reg_out sha256_operative_block.vhd(174) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(174): object \"g_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g_reg_in sha256_operative_block.vhd(174) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(174): used implicit default value for signal \"g_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 174 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_reg_out sha256_operative_block.vhd(175) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(175): object \"h_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h_reg_in sha256_operative_block.vhd(175) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(175): used implicit default value for signal \"h_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ch_reg_out sha256_operative_block.vhd(177) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(177): object \"ch_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ch_reg_in sha256_operative_block.vhd(177) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(177): used implicit default value for signal \"ch_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 177 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1_reg_out sha256_operative_block.vhd(178) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(178): object \"temp1_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp1_reg_in sha256_operative_block.vhd(178) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(178): used implicit default value for signal \"temp1_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maj_reg_out sha256_operative_block.vhd(179) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(179): object \"maj_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "maj_reg_in sha256_operative_block.vhd(179) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(179): used implicit default value for signal \"maj_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2_reg_out sha256_operative_block.vhd(180) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(180): object \"temp2_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp2_reg_in sha256_operative_block.vhd(180) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(180): used implicit default value for signal \"temp2_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "val_reg_out sha256_operative_block.vhd(182) " "Verilog HDL or VHDL warning at sha256_operative_block.vhd(182): object \"val_reg_out\" assigned a value but never read" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "val_reg_in sha256_operative_block.vhd(182) " "VHDL Signal Declaration warning at sha256_operative_block.vhd(182): used implicit default value for signal \"val_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1700179737353 "|sha256_top_level|sha256_operative_block:sha256_operative_block_0"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000000000\" 10 6 sha256_operative_block.vhd(208) " "VHDL Expression error at sha256_operative_block.vhd(208): expression \"\"0000000000\"\" has 10 elements ; expected 6 elements." {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 208 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1700179737353 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "address sha256_operative_block.vhd(205) " "VHDL error at sha256_operative_block.vhd(205): formal port or parameter \"address\" must have actual or default value" {  } { { "sha256_operative_block.vhd" "" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_operative_block.vhd" 205 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1700179737353 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "sha256_operative_block:sha256_operative_block_0 " "Can't elaborate user hierarchy \"sha256_operative_block:sha256_operative_block_0\"" {  } { { "sha256_top_level.vhd" "sha256_operative_block_0" { Text "C:/Users/Anderson Simioni/Desktop/SHA256/hardware/sha256_top_level.vhd" 94 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700179737353 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 89 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700179737431 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 16 21:08:57 2023 " "Processing ended: Thu Nov 16 21:08:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700179737431 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700179737431 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700179737431 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700179737431 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 89 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 89 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700179738056 ""}
