
*** Running vivado
    with args -log xfft_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xfft_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xfft_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 299.547 ; gain = 89.941
INFO: [Synth 8-638] synthesizing module 'xfft_0' [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'xfft_0' (52#1) [c:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Microphone - v2/lab9_v2/lab9_v2.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:82]
Finished RTL Elaboration : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 496.422 ; gain = 286.816
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 496.422 ; gain = 286.816
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 704.059 ; gain = 3.238
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 704.059 ; gain = 494.453
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 704.059 ; gain = 494.453
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 704.059 ; gain = 494.453
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 704.059 ; gain = 494.453
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:51 . Memory (MB): peak = 704.059 ; gain = 494.453
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 704.059 ; gain = 494.453
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:04 . Memory (MB): peak = 704.059 ; gain = 494.453
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:07 . Memory (MB): peak = 714.375 ; gain = 504.770
Finished IO Insertion : Time (s): cpu = 00:02:02 ; elapsed = 00:02:08 . Memory (MB): peak = 714.375 ; gain = 504.770
Finished Renaming Generated Instances : Time (s): cpu = 00:02:02 ; elapsed = 00:02:08 . Memory (MB): peak = 714.375 ; gain = 504.770
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 714.375 ; gain = 504.770
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:08 . Memory (MB): peak = 714.375 ; gain = 504.770
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 714.375 ; gain = 504.770
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 714.375 ; gain = 504.770

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     8|
|2     |DSP48E1_1 |     4|
|3     |LUT1      |    24|
|4     |LUT2      |   374|
|5     |LUT3      |   587|
|6     |LUT4      |   145|
|7     |LUT5      |    36|
|8     |LUT6      |   258|
|9     |MUXCY     |   582|
|10    |RAM64X1S  |    16|
|11    |RAMB18E1  |     1|
|12    |RAMB18SDP |     3|
|13    |SRL16E    |   605|
|14    |SRLC32E   |    82|
|15    |XORCY     |   551|
|16    |FD        |     5|
|17    |FDE       |   136|
|18    |FDR       |     8|
|19    |FDRE      |  2288|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:09 . Memory (MB): peak = 714.375 ; gain = 504.770
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 714.375 ; gain = 495.531
