{
    "design": {
        "design_info": {
            "boundary_crc": "0x0",
            "device": "xc7z010clg400-1",
            "gen_directory": "../../../../Quantum_FPGA_project_1.gen/sources_1/bd/system",
            "name": "system",
            "rev_ctrl_bd_flag": "RevCtrlBdOff",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2020.2"
        },
        "design_tree": {
            "processing_system7_0": "",
            "proc_sys_reset_0": "",
            "axi_gpio_0": "",
            "ps7_0_axi_periph": {
                "s00_couplers": {}
            }
        },
        "interface_ports": {
            "gpio_rtl_0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
            }
        },
        "components": {
            "processing_system7_0": {
                "vlnv": "xilinx.com:ip:processing_system7:5.5",
                "xci_name": "system_processing_system7_0_0",
                "xci_path": "ip\\system_processing_system7_0_0\\system_processing_system7_0_0.xci",
                "inst_hier_path": "processing_system7_0",
                "addressing": {
                    "address_spaces": {
                        "Data": {
                            "range": "4G",
                            "width": "32",
                            "local_memory_map": {
                                "name": "Data",
                                "description": "Address Space Segments",
                                "address_blocks": {
                                    "address_block": {
                                        "name": "segment1",
                                        "display_name": "segment1",
                                        "base_address": "0x00000000",
                                        "range": "256K",
                                        "width": "18",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment2",
                                        "display_name": "segment2",
                                        "base_address": "0x00040000",
                                        "range": "256K",
                                        "width": "19",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment3",
                                        "display_name": "segment3",
                                        "base_address": "0x00080000",
                                        "range": "512K",
                                        "width": "20",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment4",
                                        "display_name": "segment4",
                                        "base_address": "0x00100000",
                                        "range": "1023M",
                                        "width": "30",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "M_AXI_GP0",
                                        "display_name": "M_AXI_GP0",
                                        "base_address": "0x40000000",
                                        "range": "1G",
                                        "width": "31",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "M_AXI_GP1",
                                        "display_name": "M_AXI_GP1",
                                        "base_address": "0x80000000",
                                        "range": "1G",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "IO_Peripheral_Registers",
                                        "display_name": "IO Peripheral Registers",
                                        "base_address": "0xE0000000",
                                        "range": "3M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "SMC_Memories",
                                        "display_name": "SMC Memories",
                                        "base_address": "0xE1000000",
                                        "range": "80M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "SLCR_Registers",
                                        "display_name": "SLCR Registers",
                                        "base_address": "0xF8000000",
                                        "range": "3K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "PS_System_Registers",
                                        "display_name": "PS System Registers",
                                        "base_address": "0xF8001000",
                                        "range": "8252K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "CPU_Private_Registers",
                                        "display_name": "CPU Private Registers",
                                        "base_address": "0xF8900000",
                                        "range": "6156K",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment5",
                                        "display_name": "segment5",
                                        "base_address": "0xFC000000",
                                        "range": "32M",
                                        "width": "32",
                                        "usage": "register"
                                    },
                                    "address_block": {
                                        "name": "segment6",
                                        "display_name": "segment6",
                                        "base_address": "0xFFFC0000",
                                        "range": "256K",
                                        "width": "32",
                                        "usage": "register"
                                    }
                                }
                            }
                        }
                    }
                },
                "interface_ports": {
                    "M_AXI_GP0": {
                        "mode": "Master",
                        "address_space_ref": "Data",
                        "base_address": {
                            "minimum": "0x40000000",
                            "maximum": "0x7FFFFFFF",
                            "width": "32"
                        }
                    }
                }
            },
            "proc_sys_reset_0": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "system_proc_sys_reset_0_0",
                "xci_path": "ip\\system_proc_sys_reset_0_0\\system_proc_sys_reset_0_0.xci",
                "inst_hier_path": "proc_sys_reset_0"
            },
            "axi_gpio_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "system_axi_gpio_0_0",
                "xci_path": "ip\\system_axi_gpio_0_0\\system_axi_gpio_0_0.xci",
                "inst_hier_path": "axi_gpio_0"
            },
            "ps7_0_axi_periph": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip\\system_ps7_0_axi_periph_0\\system_ps7_0_axi_periph_0.xci",
                "inst_hier_path": "ps7_0_axi_periph",
                "xci_name": "system_ps7_0_axi_periph_0",
                "parameters": {
                    "NUM_MI": {
                        "value": "1"
                    }
                },
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "s00_couplers_to_s00_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "ps7_0_axi_periph_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    },
                    "s00_couplers_to_ps7_0_axi_periph": {
                        "interface_ports": [
                            "M00_AXI",
                            "s00_couplers/M_AXI"
                        ]
                    }
                },
                "nets": {
                    "ps7_0_axi_periph_ACLK_net": {
                        "ports": [
                            "M00_ACLK",
                            "s00_couplers/M_ACLK"
                        ]
                    },
                    "ps7_0_axi_periph_ARESETN_net": {
                        "ports": [
                            "M00_ARESETN",
                            "s00_couplers/M_ARESETN"
                        ]
                    },
                    "S00_ACLK_1": {
                        "ports": [
                            "S00_ACLK",
                            "s00_couplers/S_ACLK"
                        ]
                    },
                    "S00_ARESETN_1": {
                        "ports": [
                            "S00_ARESETN",
                            "s00_couplers/S_ARESETN"
                        ]
                    }
                }
            }
        },
        "interface_nets": {
            "axi_gpio_0_GPIO": {
                "interface_ports": [
                    "gpio_rtl_0",
                    "axi_gpio_0/GPIO"
                ]
            },
            "processing_system7_0_M_AXI_GP0": {
                "interface_ports": [
                    "processing_system7_0/M_AXI_GP0",
                    "ps7_0_axi_periph/S00_AXI"
                ]
            },
            "ps7_0_axi_periph_M00_AXI": {
                "interface_ports": [
                    "ps7_0_axi_periph/M00_AXI",
                    "axi_gpio_0/S_AXI"
                ]
            }
        },
        "nets": {
            "processing_system7_0_FCLK_CLK0": {
                "ports": [
                    "processing_system7_0/FCLK_CLK0",
                    "processing_system7_0/M_AXI_GP0_ACLK",
                    "ps7_0_axi_periph/S00_ACLK",
                    "proc_sys_reset_0/slowest_sync_clk",
                    "axi_gpio_0/s_axi_aclk",
                    "ps7_0_axi_periph/M00_ACLK",
                    "ps7_0_axi_periph/ACLK"
                ]
            },
            "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                    "proc_sys_reset_0/peripheral_aresetn",
                    "ps7_0_axi_periph/S00_ARESETN",
                    "axi_gpio_0/s_axi_aresetn",
                    "ps7_0_axi_periph/M00_ARESETN",
                    "ps7_0_axi_periph/ARESETN"
                ]
            },
            "processing_system7_0_FCLK_RESET0_N": {
                "ports": [
                    "processing_system7_0/FCLK_RESET0_N",
                    "proc_sys_reset_0/ext_reset_in"
                ]
            }
        },
        "addressing": {
            "/processing_system7_0": {
                "address_spaces": {
                    "Data": {
                        "segments": {
                            "SEG_axi_gpio_0_Reg": {
                                "address_block": "/axi_gpio_0/S_AXI/Reg",
                                "offset": "0x41200000",
                                "range": "64K"
                            }
                        }
                    }
                }
            }
        }
    }
}