// Seed: 1877443984
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output uwire id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri id_6,
    output tri id_7,
    input tri0 id_8,
    input tri id_9,
    output supply0 id_10,
    output wor id_11
);
  tri1 id_13 = id_0 + -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd85,
    parameter id_10 = 32'd48,
    parameter id_18 = 32'd5,
    parameter id_2  = 32'd30,
    parameter id_5  = 32'd29
) (
    input uwire id_0,
    input supply0 _id_1,
    input supply0 _id_2,
    input wand id_3,
    input wire id_4,
    input uwire _id_5,
    output tri1 id_6,
    input tri id_7,
    input tri id_8,
    output wand id_9,
    input tri0 _id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply1 id_13
);
  assign id_9  = id_4;
  assign id_13 = id_2;
  logic [(  -1  ) : ""] id_15;
  wire [id_10 : -1] id_16;
  generate
    wire [id_5 : id_2] \id_17 ;
  endgenerate
  logic [1 'b0 : id_2] _id_18;
  ;
  wire id_19;
  parameter id_20 = -1;
  wire [id_1 : -1 'b0 -  id_18] id_21;
  logic [-1 : -1] id_22;
  logic id_23 = id_16;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_6,
      id_9,
      id_8,
      id_4,
      id_3,
      id_11,
      id_12,
      id_4,
      id_11,
      id_13
  );
  parameter id_24 = "";
  assign id_13 = -1;
endmodule
