
mesh-drones-FRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a0c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08006b20  08006b20  00007b20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bf4  08006bf4  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006bf4  08006bf4  00008068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006bf4  08006bf4  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006bf4  08006bf4  00007bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006bf8  08006bf8  00007bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006bfc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c20  20000068  08006c64  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c88  08006c64  00008c88  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a25  00000000  00000000  00008091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003764  00000000  00000000  0001eab6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001498  00000000  00000000  00022220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fd2  00000000  00000000  000236b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a601  00000000  00000000  0002468a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000133a4  00000000  00000000  0003ec8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000955b0  00000000  00000000  0005202f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e75df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005990  00000000  00000000  000e7624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000ecfb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08006b04 	.word	0x08006b04

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08006b04 	.word	0x08006b04

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <newLoRa>:
                                          |    spreading factor = 7                    |
                                            |           bandwidth = 125 KHz        |
                                            |           coding rate = 4/5            |
                                            ----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 800093c:	b4b0      	push	{r4, r5, r7}
 800093e:	b08f      	sub	sp, #60	@ 0x3c
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    LoRa new_LoRa;

    new_LoRa.frequency             = 433       ;
 8000944:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000948:	62fb      	str	r3, [r7, #44]	@ 0x2c
    new_LoRa.spredingFactor        = SF_7      ;
 800094a:	2307      	movs	r3, #7
 800094c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    new_LoRa.bandWidth             = BW_125KHz ;
 8000950:	2307      	movs	r3, #7
 8000952:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    new_LoRa.crcRate               = CR_4_5    ;
 8000956:	2301      	movs	r3, #1
 8000958:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    new_LoRa.power                 = POWER_20db;
 800095c:	23ff      	movs	r3, #255	@ 0xff
 800095e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    new_LoRa.overCurrentProtection = 100       ;
 8000962:	2364      	movs	r3, #100	@ 0x64
 8000964:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    new_LoRa.preamble              = 8         ;
 8000968:	2308      	movs	r3, #8
 800096a:	86bb      	strh	r3, [r7, #52]	@ 0x34

    return new_LoRa;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	461d      	mov	r5, r3
 8000970:	f107 040c 	add.w	r4, r7, #12
 8000974:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000976:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000978:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800097a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800097c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000980:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000984:	6878      	ldr	r0, [r7, #4]
 8000986:	373c      	adds	r7, #60	@ 0x3c
 8000988:	46bd      	mov	sp, r7
 800098a:	bcb0      	pop	{r4, r5, r7}
 800098c:	4770      	bx	lr

0800098e <LoRa_gotoMode>:
            LoRa* LoRa    --> LoRa object handler
            mode            --> select from defined modes

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 800098e:	b580      	push	{r7, lr}
 8000990:	b084      	sub	sp, #16
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	6039      	str	r1, [r7, #0]
    uint8_t    read;
    uint8_t    data;

    read = LoRa_read(_LoRa, RegOpMode);
 8000998:	2101      	movs	r1, #1
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f000 fa3a 	bl	8000e14 <LoRa_read>
 80009a0:	4603      	mov	r3, r0
 80009a2:	73bb      	strb	r3, [r7, #14]
    data = read;
 80009a4:	7bbb      	ldrb	r3, [r7, #14]
 80009a6:	73fb      	strb	r3, [r7, #15]

    if(mode == SLEEP_MODE){
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d107      	bne.n	80009be <LoRa_gotoMode+0x30>
        data = (read & 0xF8) | 0x00;
 80009ae:	7bbb      	ldrb	r3, [r7, #14]
 80009b0:	f023 0307 	bic.w	r3, r3, #7
 80009b4:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = SLEEP_MODE;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2200      	movs	r2, #0
 80009ba:	61da      	str	r2, [r3, #28]
 80009bc:	e03e      	b.n	8000a3c <LoRa_gotoMode+0xae>
    }else if (mode == STNBY_MODE){
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d10c      	bne.n	80009de <LoRa_gotoMode+0x50>
        data = (read & 0xF8) | 0x01;
 80009c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80009c8:	f023 0307 	bic.w	r3, r3, #7
 80009cc:	b25b      	sxtb	r3, r3
 80009ce:	f043 0301 	orr.w	r3, r3, #1
 80009d2:	b25b      	sxtb	r3, r3
 80009d4:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = STNBY_MODE;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2201      	movs	r2, #1
 80009da:	61da      	str	r2, [r3, #28]
 80009dc:	e02e      	b.n	8000a3c <LoRa_gotoMode+0xae>
    }else if (mode == TRANSMIT_MODE){
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	2b03      	cmp	r3, #3
 80009e2:	d10c      	bne.n	80009fe <LoRa_gotoMode+0x70>
        data = (read & 0xF8) | 0x03;
 80009e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80009e8:	f023 0307 	bic.w	r3, r3, #7
 80009ec:	b25b      	sxtb	r3, r3
 80009ee:	f043 0303 	orr.w	r3, r3, #3
 80009f2:	b25b      	sxtb	r3, r3
 80009f4:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = TRANSMIT_MODE;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2203      	movs	r2, #3
 80009fa:	61da      	str	r2, [r3, #28]
 80009fc:	e01e      	b.n	8000a3c <LoRa_gotoMode+0xae>
    }else if (mode == RXCONTIN_MODE){
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	2b05      	cmp	r3, #5
 8000a02:	d10c      	bne.n	8000a1e <LoRa_gotoMode+0x90>
        data = (read & 0xF8) | 0x05;
 8000a04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a08:	f023 0307 	bic.w	r3, r3, #7
 8000a0c:	b25b      	sxtb	r3, r3
 8000a0e:	f043 0305 	orr.w	r3, r3, #5
 8000a12:	b25b      	sxtb	r3, r3
 8000a14:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXCONTIN_MODE;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	2205      	movs	r2, #5
 8000a1a:	61da      	str	r2, [r3, #28]
 8000a1c:	e00e      	b.n	8000a3c <LoRa_gotoMode+0xae>
    }else if (mode == RXSINGLE_MODE){
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	2b06      	cmp	r3, #6
 8000a22:	d10b      	bne.n	8000a3c <LoRa_gotoMode+0xae>
        data = (read & 0xF8) | 0x06;
 8000a24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a28:	f023 0307 	bic.w	r3, r3, #7
 8000a2c:	b25b      	sxtb	r3, r3
 8000a2e:	f043 0306 	orr.w	r3, r3, #6
 8000a32:	b25b      	sxtb	r3, r3
 8000a34:	73fb      	strb	r3, [r7, #15]
        _LoRa->current_mode = RXSINGLE_MODE;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	2206      	movs	r2, #6
 8000a3a:	61da      	str	r2, [r3, #28]
    }

    LoRa_write(_LoRa, RegOpMode, data);
 8000a3c:	7bfb      	ldrb	r3, [r7, #15]
 8000a3e:	461a      	mov	r2, r3
 8000a40:	2101      	movs	r1, #1
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f000 fa00 	bl	8000e48 <LoRa_write>
    //HAL_Delay(10);
}
 8000a48:	bf00      	nop
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <LoRa_readReg>:
            uint8_t* output     --> pointer to the beginning of output array
            uint16_t w_length   --> detemines number of bytes that you want to read

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	60f8      	str	r0, [r7, #12]
 8000a58:	60b9      	str	r1, [r7, #8]
 8000a5a:	603b      	str	r3, [r7, #0]
 8000a5c:	4613      	mov	r3, r2
 8000a5e:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	6818      	ldr	r0, [r3, #0]
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	889b      	ldrh	r3, [r3, #4]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	f001 fa96 	bl	8001f9c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	6998      	ldr	r0, [r3, #24]
 8000a74:	88fa      	ldrh	r2, [r7, #6]
 8000a76:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000a7a:	68b9      	ldr	r1, [r7, #8]
 8000a7c:	f001 ff6e 	bl	800295c <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000a80:	bf00      	nop
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	699b      	ldr	r3, [r3, #24]
 8000a86:	4618      	mov	r0, r3
 8000a88:	f002 fb6e 	bl	8003168 <HAL_SPI_GetState>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d1f7      	bne.n	8000a82 <LoRa_readReg+0x32>
        ;
    HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	6998      	ldr	r0, [r3, #24]
 8000a96:	8b3a      	ldrh	r2, [r7, #24]
 8000a98:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000a9c:	6839      	ldr	r1, [r7, #0]
 8000a9e:	f002 f8a1 	bl	8002be4 <HAL_SPI_Receive>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000aa2:	bf00      	nop
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f002 fb5d 	bl	8003168 <HAL_SPI_GetState>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d1f7      	bne.n	8000aa4 <LoRa_readReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	6818      	ldr	r0, [r3, #0]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	889b      	ldrh	r3, [r3, #4]
 8000abc:	2201      	movs	r2, #1
 8000abe:	4619      	mov	r1, r3
 8000ac0:	f001 fa6c 	bl	8001f9c <HAL_GPIO_WritePin>
}
 8000ac4:	bf00      	nop
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <LoRa_writeReg>:
            uint8_t* output     --> pointer to the beginning of values array
            uint16_t w_length   --> detemines number of bytes that you want to send

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b084      	sub	sp, #16
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	603b      	str	r3, [r7, #0]
 8000ad8:	4613      	mov	r3, r2
 8000ada:	80fb      	strh	r3, [r7, #6]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	6818      	ldr	r0, [r3, #0]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	889b      	ldrh	r3, [r3, #4]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f001 fa58 	bl	8001f9c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	6998      	ldr	r0, [r3, #24]
 8000af0:	88fa      	ldrh	r2, [r7, #6]
 8000af2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000af6:	68b9      	ldr	r1, [r7, #8]
 8000af8:	f001 ff30 	bl	800295c <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000afc:	bf00      	nop
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	699b      	ldr	r3, [r3, #24]
 8000b02:	4618      	mov	r0, r3
 8000b04:	f002 fb30 	bl	8003168 <HAL_SPI_GetState>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d1f7      	bne.n	8000afe <LoRa_writeReg+0x32>
        ;
    HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	6998      	ldr	r0, [r3, #24]
 8000b12:	8b3a      	ldrh	r2, [r7, #24]
 8000b14:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b18:	6839      	ldr	r1, [r7, #0]
 8000b1a:	f001 ff1f 	bl	800295c <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000b1e:	bf00      	nop
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	699b      	ldr	r3, [r3, #24]
 8000b24:	4618      	mov	r0, r3
 8000b26:	f002 fb1f 	bl	8003168 <HAL_SPI_GetState>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d1f7      	bne.n	8000b20 <LoRa_writeReg+0x54>
        ;
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	6818      	ldr	r0, [r3, #0]
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	889b      	ldrh	r3, [r3, #4]
 8000b38:	2201      	movs	r2, #1
 8000b3a:	4619      	mov	r1, r3
 8000b3c:	f001 fa2e 	bl	8001f9c <HAL_GPIO_WritePin>
}
 8000b40:	bf00      	nop
 8000b42:	3710      	adds	r7, #16
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <LoRa_setLowDaraRateOptimization>:
            LoRa*   LoRa         --> LoRa object handler
            uint8_t value        --> 0 to disable, otherwise to enable

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	460b      	mov	r3, r1
 8000b52:	70fb      	strb	r3, [r7, #3]
    uint8_t data;
    uint8_t read;

    read = LoRa_read(_LoRa, RegModemConfig3);
 8000b54:	2126      	movs	r1, #38	@ 0x26
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f000 f95c 	bl	8000e14 <LoRa_read>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	73bb      	strb	r3, [r7, #14]

    if(value)
 8000b60:	78fb      	ldrb	r3, [r7, #3]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d004      	beq.n	8000b70 <LoRa_setLowDaraRateOptimization+0x28>
        data = read | 0x08;
 8000b66:	7bbb      	ldrb	r3, [r7, #14]
 8000b68:	f043 0308 	orr.w	r3, r3, #8
 8000b6c:	73fb      	strb	r3, [r7, #15]
 8000b6e:	e003      	b.n	8000b78 <LoRa_setLowDaraRateOptimization+0x30>
    else
        data = read & 0xF7;
 8000b70:	7bbb      	ldrb	r3, [r7, #14]
 8000b72:	f023 0308 	bic.w	r3, r3, #8
 8000b76:	73fb      	strb	r3, [r7, #15]

    LoRa_write(_LoRa, RegModemConfig3, data);
 8000b78:	7bfb      	ldrb	r3, [r7, #15]
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	2126      	movs	r1, #38	@ 0x26
 8000b7e:	6878      	ldr	r0, [r7, #4]
 8000b80:	f000 f962 	bl	8000e48 <LoRa_write>
    // HAL_Delay(10);
}
 8000b84:	bf00      	nop
 8000b86:	3710      	adds	r7, #16
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <LoRa_setAutoLDO>:
        arguments   :
            LoRa*   LoRa         --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b096      	sub	sp, #88	@ 0x58
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
    double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000b94:	4a17      	ldr	r2, [pc, #92]	@ (8000bf4 <LoRa_setAutoLDO+0x68>)
 8000b96:	f107 0308 	add.w	r3, r7, #8
 8000b9a:	4611      	mov	r1, r2
 8000b9c:	2250      	movs	r2, #80	@ 0x50
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f005 ff4e 	bl	8006a40 <memcpy>

    LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000baa:	461a      	mov	r2, r3
 8000bac:	2301      	movs	r3, #1
 8000bae:	4093      	lsls	r3, r2
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff fc1f 	bl	80003f4 <__aeabi_i2d>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	3358      	adds	r3, #88	@ 0x58
 8000bc0:	443b      	add	r3, r7
 8000bc2:	3b50      	subs	r3, #80	@ 0x50
 8000bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bc8:	f7ff fda8 	bl	800071c <__aeabi_ddiv>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	460b      	mov	r3, r1
 8000bd0:	4610      	mov	r0, r2
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	f7ff fe8a 	bl	80008ec <__aeabi_d2iz>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b10      	cmp	r3, #16
 8000bdc:	bfcc      	ite	gt
 8000bde:	2301      	movgt	r3, #1
 8000be0:	2300      	movle	r3, #0
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	4619      	mov	r1, r3
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f7ff ffae 	bl	8000b48 <LoRa_setLowDaraRateOptimization>
}
 8000bec:	bf00      	nop
 8000bee:	3758      	adds	r7, #88	@ 0x58
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	08006b20 	.word	0x08006b20

08000bf8 <LoRa_setFrequency>:
//    data = F >> 0;
//    LoRa_write(_LoRa, RegFrLsb, data);
//    HAL_Delay(5);
//}

void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b088      	sub	sp, #32
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint32_t F = (freq * 524288) >> 5;
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	04db      	lsls	r3, r3, #19
 8000c06:	115b      	asrs	r3, r3, #5
 8000c08:	61fb      	str	r3, [r7, #28]

    // Write MSB
    data = F >> 16;
 8000c0a:	69fb      	ldr	r3, [r7, #28]
 8000c0c:	0c1b      	lsrs	r3, r3, #16
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6818      	ldr	r0, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	889b      	ldrh	r3, [r3, #4]
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	f001 f9bd 	bl	8001f9c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6998      	ldr	r0, [r3, #24]
 8000c26:	f107 011b 	add.w	r1, r7, #27
 8000c2a:	2364      	movs	r3, #100	@ 0x64
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	f001 fe95 	bl	800295c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6818      	ldr	r0, [r3, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	889b      	ldrh	r3, [r3, #4]
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	f001 f9ad 	bl	8001f9c <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++); // ~5 ms crude delay
 8000c42:	2300      	movs	r3, #0
 8000c44:	617b      	str	r3, [r7, #20]
 8000c46:	e002      	b.n	8000c4e <LoRa_setFrequency+0x56>
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	617b      	str	r3, [r7, #20]
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000c54:	dbf8      	blt.n	8000c48 <LoRa_setFrequency+0x50>

    // Write MID
    data = F >> 8;
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6818      	ldr	r0, [r3, #0]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	889b      	ldrh	r3, [r3, #4]
 8000c66:	2200      	movs	r2, #0
 8000c68:	4619      	mov	r1, r3
 8000c6a:	f001 f997 	bl	8001f9c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6998      	ldr	r0, [r3, #24]
 8000c72:	f107 011b 	add.w	r1, r7, #27
 8000c76:	2364      	movs	r3, #100	@ 0x64
 8000c78:	2201      	movs	r2, #1
 8000c7a:	f001 fe6f 	bl	800295c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6818      	ldr	r0, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	889b      	ldrh	r3, [r3, #4]
 8000c86:	2201      	movs	r2, #1
 8000c88:	4619      	mov	r1, r3
 8000c8a:	f001 f987 	bl	8001f9c <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
 8000c92:	e002      	b.n	8000c9a <LoRa_setFrequency+0xa2>
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	3301      	adds	r3, #1
 8000c98:	613b      	str	r3, [r7, #16]
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000ca0:	dbf8      	blt.n	8000c94 <LoRa_setFrequency+0x9c>

    // Write LSB
    data = F >> 0;
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	6818      	ldr	r0, [r3, #0]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	889b      	ldrh	r3, [r3, #4]
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	f001 f972 	bl	8001f9c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(_LoRa->hSPIx, &data, 1, 100);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	6998      	ldr	r0, [r3, #24]
 8000cbc:	f107 011b 	add.w	r1, r7, #27
 8000cc0:	2364      	movs	r3, #100	@ 0x64
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	f001 fe4a 	bl	800295c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6818      	ldr	r0, [r3, #0]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	889b      	ldrh	r3, [r3, #4]
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f001 f962 	bl	8001f9c <HAL_GPIO_WritePin>
    for(volatile int i=0;i<8000;i++);
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	e002      	b.n	8000ce4 <LoRa_setFrequency+0xec>
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8000cea:	dbf8      	blt.n	8000cde <LoRa_setFrequency+0xe6>
}
 8000cec:	bf00      	nop
 8000cee:	bf00      	nop
 8000cf0:	3720      	adds	r7, #32
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <LoRa_setSpreadingFactor>:
            LoRa* LoRa        --> LoRa object handler
            int   SP          --> desired spreading factor e.g 7

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	b084      	sub	sp, #16
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
 8000cfe:	6039      	str	r1, [r7, #0]
    uint8_t data;
    uint8_t read;

    if(SF>12)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	2b0c      	cmp	r3, #12
 8000d04:	dd01      	ble.n	8000d0a <LoRa_setSpreadingFactor+0x14>
        SF = 12;
 8000d06:	230c      	movs	r3, #12
 8000d08:	603b      	str	r3, [r7, #0]
    if(SF<7)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	2b06      	cmp	r3, #6
 8000d0e:	dc01      	bgt.n	8000d14 <LoRa_setSpreadingFactor+0x1e>
        SF = 7;
 8000d10:	2307      	movs	r3, #7
 8000d12:	603b      	str	r3, [r7, #0]

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000d14:	211e      	movs	r1, #30
 8000d16:	6878      	ldr	r0, [r7, #4]
 8000d18:	f000 f87c 	bl	8000e14 <LoRa_read>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	73fb      	strb	r3, [r7, #15]
    // HAL_Delay(10);

    data = (SF << 4) + (read & 0x0F);
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	011b      	lsls	r3, r3, #4
 8000d26:	b2da      	uxtb	r2, r3
 8000d28:	7bfb      	ldrb	r3, [r7, #15]
 8000d2a:	f003 030f 	and.w	r3, r3, #15
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	4413      	add	r3, r2
 8000d32:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);
 8000d34:	7bbb      	ldrb	r3, [r7, #14]
 8000d36:	461a      	mov	r2, r3
 8000d38:	211e      	movs	r1, #30
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f000 f884 	bl	8000e48 <LoRa_write>
    // HAL_Delay(10);

    LoRa_setAutoLDO(_LoRa);
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f7ff ff23 	bl	8000b8c <LoRa_setAutoLDO>
}
 8000d46:	bf00      	nop
 8000d48:	3710      	adds	r7, #16
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <LoRa_setPower>:
            LoRa* LoRa        --> LoRa object handler
            int   power       --> desired power like POWER_17db

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b082      	sub	sp, #8
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
 8000d56:	460b      	mov	r3, r1
 8000d58:	70fb      	strb	r3, [r7, #3]
    LoRa_write(_LoRa, RegPaConfig, power);
 8000d5a:	78fb      	ldrb	r3, [r7, #3]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	2109      	movs	r1, #9
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f000 f871 	bl	8000e48 <LoRa_write>
    // HAL_Delay(10);
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
	...

08000d70 <LoRa_setOCP>:
            LoRa* LoRa        --> LoRa object handler
            int   current     --> desired max currnet in mA, e.g 120

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
 8000d78:	460b      	mov	r3, r1
 8000d7a:	70fb      	strb	r3, [r7, #3]
    uint8_t OcpTrim = 0;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	73fb      	strb	r3, [r7, #15]

    if(current<45)
 8000d80:	78fb      	ldrb	r3, [r7, #3]
 8000d82:	2b2c      	cmp	r3, #44	@ 0x2c
 8000d84:	d801      	bhi.n	8000d8a <LoRa_setOCP+0x1a>
        current = 45;
 8000d86:	232d      	movs	r3, #45	@ 0x2d
 8000d88:	70fb      	strb	r3, [r7, #3]
    if(current>240)
 8000d8a:	78fb      	ldrb	r3, [r7, #3]
 8000d8c:	2bf0      	cmp	r3, #240	@ 0xf0
 8000d8e:	d901      	bls.n	8000d94 <LoRa_setOCP+0x24>
        current = 240;
 8000d90:	23f0      	movs	r3, #240	@ 0xf0
 8000d92:	70fb      	strb	r3, [r7, #3]

    if(current <= 120)
 8000d94:	78fb      	ldrb	r3, [r7, #3]
 8000d96:	2b78      	cmp	r3, #120	@ 0x78
 8000d98:	d809      	bhi.n	8000dae <LoRa_setOCP+0x3e>
        OcpTrim = (current - 45)/5;
 8000d9a:	78fb      	ldrb	r3, [r7, #3]
 8000d9c:	3b2d      	subs	r3, #45	@ 0x2d
 8000d9e:	4a10      	ldr	r2, [pc, #64]	@ (8000de0 <LoRa_setOCP+0x70>)
 8000da0:	fb82 1203 	smull	r1, r2, r2, r3
 8000da4:	1052      	asrs	r2, r2, #1
 8000da6:	17db      	asrs	r3, r3, #31
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	73fb      	strb	r3, [r7, #15]
 8000dac:	e00b      	b.n	8000dc6 <LoRa_setOCP+0x56>
    else if(current <= 240)
 8000dae:	78fb      	ldrb	r3, [r7, #3]
 8000db0:	2bf0      	cmp	r3, #240	@ 0xf0
 8000db2:	d808      	bhi.n	8000dc6 <LoRa_setOCP+0x56>
        OcpTrim = (current + 30)/10;
 8000db4:	78fb      	ldrb	r3, [r7, #3]
 8000db6:	331e      	adds	r3, #30
 8000db8:	4a09      	ldr	r2, [pc, #36]	@ (8000de0 <LoRa_setOCP+0x70>)
 8000dba:	fb82 1203 	smull	r1, r2, r2, r3
 8000dbe:	1092      	asrs	r2, r2, #2
 8000dc0:	17db      	asrs	r3, r3, #31
 8000dc2:	1ad3      	subs	r3, r2, r3
 8000dc4:	73fb      	strb	r3, [r7, #15]

    OcpTrim = OcpTrim + (1 << 5);
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	3320      	adds	r3, #32
 8000dca:	73fb      	strb	r3, [r7, #15]
    LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	461a      	mov	r2, r3
 8000dd0:	210b      	movs	r1, #11
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f000 f838 	bl	8000e48 <LoRa_write>
    // HAL_Delay(10);
}
 8000dd8:	bf00      	nop
 8000dda:	3710      	adds	r7, #16
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	66666667 	.word	0x66666667

08000de4 <LoRa_setTOMsb_setCRCon>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
    uint8_t read, data;

    read = LoRa_read(_LoRa, RegModemConfig2);
 8000dec:	211e      	movs	r1, #30
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f000 f810 	bl	8000e14 <LoRa_read>
 8000df4:	4603      	mov	r3, r0
 8000df6:	73fb      	strb	r3, [r7, #15]

    data = read | 0x07;
 8000df8:	7bfb      	ldrb	r3, [r7, #15]
 8000dfa:	f043 0307 	orr.w	r3, r3, #7
 8000dfe:	73bb      	strb	r3, [r7, #14]
    LoRa_write(_LoRa, RegModemConfig2, data);\
 8000e00:	7bbb      	ldrb	r3, [r7, #14]
 8000e02:	461a      	mov	r2, r3
 8000e04:	211e      	movs	r1, #30
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f000 f81e 	bl	8000e48 <LoRa_write>
    // HAL_Delay(10);
}
 8000e0c:	bf00      	nop
 8000e0e:	3710      	adds	r7, #16
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <LoRa_read>:
            LoRa*   LoRa        --> LoRa object handler
            uint8_t address     --> address of the register e.g 0x1D

        returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af02      	add	r7, sp, #8
 8000e1a:	6078      	str	r0, [r7, #4]
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	70fb      	strb	r3, [r7, #3]
    uint8_t read_data;
    uint8_t data_addr;

    data_addr = address & 0x7F;
 8000e20:	78fb      	ldrb	r3, [r7, #3]
 8000e22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	73bb      	strb	r3, [r7, #14]
    LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8000e2a:	f107 030f 	add.w	r3, r7, #15
 8000e2e:	f107 010e 	add.w	r1, r7, #14
 8000e32:	2201      	movs	r2, #1
 8000e34:	9200      	str	r2, [sp, #0]
 8000e36:	2201      	movs	r2, #1
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff fe09 	bl	8000a50 <LoRa_readReg>
    //HAL_Delay(5);

    return read_data;
 8000e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3710      	adds	r7, #16
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <LoRa_write>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t value       --> value that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af02      	add	r7, sp, #8
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	70fb      	strb	r3, [r7, #3]
 8000e54:	4613      	mov	r3, r2
 8000e56:	70bb      	strb	r3, [r7, #2]
    uint8_t data;
    uint8_t addr;

    addr = address | 0x80;
 8000e58:	78fb      	ldrb	r3, [r7, #3]
 8000e5a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	73bb      	strb	r3, [r7, #14]
    data = value;
 8000e62:	78bb      	ldrb	r3, [r7, #2]
 8000e64:	73fb      	strb	r3, [r7, #15]
    LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8000e66:	f107 030f 	add.w	r3, r7, #15
 8000e6a:	f107 010e 	add.w	r1, r7, #14
 8000e6e:	2201      	movs	r2, #1
 8000e70:	9200      	str	r2, [sp, #0]
 8000e72:	2201      	movs	r2, #1
 8000e74:	6878      	ldr	r0, [r7, #4]
 8000e76:	f7ff fe29 	bl	8000acc <LoRa_writeReg>
    //HAL_Delay(5);
}
 8000e7a:	bf00      	nop
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <LoRa_BurstWrite>:
            uint8_t address     --> address of the register e.g 0x1D
            uint8_t *value      --> address of values that you want to write

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b086      	sub	sp, #24
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	60f8      	str	r0, [r7, #12]
 8000e8a:	607a      	str	r2, [r7, #4]
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	460b      	mov	r3, r1
 8000e90:	72fb      	strb	r3, [r7, #11]
 8000e92:	4613      	mov	r3, r2
 8000e94:	72bb      	strb	r3, [r7, #10]
    uint8_t addr;
    addr = address | 0x80;
 8000e96:	7afb      	ldrb	r3, [r7, #11]
 8000e98:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	75fb      	strb	r3, [r7, #23]

    //NSS = 1
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	6818      	ldr	r0, [r3, #0]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	889b      	ldrh	r3, [r3, #4]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f001 f876 	bl	8001f9c <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	6998      	ldr	r0, [r3, #24]
 8000eb4:	f107 0117 	add.w	r1, r7, #23
 8000eb8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f001 fd4d 	bl	800295c <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000ec2:	bf00      	nop
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f002 f94d 	bl	8003168 <HAL_SPI_GetState>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d1f7      	bne.n	8000ec4 <LoRa_BurstWrite+0x42>
        ;
    //Write data in FiFo
    HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	6998      	ldr	r0, [r3, #24]
 8000ed8:	7abb      	ldrb	r3, [r7, #10]
 8000eda:	b29a      	uxth	r2, r3
 8000edc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ee0:	6879      	ldr	r1, [r7, #4]
 8000ee2:	f001 fd3b 	bl	800295c <HAL_SPI_Transmit>
    while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000ee6:	bf00      	nop
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f002 f93b 	bl	8003168 <HAL_SPI_GetState>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d1f7      	bne.n	8000ee8 <LoRa_BurstWrite+0x66>
        ;
    //NSS = 0
    //HAL_Delay(5);
    HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	6818      	ldr	r0, [r3, #0]
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	889b      	ldrh	r3, [r3, #4]
 8000f00:	2201      	movs	r2, #1
 8000f02:	4619      	mov	r1, r3
 8000f04:	f001 f84a 	bl	8001f9c <HAL_GPIO_WritePin>
}
 8000f08:	bf00      	nop
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <LoRa_isvalid>:
        arguments   :
            LoRa* LoRa --> LoRa object handler

        returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]

    return 1;
 8000f18:	2301      	movs	r3, #1
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr

08000f24 <LoRa_transmit>:
            uint8_t  data           --> A pointer to the data you wanna send
            uint8_t  length   --> Size of your data in Bytes
            uint16_t timeOut    --> Timeout in milliseconds
        returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	4611      	mov	r1, r2
 8000f30:	461a      	mov	r2, r3
 8000f32:	460b      	mov	r3, r1
 8000f34:	71fb      	strb	r3, [r7, #7]
 8000f36:	4613      	mov	r3, r2
 8000f38:	80bb      	strh	r3, [r7, #4]
    uint8_t read;

    int mode = _LoRa->current_mode;
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	69db      	ldr	r3, [r3, #28]
 8000f3e:	617b      	str	r3, [r7, #20]
    LoRa_gotoMode(_LoRa, STNBY_MODE);
 8000f40:	2101      	movs	r1, #1
 8000f42:	68f8      	ldr	r0, [r7, #12]
 8000f44:	f7ff fd23 	bl	800098e <LoRa_gotoMode>
    read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8000f48:	210e      	movs	r1, #14
 8000f4a:	68f8      	ldr	r0, [r7, #12]
 8000f4c:	f7ff ff62 	bl	8000e14 <LoRa_read>
 8000f50:	4603      	mov	r3, r0
 8000f52:	74fb      	strb	r3, [r7, #19]
    LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8000f54:	7cfb      	ldrb	r3, [r7, #19]
 8000f56:	461a      	mov	r2, r3
 8000f58:	210d      	movs	r1, #13
 8000f5a:	68f8      	ldr	r0, [r7, #12]
 8000f5c:	f7ff ff74 	bl	8000e48 <LoRa_write>
    LoRa_write(_LoRa, RegPayloadLength, length);
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	461a      	mov	r2, r3
 8000f64:	2122      	movs	r1, #34	@ 0x22
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	f7ff ff6e 	bl	8000e48 <LoRa_write>
    LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	68ba      	ldr	r2, [r7, #8]
 8000f70:	2100      	movs	r1, #0
 8000f72:	68f8      	ldr	r0, [r7, #12]
 8000f74:	f7ff ff85 	bl	8000e82 <LoRa_BurstWrite>
    LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8000f78:	2103      	movs	r1, #3
 8000f7a:	68f8      	ldr	r0, [r7, #12]
 8000f7c:	f7ff fd07 	bl	800098e <LoRa_gotoMode>
    while(1){
        read = LoRa_read(_LoRa, RegIrqFlags);
 8000f80:	2112      	movs	r1, #18
 8000f82:	68f8      	ldr	r0, [r7, #12]
 8000f84:	f7ff ff46 	bl	8000e14 <LoRa_read>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	74fb      	strb	r3, [r7, #19]
        if((read & 0x08)!=0){
 8000f8c:	7cfb      	ldrb	r3, [r7, #19]
 8000f8e:	f003 0308 	and.w	r3, r3, #8
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d00a      	beq.n	8000fac <LoRa_transmit+0x88>
            LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8000f96:	22ff      	movs	r2, #255	@ 0xff
 8000f98:	2112      	movs	r1, #18
 8000f9a:	68f8      	ldr	r0, [r7, #12]
 8000f9c:	f7ff ff54 	bl	8000e48 <LoRa_write>
            LoRa_gotoMode(_LoRa, mode);
 8000fa0:	6979      	ldr	r1, [r7, #20]
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff fcf3 	bl	800098e <LoRa_gotoMode>
            return 1;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e00f      	b.n	8000fcc <LoRa_transmit+0xa8>
        }
        else{
            if(--timeout==0){
 8000fac:	88bb      	ldrh	r3, [r7, #4]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	80bb      	strh	r3, [r7, #4]
 8000fb2:	88bb      	ldrh	r3, [r7, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d105      	bne.n	8000fc4 <LoRa_transmit+0xa0>
                LoRa_gotoMode(_LoRa, mode);
 8000fb8:	6979      	ldr	r1, [r7, #20]
 8000fba:	68f8      	ldr	r0, [r7, #12]
 8000fbc:	f7ff fce7 	bl	800098e <LoRa_gotoMode>
                return 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	e003      	b.n	8000fcc <LoRa_transmit+0xa8>
            }
        }
        HAL_Delay(1);
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f000 fd61 	bl	8001a8c <HAL_Delay>
        read = LoRa_read(_LoRa, RegIrqFlags);
 8000fca:	e7d9      	b.n	8000f80 <LoRa_transmit+0x5c>
    }
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3718      	adds	r7, #24
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <short_delay_ms>:
        arguments   :
            LoRa* LoRa        --> LoRa object handler

        returns     : Nothing
\* ----------------------------------------------------------------------------- */
void short_delay_ms(uint32_t ms) {
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
    volatile uint32_t count;
    while (ms--) {
 8000fdc:	e008      	b.n	8000ff0 <short_delay_ms+0x1c>
        count = 8000; // tweak for ~1 ms
 8000fde:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000fe2:	60fb      	str	r3, [r7, #12]
        while (count--);
 8000fe4:	bf00      	nop
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	1e5a      	subs	r2, r3, #1
 8000fea:	60fa      	str	r2, [r7, #12]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1fa      	bne.n	8000fe6 <short_delay_ms+0x12>
    while (ms--) {
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	1e5a      	subs	r2, r3, #1
 8000ff4:	607a      	str	r2, [r7, #4]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d1f1      	bne.n	8000fde <short_delay_ms+0xa>
    }
}
 8000ffa:	bf00      	nop
 8000ffc:	bf00      	nop
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr

08001006 <LoRa_init>:

uint16_t LoRa_init(LoRa* _LoRa){
 8001006:	b580      	push	{r7, lr}
 8001008:	b084      	sub	sp, #16
 800100a:	af00      	add	r7, sp, #0
 800100c:	6078      	str	r0, [r7, #4]
    uint8_t    data;
    uint8_t    read;

    if(LoRa_isvalid(_LoRa)){
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f7ff ff7e 	bl	8000f10 <LoRa_isvalid>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	f000 808b 	beq.w	8001132 <LoRa_init+0x12c>
        // goto sleep mode:
            LoRa_gotoMode(_LoRa, SLEEP_MODE);
 800101c:	2100      	movs	r1, #0
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f7ff fcb5 	bl	800098e <LoRa_gotoMode>
            // HAL_Delay(10);
        short_delay_ms(10);
 8001024:	200a      	movs	r0, #10
 8001026:	f7ff ffd5 	bl	8000fd4 <short_delay_ms>

        // turn on LoRa mode:
            read = LoRa_read(_LoRa, RegOpMode);
 800102a:	2101      	movs	r1, #1
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f7ff fef1 	bl	8000e14 <LoRa_read>
 8001032:	4603      	mov	r3, r0
 8001034:	73fb      	strb	r3, [r7, #15]
            // HAL_Delay(10);
        short_delay_ms(10);
 8001036:	200a      	movs	r0, #10
 8001038:	f7ff ffcc 	bl	8000fd4 <short_delay_ms>

            data = read | 0x80;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001042:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegOpMode, data);
 8001044:	7bbb      	ldrb	r3, [r7, #14]
 8001046:	461a      	mov	r2, r3
 8001048:	2101      	movs	r1, #1
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f7ff fefc 	bl	8000e48 <LoRa_write>
            // HAL_Delay(100);
        short_delay_ms(100);
 8001050:	2064      	movs	r0, #100	@ 0x64
 8001052:	f7ff ffbf 	bl	8000fd4 <short_delay_ms>

        // set frequency:
            LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a1b      	ldr	r3, [r3, #32]
 800105a:	4619      	mov	r1, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff fdcb 	bl	8000bf8 <LoRa_setFrequency>

        // set output power gain:
            LoRa_setPower(_LoRa, _LoRa->power);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8001068:	4619      	mov	r1, r3
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f7ff fe6f 	bl	8000d4e <LoRa_setPower>

        // set over current protection:
            LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001076:	4619      	mov	r1, r3
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff fe79 	bl	8000d70 <LoRa_setOCP>

        // set LNA gain:
            LoRa_write(_LoRa, RegLna, 0x23);
 800107e:	2223      	movs	r2, #35	@ 0x23
 8001080:	210c      	movs	r1, #12
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff fee0 	bl	8000e48 <LoRa_write>

        // set spreading factor, CRC on, and Timeout Msb:
            LoRa_setTOMsb_setCRCon(_LoRa);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff feab 	bl	8000de4 <LoRa_setTOMsb_setCRCon>
            LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001094:	4619      	mov	r1, r3
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f7ff fe2d 	bl	8000cf6 <LoRa_setSpreadingFactor>

        // set Timeout Lsb:
            LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 800109c:	22ff      	movs	r2, #255	@ 0xff
 800109e:	211f      	movs	r1, #31
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff fed1 	bl	8000e48 <LoRa_write>

        // set bandwidth, coding rate and expilicit mode:
            // 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
            //       bits represent --> |   bandwidth   |     CR    |I/E|
            data = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	73bb      	strb	r3, [r7, #14]
            data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80010b0:	011b      	lsls	r3, r3, #4
 80010b2:	b2da      	uxtb	r2, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	4413      	add	r3, r2
 80010c0:	73bb      	strb	r3, [r7, #14]
            LoRa_write(_LoRa, RegModemConfig1, data);
 80010c2:	7bbb      	ldrb	r3, [r7, #14]
 80010c4:	461a      	mov	r2, r3
 80010c6:	211d      	movs	r1, #29
 80010c8:	6878      	ldr	r0, [r7, #4]
 80010ca:	f7ff febd 	bl	8000e48 <LoRa_write>
            LoRa_setAutoLDO(_LoRa);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff fd5c 	bl	8000b8c <LoRa_setAutoLDO>

        // set preamble:
            LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80010d8:	0a1b      	lsrs	r3, r3, #8
 80010da:	b29b      	uxth	r3, r3
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	461a      	mov	r2, r3
 80010e0:	2120      	movs	r1, #32
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	f7ff feb0 	bl	8000e48 <LoRa_write>
            LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	461a      	mov	r2, r3
 80010f0:	2121      	movs	r1, #33	@ 0x21
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff fea8 	bl	8000e48 <LoRa_write>

        // DIO mapping:   --> DIO: RxDone
            // read = LoRa_read(_LoRa, RegDioMapping1);  // DEFAULT RESET TO THIS IF I FUCKED UP
            // data = read | 0x3F;
            // LoRa_write(_LoRa, RegDioMapping1, data);
        LoRa_write(_LoRa, RegDioMapping1, 0x00);
 80010f8:	2200      	movs	r2, #0
 80010fa:	2140      	movs	r1, #64	@ 0x40
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff fea3 	bl	8000e48 <LoRa_write>
        // goto standby mode:
            LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001102:	2101      	movs	r1, #1
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f7ff fc42 	bl	800098e <LoRa_gotoMode>
            _LoRa->current_mode = STNBY_MODE;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2201      	movs	r2, #1
 800110e:	61da      	str	r2, [r3, #28]
            // HAL_Delay(10);
        short_delay_ms(10);
 8001110:	200a      	movs	r0, #10
 8001112:	f7ff ff5f 	bl	8000fd4 <short_delay_ms>

            read = LoRa_read(_LoRa, RegVersion);
 8001116:	2142      	movs	r1, #66	@ 0x42
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f7ff fe7b 	bl	8000e14 <LoRa_read>
 800111e:	4603      	mov	r3, r0
 8001120:	73fb      	strb	r3, [r7, #15]
            if(read == 0x12)
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	2b12      	cmp	r3, #18
 8001126:	d101      	bne.n	800112c <LoRa_init+0x126>
                return LORA_OK;
 8001128:	23c8      	movs	r3, #200	@ 0xc8
 800112a:	e004      	b.n	8001136 <LoRa_init+0x130>
            else
                return LORA_NOT_FOUND;
 800112c:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001130:	e001      	b.n	8001136 <LoRa_init+0x130>
    }
    else {
        return LORA_UNAVAILABLE;
 8001132:	f240 13f7 	movw	r3, #503	@ 0x1f7
    }
}
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <discover_nodes_task>:
#include "flags.h"
#include "General.h"
#include "packet.h"
#include "semphr.h"

void discover_nodes_task(void *argument) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b0ca      	sub	sp, #296	@ 0x128
 8001144:	af04      	add	r7, sp, #16
 8001146:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800114a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800114e:	6018      	str	r0, [r3, #0]
    DiscoverNodesTask_args *args = (DiscoverNodesTask_args *) argument;
 8001150:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001154:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    MeshPacket packet;

    memset(&packet, 0, sizeof(MeshPacket));
 800115e:	f107 0310 	add.w	r3, r7, #16
 8001162:	22fa      	movs	r2, #250	@ 0xfa
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f005 fbde 	bl	8006928 <memset>
    uint8_t payload[3] = {0x00, 0x00, 0x00};
 800116c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001170:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001174:	2100      	movs	r1, #0
 8001176:	460a      	mov	r2, r1
 8001178:	801a      	strh	r2, [r3, #0]
 800117a:	460a      	mov	r2, r1
 800117c:	709a      	strb	r2, [r3, #2]
    uint8_t payload_len = sizeof(payload);
 800117e:	2303      	movs	r3, #3
 8001180:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113


    if (mesh_build_packet(&packet, args->id,BROADCAST_ADDRESS,FLAG_ACK_REQ, args->msg_id, payload, payload_len)) {
 8001184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001188:	7819      	ldrb	r1, [r3, #0]
 800118a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800118e:	785b      	ldrb	r3, [r3, #1]
 8001190:	f107 0010 	add.w	r0, r7, #16
 8001194:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8001198:	9202      	str	r2, [sp, #8]
 800119a:	f107 020c 	add.w	r2, r7, #12
 800119e:	9201      	str	r2, [sp, #4]
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	2301      	movs	r3, #1
 80011a4:	22ff      	movs	r2, #255	@ 0xff
 80011a6:	f000 f899 	bl	80012dc <mesh_build_packet>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d056      	beq.n	800125e <discover_nodes_task+0x11e>
        uint8_t *to_byte_array = (uint8_t *) &packet;
 80011b0:	f107 0310 	add.w	r3, r7, #16
 80011b4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

        uint8_t to_byte_array_len = offsetof(MeshPacket, payload) + packet.length + 1;
 80011b8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80011bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80011c0:	7a1b      	ldrb	r3, [r3, #8]
 80011c2:	330a      	adds	r3, #10
 80011c4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        for (;;) {
            if (LoRa_transmit(args->lora, to_byte_array, to_byte_array_len, 200)) {
 80011c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80011cc:	6858      	ldr	r0, [r3, #4]
 80011ce:	f897 210b 	ldrb.w	r2, [r7, #267]	@ 0x10b
 80011d2:	23c8      	movs	r3, #200	@ 0xc8
 80011d4:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 80011d8:	f7ff fea4 	bl	8000f24 <LoRa_transmit>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d038      	beq.n	8001254 <discover_nodes_task+0x114>
                if (xSemaphoreTake(get_flags_mutex(), pdMS_TO_TICKS(100))) {
 80011e2:	f000 f905 	bl	80013f0 <get_flags_mutex>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2164      	movs	r1, #100	@ 0x64
 80011ea:	4618      	mov	r0, r3
 80011ec:	f003 f92a 	bl	8004444 <xQueueSemaphoreTake>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00b      	beq.n	800120e <discover_nodes_task+0xce>
                    get_flags()->broadcasting = true;
 80011f6:	f000 f8f1 	bl	80013dc <get_flags>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2201      	movs	r2, #1
 80011fe:	701a      	strb	r2, [r3, #0]
                    xSemaphoreGive(get_flags_mutex());
 8001200:	f000 f8f6 	bl	80013f0 <get_flags_mutex>
 8001204:	2300      	movs	r3, #0
 8001206:	2200      	movs	r2, #0
 8001208:	2100      	movs	r1, #0
 800120a:	f002 fe99 	bl	8003f40 <xQueueGenericSend>
                }

                HAL_GPIO_WritePin(RECEIVING_LED_GPIO_Port, RECEIVING_LED_Pin, SET);
 800120e:	2201      	movs	r2, #1
 8001210:	2140      	movs	r1, #64	@ 0x40
 8001212:	4815      	ldr	r0, [pc, #84]	@ (8001268 <discover_nodes_task+0x128>)
 8001214:	f000 fec2 	bl	8001f9c <HAL_GPIO_WritePin>
                vTaskDelay(pdMS_TO_TICKS(100)); // LED on for 100ms
 8001218:	2064      	movs	r0, #100	@ 0x64
 800121a:	f003 fdd9 	bl	8004dd0 <vTaskDelay>
                HAL_GPIO_WritePin(RECEIVING_LED_GPIO_Port, RECEIVING_LED_Pin, RESET);
 800121e:	2200      	movs	r2, #0
 8001220:	2140      	movs	r1, #64	@ 0x40
 8001222:	4811      	ldr	r0, [pc, #68]	@ (8001268 <discover_nodes_task+0x128>)
 8001224:	f000 feba 	bl	8001f9c <HAL_GPIO_WritePin>

                if (xSemaphoreTake(get_flags_mutex(), pdMS_TO_TICKS(100))) {
 8001228:	f000 f8e2 	bl	80013f0 <get_flags_mutex>
 800122c:	4603      	mov	r3, r0
 800122e:	2164      	movs	r1, #100	@ 0x64
 8001230:	4618      	mov	r0, r3
 8001232:	f003 f907 	bl	8004444 <xQueueSemaphoreTake>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d00b      	beq.n	8001254 <discover_nodes_task+0x114>
                    get_flags()->broadcasting = false;
 800123c:	f000 f8ce 	bl	80013dc <get_flags>
 8001240:	4603      	mov	r3, r0
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
                    xSemaphoreGive(get_flags_mutex());
 8001246:	f000 f8d3 	bl	80013f0 <get_flags_mutex>
 800124a:	2300      	movs	r3, #0
 800124c:	2200      	movs	r2, #0
 800124e:	2100      	movs	r1, #0
 8001250:	f002 fe76 	bl	8003f40 <xQueueGenericSend>
                }
            }

            vTaskDelay(pdMS_TO_TICKS(1000)); // wait 1 second between broadcasts
 8001254:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001258:	f003 fdba 	bl	8004dd0 <vTaskDelay>
            if (LoRa_transmit(args->lora, to_byte_array, to_byte_array_len, 200)) {
 800125c:	e7b4      	b.n	80011c8 <discover_nodes_task+0x88>
        }

    } else {
        // TODO : make a log
    }
}
 800125e:	bf00      	nop
 8001260:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40010c00 	.word	0x40010c00

0800126c <mesh_crc>:
#include "packet.h"
#include <stdint.h>
#include <string.h>


uint8_t mesh_crc(const uint8_t *data, uint8_t len) {
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	460b      	mov	r3, r1
 8001276:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0x00;
 8001278:	2300      	movs	r3, #0
 800127a:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < len; i++) {
 800127c:	2300      	movs	r3, #0
 800127e:	73bb      	strb	r3, [r7, #14]
 8001280:	e022      	b.n	80012c8 <mesh_crc+0x5c>
        crc ^= data[i];
 8001282:	7bbb      	ldrb	r3, [r7, #14]
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	4413      	add	r3, r2
 8001288:	781a      	ldrb	r2, [r3, #0]
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	4053      	eors	r3, r2
 800128e:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 8001290:	2300      	movs	r3, #0
 8001292:	737b      	strb	r3, [r7, #13]
 8001294:	e012      	b.n	80012bc <mesh_crc+0x50>
            if (crc & 0x80)
 8001296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129a:	2b00      	cmp	r3, #0
 800129c:	da08      	bge.n	80012b0 <mesh_crc+0x44>
                crc = (crc << 1) ^ 0x07;
 800129e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	b25b      	sxtb	r3, r3
 80012a6:	f083 0307 	eor.w	r3, r3, #7
 80012aa:	b25b      	sxtb	r3, r3
 80012ac:	73fb      	strb	r3, [r7, #15]
 80012ae:	e002      	b.n	80012b6 <mesh_crc+0x4a>
            else
                crc <<= 1;
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	73fb      	strb	r3, [r7, #15]
        for (uint8_t j = 0; j < 8; j++) {
 80012b6:	7b7b      	ldrb	r3, [r7, #13]
 80012b8:	3301      	adds	r3, #1
 80012ba:	737b      	strb	r3, [r7, #13]
 80012bc:	7b7b      	ldrb	r3, [r7, #13]
 80012be:	2b07      	cmp	r3, #7
 80012c0:	d9e9      	bls.n	8001296 <mesh_crc+0x2a>
    for (uint8_t i = 0; i < len; i++) {
 80012c2:	7bbb      	ldrb	r3, [r7, #14]
 80012c4:	3301      	adds	r3, #1
 80012c6:	73bb      	strb	r3, [r7, #14]
 80012c8:	7bba      	ldrb	r2, [r7, #14]
 80012ca:	78fb      	ldrb	r3, [r7, #3]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d3d8      	bcc.n	8001282 <mesh_crc+0x16>
        }
    }
    return crc;
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3714      	adds	r7, #20
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr

080012dc <mesh_build_packet>:
    uint8_t calc = mesh_crc((uint8_t *) pkt, 9 + pkt->length);
    return (calc == pkt->crc);
}

int mesh_build_packet(MeshPacket *pkt, uint8_t src, uint8_t dst, uint8_t flags, uint8_t msg_id, const uint8_t *payload,
                       uint8_t length) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	4608      	mov	r0, r1
 80012e6:	4611      	mov	r1, r2
 80012e8:	461a      	mov	r2, r3
 80012ea:	4603      	mov	r3, r0
 80012ec:	70fb      	strb	r3, [r7, #3]
 80012ee:	460b      	mov	r3, r1
 80012f0:	70bb      	strb	r3, [r7, #2]
 80012f2:	4613      	mov	r3, r2
 80012f4:	707b      	strb	r3, [r7, #1]
    if (!pkt || !payload || length > MESH_MAX_PAYLOAD) return false;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d006      	beq.n	800130a <mesh_build_packet+0x2e>
 80012fc:	69fb      	ldr	r3, [r7, #28]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d003      	beq.n	800130a <mesh_build_packet+0x2e>
 8001302:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001306:	2bf0      	cmp	r3, #240	@ 0xf0
 8001308:	d901      	bls.n	800130e <mesh_build_packet+0x32>
 800130a:	2300      	movs	r3, #0
 800130c:	e062      	b.n	80013d4 <mesh_build_packet+0xf8>

    pkt->preamble = MESH_PREAMBLE;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	22aa      	movs	r2, #170	@ 0xaa
 8001312:	701a      	strb	r2, [r3, #0]
    pkt->version = MESH_VERSION;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2201      	movs	r2, #1
 8001318:	705a      	strb	r2, [r3, #1]
    pkt->flags     = flags;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	787a      	ldrb	r2, [r7, #1]
 800131e:	709a      	strb	r2, [r3, #2]
    pkt->src_id    = src;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	78fa      	ldrb	r2, [r7, #3]
 8001324:	70da      	strb	r2, [r3, #3]
    pkt->dst_id    = dst;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	78ba      	ldrb	r2, [r7, #2]
 800132a:	711a      	strb	r2, [r3, #4]
    pkt->hop_count = 0;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2200      	movs	r2, #0
 8001330:	715a      	strb	r2, [r3, #5]
    pkt->max_hops  = 10;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	220a      	movs	r2, #10
 8001336:	719a      	strb	r2, [r3, #6]
    pkt->msg_id    = msg_id;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	7e3a      	ldrb	r2, [r7, #24]
 800133c:	71da      	strb	r2, [r3, #7]
    pkt->length    = length;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001344:	721a      	strb	r2, [r3, #8]
    if (payload && length > 0) {
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d00b      	beq.n	8001364 <mesh_build_packet+0x88>
 800134c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d007      	beq.n	8001364 <mesh_build_packet+0x88>
        memcpy(pkt->payload, payload, length);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3309      	adds	r3, #9
 8001358:	f897 2020 	ldrb.w	r2, [r7, #32]
 800135c:	69f9      	ldr	r1, [r7, #28]
 800135e:	4618      	mov	r0, r3
 8001360:	f005 fb6e 	bl	8006a40 <memcpy>
    }

    uint8_t *data = (uint8_t *)pkt;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	60fb      	str	r3, [r7, #12]
    pkt->crc = mesh_crc(data, offsetof(MeshPacket, crc));
 8001368:	21f9      	movs	r1, #249	@ 0xf9
 800136a:	68f8      	ldr	r0, [r7, #12]
 800136c:	f7ff ff7e 	bl	800126c <mesh_crc>
 8001370:	4603      	mov	r3, r0
 8001372:	461a      	mov	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9

    uint8_t computed_crc = mesh_crc((uint8_t*)pkt, offsetof(MeshPacket, crc));
 800137a:	21f9      	movs	r1, #249	@ 0xf9
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff75 	bl	800126c <mesh_crc>
 8001382:	4603      	mov	r3, r0
 8001384:	72fb      	strb	r3, [r7, #11]
    if (computed_crc != pkt->crc)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f893 30f9 	ldrb.w	r3, [r3, #249]	@ 0xf9
 800138c:	7afa      	ldrb	r2, [r7, #11]
 800138e:	429a      	cmp	r2, r3
 8001390:	d001      	beq.n	8001396 <mesh_build_packet+0xba>
        return false;
 8001392:	2300      	movs	r3, #0
 8001394:	e01e      	b.n	80013d4 <mesh_build_packet+0xf8>

    // 2 Check all fields are logically valid
    if (pkt->preamble != 0xAA || pkt->version != 1)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2baa      	cmp	r3, #170	@ 0xaa
 800139c:	d103      	bne.n	80013a6 <mesh_build_packet+0xca>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	785b      	ldrb	r3, [r3, #1]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d001      	beq.n	80013aa <mesh_build_packet+0xce>
        return false;
 80013a6:	2300      	movs	r3, #0
 80013a8:	e014      	b.n	80013d4 <mesh_build_packet+0xf8>
    if (pkt->length != length)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	7a1b      	ldrb	r3, [r3, #8]
 80013ae:	f897 2020 	ldrb.w	r2, [r7, #32]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d001      	beq.n	80013ba <mesh_build_packet+0xde>
        return false;
 80013b6:	2300      	movs	r3, #0
 80013b8:	e00c      	b.n	80013d4 <mesh_build_packet+0xf8>
    if (pkt->src_id != src || pkt->dst_id != dst)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	78db      	ldrb	r3, [r3, #3]
 80013be:	78fa      	ldrb	r2, [r7, #3]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d104      	bne.n	80013ce <mesh_build_packet+0xf2>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	791b      	ldrb	r3, [r3, #4]
 80013c8:	78ba      	ldrb	r2, [r7, #2]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d001      	beq.n	80013d2 <mesh_build_packet+0xf6>
        return false;
 80013ce:	2300      	movs	r3, #0
 80013d0:	e000      	b.n	80013d4 <mesh_build_packet+0xf8>

    // Everything OK
    return true;
 80013d2:	2301      	movs	r3, #1

}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <get_flags>:

// Private mutex
static SemaphoreHandle_t flags_mutex = NULL;

// Return pointer to singleton
Flags* get_flags(void) {
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
    return &flags_instance;
 80013e0:	4b02      	ldr	r3, [pc, #8]	@ (80013ec <get_flags+0x10>)
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	20000084 	.word	0x20000084

080013f0 <get_flags_mutex>:

// Return mutex handle
SemaphoreHandle_t get_flags_mutex(void) {
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
    return flags_mutex;
 80013f4:	4b02      	ldr	r3, [pc, #8]	@ (8001400 <get_flags_mutex+0x10>)
 80013f6:	681b      	ldr	r3, [r3, #0]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr
 8001400:	20000088 	.word	0x20000088

08001404 <flags_init>:

// Initialize the flags system
void flags_init(void) {
 8001404:	b580      	push	{r7, lr}
 8001406:	af00      	add	r7, sp, #0
    // Create mutex
    flags_mutex = xSemaphoreCreateMutex();
 8001408:	2001      	movs	r0, #1
 800140a:	f002 fd80 	bl	8003f0e <xQueueCreateMutex>
 800140e:	4603      	mov	r3, r0
 8001410:	4a06      	ldr	r2, [pc, #24]	@ (800142c <flags_init+0x28>)
 8001412:	6013      	str	r3, [r2, #0]
        // Handle failure (out of memory)
        // Could assert or halt
    }

    // Initialize all flags to false
    flags_instance.broadcasting = false;
 8001414:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <flags_init+0x2c>)
 8001416:	2200      	movs	r2, #0
 8001418:	701a      	strb	r2, [r3, #0]
    flags_instance.connected = false;
 800141a:	4b05      	ldr	r3, [pc, #20]	@ (8001430 <flags_init+0x2c>)
 800141c:	2200      	movs	r2, #0
 800141e:	705a      	strb	r2, [r3, #1]
    flags_instance.reply_pending = false;
 8001420:	4b03      	ldr	r3, [pc, #12]	@ (8001430 <flags_init+0x2c>)
 8001422:	2200      	movs	r2, #0
 8001424:	709a      	strb	r2, [r3, #2]
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000088 	.word	0x20000088
 8001430:	20000084 	.word	0x20000084

08001434 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001434:	b5b0      	push	{r4, r5, r7, lr}
 8001436:	b090      	sub	sp, #64	@ 0x40
 8001438:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800143a:	f000 faf5 	bl	8001a28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800143e:	f000 f865 	bl	800150c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001442:	f000 f8d5 	bl	80015f0 <MX_GPIO_Init>
  MX_SPI2_Init();
 8001446:	f000 f89d 	bl	8001584 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
    flags_init();
 800144a:	f7ff ffdb 	bl	8001404 <flags_init>
    myLoRa = newLoRa();
 800144e:	4c25      	ldr	r4, [pc, #148]	@ (80014e4 <main+0xb0>)
 8001450:	463b      	mov	r3, r7
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff fa72 	bl	800093c <newLoRa>
 8001458:	4625      	mov	r5, r4
 800145a:	463c      	mov	r4, r7
 800145c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800145e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001460:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001462:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001464:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001468:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    myLoRa.CS_port = NSS_GPIO_Port;
 800146c:	4b1d      	ldr	r3, [pc, #116]	@ (80014e4 <main+0xb0>)
 800146e:	4a1e      	ldr	r2, [pc, #120]	@ (80014e8 <main+0xb4>)
 8001470:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin = NSS_Pin;
 8001472:	4b1c      	ldr	r3, [pc, #112]	@ (80014e4 <main+0xb0>)
 8001474:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001478:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 800147a:	4b1a      	ldr	r3, [pc, #104]	@ (80014e4 <main+0xb0>)
 800147c:	4a1b      	ldr	r2, [pc, #108]	@ (80014ec <main+0xb8>)
 800147e:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin = RESET_Pin;
 8001480:	4b18      	ldr	r3, [pc, #96]	@ (80014e4 <main+0xb0>)
 8001482:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001486:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port = DID0_GPIO_Port;
 8001488:	4b16      	ldr	r3, [pc, #88]	@ (80014e4 <main+0xb0>)
 800148a:	4a18      	ldr	r2, [pc, #96]	@ (80014ec <main+0xb8>)
 800148c:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin = DID0_Pin;
 800148e:	4b15      	ldr	r3, [pc, #84]	@ (80014e4 <main+0xb0>)
 8001490:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001494:	829a      	strh	r2, [r3, #20]
    myLoRa.power = 17;
 8001496:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <main+0xb0>)
 8001498:	2211      	movs	r2, #17
 800149a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    myLoRa.hSPIx = &hspi2;
 800149e:	4b11      	ldr	r3, [pc, #68]	@ (80014e4 <main+0xb0>)
 80014a0:	4a13      	ldr	r2, [pc, #76]	@ (80014f0 <main+0xbc>)
 80014a2:	619a      	str	r2, [r3, #24]
    uint16_t LoRa_status = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	86fb      	strh	r3, [r7, #54]	@ 0x36

    LoRa_status = LoRa_init(&myLoRa); // TODO : check status with  a warning
 80014a8:	480e      	ldr	r0, [pc, #56]	@ (80014e4 <main+0xb0>)
 80014aa:	f7ff fdac 	bl	8001006 <LoRa_init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	86fb      	strh	r3, [r7, #54]	@ 0x36


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80014b2:	f002 f9f5 	bl	80038a0 <osKernelInitialize>
    /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80014b6:	4a0f      	ldr	r2, [pc, #60]	@ (80014f4 <main+0xc0>)
 80014b8:	2100      	movs	r1, #0
 80014ba:	480f      	ldr	r0, [pc, #60]	@ (80014f8 <main+0xc4>)
 80014bc:	f002 fa38 	bl	8003930 <osThreadNew>
 80014c0:	4603      	mov	r3, r0
 80014c2:	4a0e      	ldr	r2, [pc, #56]	@ (80014fc <main+0xc8>)
 80014c4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(
 80014c6:	2300      	movs	r3, #0
 80014c8:	9301      	str	r3, [sp, #4]
 80014ca:	2302      	movs	r3, #2
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <main+0xcc>)
 80014d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014d4:	490b      	ldr	r1, [pc, #44]	@ (8001504 <main+0xd0>)
 80014d6:	480c      	ldr	r0, [pc, #48]	@ (8001508 <main+0xd4>)
 80014d8:	f003 faa8 	bl	8004a2c <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80014dc:	f002 fa02 	bl	80038e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1) {
 80014e0:	bf00      	nop
 80014e2:	e7fd      	b.n	80014e0 <main+0xac>
 80014e4:	200000e8 	.word	0x200000e8
 80014e8:	40010c00 	.word	0x40010c00
 80014ec:	40010800 	.word	0x40010800
 80014f0:	2000008c 	.word	0x2000008c
 80014f4:	08006ba4 	.word	0x08006ba4
 80014f8:	0800171d 	.word	0x0800171d
 80014fc:	200000e4 	.word	0x200000e4
 8001500:	20000000 	.word	0x20000000
 8001504:	08006b7c 	.word	0x08006b7c
 8001508:	08001141 	.word	0x08001141

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b090      	sub	sp, #64	@ 0x40
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	f107 0318 	add.w	r3, r7, #24
 8001516:	2228      	movs	r2, #40	@ 0x28
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f005 fa04 	bl	8006928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
 800152c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800152e:	2302      	movs	r3, #2
 8001530:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001532:	2301      	movs	r3, #1
 8001534:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001536:	2310      	movs	r3, #16
 8001538:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800153a:	2300      	movs	r3, #0
 800153c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800153e:	f107 0318 	add.w	r3, r7, #24
 8001542:	4618      	mov	r0, r3
 8001544:	f000 fd5a 	bl	8001ffc <HAL_RCC_OscConfig>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800154e:	f000 f907 	bl	8001760 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001552:	230f      	movs	r3, #15
 8001554:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001556:	2300      	movs	r3, #0
 8001558:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800155e:	2300      	movs	r3, #0
 8001560:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001562:	2300      	movs	r3, #0
 8001564:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f000 ffc8 	bl	8002500 <HAL_RCC_ClockConfig>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001576:	f000 f8f3 	bl	8001760 <Error_Handler>
  }
}
 800157a:	bf00      	nop
 800157c:	3740      	adds	r7, #64	@ 0x40
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
	...

08001584 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001588:	4b17      	ldr	r3, [pc, #92]	@ (80015e8 <MX_SPI2_Init+0x64>)
 800158a:	4a18      	ldr	r2, [pc, #96]	@ (80015ec <MX_SPI2_Init+0x68>)
 800158c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800158e:	4b16      	ldr	r3, [pc, #88]	@ (80015e8 <MX_SPI2_Init+0x64>)
 8001590:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001594:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001596:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <MX_SPI2_Init+0x64>)
 8001598:	2200      	movs	r2, #0
 800159a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800159c:	4b12      	ldr	r3, [pc, #72]	@ (80015e8 <MX_SPI2_Init+0x64>)
 800159e:	2200      	movs	r2, #0
 80015a0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015a2:	4b11      	ldr	r3, [pc, #68]	@ (80015e8 <MX_SPI2_Init+0x64>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015a8:	4b0f      	ldr	r3, [pc, #60]	@ (80015e8 <MX_SPI2_Init+0x64>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80015ae:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <MX_SPI2_Init+0x64>)
 80015b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015b4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80015b6:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <MX_SPI2_Init+0x64>)
 80015b8:	2220      	movs	r2, #32
 80015ba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015bc:	4b0a      	ldr	r3, [pc, #40]	@ (80015e8 <MX_SPI2_Init+0x64>)
 80015be:	2200      	movs	r2, #0
 80015c0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80015c2:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <MX_SPI2_Init+0x64>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015c8:	4b07      	ldr	r3, [pc, #28]	@ (80015e8 <MX_SPI2_Init+0x64>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80015ce:	4b06      	ldr	r3, [pc, #24]	@ (80015e8 <MX_SPI2_Init+0x64>)
 80015d0:	220a      	movs	r2, #10
 80015d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80015d4:	4804      	ldr	r0, [pc, #16]	@ (80015e8 <MX_SPI2_Init+0x64>)
 80015d6:	f001 f93d 	bl	8002854 <HAL_SPI_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80015e0:	f000 f8be 	bl	8001760 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80015e4:	bf00      	nop
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	2000008c 	.word	0x2000008c
 80015ec:	40003800 	.word	0x40003800

080015f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f6:	f107 0308 	add.w	r3, r7, #8
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]
 8001600:	609a      	str	r2, [r3, #8]
 8001602:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001604:	4b36      	ldr	r3, [pc, #216]	@ (80016e0 <MX_GPIO_Init+0xf0>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	4a35      	ldr	r2, [pc, #212]	@ (80016e0 <MX_GPIO_Init+0xf0>)
 800160a:	f043 0308 	orr.w	r3, r3, #8
 800160e:	6193      	str	r3, [r2, #24]
 8001610:	4b33      	ldr	r3, [pc, #204]	@ (80016e0 <MX_GPIO_Init+0xf0>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	f003 0308 	and.w	r3, r3, #8
 8001618:	607b      	str	r3, [r7, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161c:	4b30      	ldr	r3, [pc, #192]	@ (80016e0 <MX_GPIO_Init+0xf0>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	4a2f      	ldr	r2, [pc, #188]	@ (80016e0 <MX_GPIO_Init+0xf0>)
 8001622:	f043 0304 	orr.w	r3, r3, #4
 8001626:	6193      	str	r3, [r2, #24]
 8001628:	4b2d      	ldr	r3, [pc, #180]	@ (80016e0 <MX_GPIO_Init+0xf0>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	f003 0304 	and.w	r3, r3, #4
 8001630:	603b      	str	r3, [r7, #0]
 8001632:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001634:	2201      	movs	r2, #1
 8001636:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800163a:	482a      	ldr	r0, [pc, #168]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 800163c:	f000 fcae 	bl	8001f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8001640:	2201      	movs	r2, #1
 8001642:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001646:	4828      	ldr	r0, [pc, #160]	@ (80016e8 <MX_GPIO_Init+0xf8>)
 8001648:	f000 fca8 	bl	8001f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin, GPIO_PIN_RESET);
 800164c:	2200      	movs	r2, #0
 800164e:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001652:	4824      	ldr	r0, [pc, #144]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 8001654:	f000 fca2 	bl	8001f9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NSS_Pin RECEIVING_LED_Pin TRANSMITING_LED_Pin OK_LED_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RECEIVING_LED_Pin|TRANSMITING_LED_Pin|OK_LED_Pin;
 8001658:	f44f 539a 	mov.w	r3, #4928	@ 0x1340
 800165c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165e:	2301      	movs	r3, #1
 8001660:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001666:	2302      	movs	r3, #2
 8001668:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800166a:	f107 0308 	add.w	r3, r7, #8
 800166e:	4619      	mov	r1, r3
 8001670:	481c      	ldr	r0, [pc, #112]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 8001672:	f000 fb0f 	bl	8001c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_Pin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8001676:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800167a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167c:	2301      	movs	r3, #1
 800167e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	2302      	movs	r3, #2
 8001686:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8001688:	f107 0308 	add.w	r3, r7, #8
 800168c:	4619      	mov	r1, r3
 800168e:	4816      	ldr	r0, [pc, #88]	@ (80016e8 <MX_GPIO_Init+0xf8>)
 8001690:	f000 fb00 	bl	8001c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : DID0_Pin */
  GPIO_InitStruct.Pin = DID0_Pin;
 8001694:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001698:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800169a:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <MX_GPIO_Init+0xfc>)
 800169c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DID0_GPIO_Port, &GPIO_InitStruct);
 80016a2:	f107 0308 	add.w	r3, r7, #8
 80016a6:	4619      	mov	r1, r3
 80016a8:	480f      	ldr	r0, [pc, #60]	@ (80016e8 <MX_GPIO_Init+0xf8>)
 80016aa:	f000 faf3 	bl	8001c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80016ae:	2380      	movs	r3, #128	@ 0x80
 80016b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <MX_GPIO_Init+0xfc>)
 80016b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80016b6:	2302      	movs	r3, #2
 80016b8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80016ba:	f107 0308 	add.w	r3, r7, #8
 80016be:	4619      	mov	r1, r3
 80016c0:	4808      	ldr	r0, [pc, #32]	@ (80016e4 <MX_GPIO_Init+0xf4>)
 80016c2:	f000 fae7 	bl	8001c94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2105      	movs	r1, #5
 80016ca:	2017      	movs	r0, #23
 80016cc:	f000 fab7 	bl	8001c3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016d0:	2017      	movs	r0, #23
 80016d2:	f000 fad0 	bl	8001c76 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016d6:	bf00      	nop
 80016d8:	3718      	adds	r7, #24
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000
 80016e4:	40010c00 	.word	0x40010c00
 80016e8:	40010800 	.word	0x40010800
 80016ec:	10110000 	.word	0x10110000

080016f0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == DID0_Pin) {
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001700:	d105      	bne.n	800170e <HAL_GPIO_EXTI_Callback+0x1e>
    HAL_GPIO_WritePin(OK_LED_GPIO_Port, OK_LED_Pin, SET);
 8001702:	2201      	movs	r2, #1
 8001704:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001708:	4803      	ldr	r0, [pc, #12]	@ (8001718 <HAL_GPIO_EXTI_Callback+0x28>)
 800170a:	f000 fc47 	bl	8001f9c <HAL_GPIO_WritePin>
    

  }
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40010c00 	.word	0x40010c00

0800171c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    vTaskDelete(defaultTaskHandle);
 8001724:	4b04      	ldr	r3, [pc, #16]	@ (8001738 <StartDefaultTask+0x1c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f003 fadd 	bl	8004ce8 <vTaskDelete>
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 800172e:	2001      	movs	r0, #1
 8001730:	f002 f990 	bl	8003a54 <osDelay>
 8001734:	e7fb      	b.n	800172e <StartDefaultTask+0x12>
 8001736:	bf00      	nop
 8001738:	200000e4 	.word	0x200000e4

0800173c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d101      	bne.n	8001752 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800174e:	f000 f981 	bl	8001a54 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40000400 	.word	0x40000400

08001760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001764:	b672      	cpsid	i
}
 8001766:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <Error_Handler+0x8>

0800176c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001772:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <HAL_MspInit+0x68>)
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	4a17      	ldr	r2, [pc, #92]	@ (80017d4 <HAL_MspInit+0x68>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6193      	str	r3, [r2, #24]
 800177e:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <HAL_MspInit+0x68>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	60bb      	str	r3, [r7, #8]
 8001788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800178a:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <HAL_MspInit+0x68>)
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	4a11      	ldr	r2, [pc, #68]	@ (80017d4 <HAL_MspInit+0x68>)
 8001790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001794:	61d3      	str	r3, [r2, #28]
 8001796:	4b0f      	ldr	r3, [pc, #60]	@ (80017d4 <HAL_MspInit+0x68>)
 8001798:	69db      	ldr	r3, [r3, #28]
 800179a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	210f      	movs	r1, #15
 80017a6:	f06f 0001 	mvn.w	r0, #1
 80017aa:	f000 fa48 	bl	8001c3e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017ae:	4b0a      	ldr	r3, [pc, #40]	@ (80017d8 <HAL_MspInit+0x6c>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017c2:	60fb      	str	r3, [r7, #12]
 80017c4:	4a04      	ldr	r2, [pc, #16]	@ (80017d8 <HAL_MspInit+0x6c>)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ca:	bf00      	nop
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40021000 	.word	0x40021000
 80017d8:	40010000 	.word	0x40010000

080017dc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 0310 	add.w	r3, r7, #16
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001868 <HAL_SPI_MspInit+0x8c>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d131      	bne.n	8001860 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017fc:	4b1b      	ldr	r3, [pc, #108]	@ (800186c <HAL_SPI_MspInit+0x90>)
 80017fe:	69db      	ldr	r3, [r3, #28]
 8001800:	4a1a      	ldr	r2, [pc, #104]	@ (800186c <HAL_SPI_MspInit+0x90>)
 8001802:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001806:	61d3      	str	r3, [r2, #28]
 8001808:	4b18      	ldr	r3, [pc, #96]	@ (800186c <HAL_SPI_MspInit+0x90>)
 800180a:	69db      	ldr	r3, [r3, #28]
 800180c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001814:	4b15      	ldr	r3, [pc, #84]	@ (800186c <HAL_SPI_MspInit+0x90>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a14      	ldr	r2, [pc, #80]	@ (800186c <HAL_SPI_MspInit+0x90>)
 800181a:	f043 0308 	orr.w	r3, r3, #8
 800181e:	6193      	str	r3, [r2, #24]
 8001820:	4b12      	ldr	r3, [pc, #72]	@ (800186c <HAL_SPI_MspInit+0x90>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	f003 0308 	and.w	r3, r3, #8
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 800182c:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001830:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001832:	2302      	movs	r3, #2
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001836:	2303      	movs	r3, #3
 8001838:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	4619      	mov	r1, r3
 8001840:	480b      	ldr	r0, [pc, #44]	@ (8001870 <HAL_SPI_MspInit+0x94>)
 8001842:	f000 fa27 	bl	8001c94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MISO_Pin;
 8001846:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800184a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8001854:	f107 0310 	add.w	r3, r7, #16
 8001858:	4619      	mov	r1, r3
 800185a:	4805      	ldr	r0, [pc, #20]	@ (8001870 <HAL_SPI_MspInit+0x94>)
 800185c:	f000 fa1a 	bl	8001c94 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001860:	bf00      	nop
 8001862:	3720      	adds	r7, #32
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40003800 	.word	0x40003800
 800186c:	40021000 	.word	0x40021000
 8001870:	40010c00 	.word	0x40010c00

08001874 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b08e      	sub	sp, #56	@ 0x38
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800187c:	2300      	movs	r3, #0
 800187e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001880:	2300      	movs	r3, #0
 8001882:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001884:	2300      	movs	r3, #0
 8001886:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 800188a:	4b34      	ldr	r3, [pc, #208]	@ (800195c <HAL_InitTick+0xe8>)
 800188c:	69db      	ldr	r3, [r3, #28]
 800188e:	4a33      	ldr	r2, [pc, #204]	@ (800195c <HAL_InitTick+0xe8>)
 8001890:	f043 0302 	orr.w	r3, r3, #2
 8001894:	61d3      	str	r3, [r2, #28]
 8001896:	4b31      	ldr	r3, [pc, #196]	@ (800195c <HAL_InitTick+0xe8>)
 8001898:	69db      	ldr	r3, [r3, #28]
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018a2:	f107 0210 	add.w	r2, r7, #16
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4611      	mov	r1, r2
 80018ac:	4618      	mov	r0, r3
 80018ae:	f000 ff83 	bl	80027b8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80018b2:	6a3b      	ldr	r3, [r7, #32]
 80018b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80018b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d103      	bne.n	80018c4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80018bc:	f000 ff68 	bl	8002790 <HAL_RCC_GetPCLK1Freq>
 80018c0:	6378      	str	r0, [r7, #52]	@ 0x34
 80018c2:	e004      	b.n	80018ce <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80018c4:	f000 ff64 	bl	8002790 <HAL_RCC_GetPCLK1Freq>
 80018c8:	4603      	mov	r3, r0
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018d0:	4a23      	ldr	r2, [pc, #140]	@ (8001960 <HAL_InitTick+0xec>)
 80018d2:	fba2 2303 	umull	r2, r3, r2, r3
 80018d6:	0c9b      	lsrs	r3, r3, #18
 80018d8:	3b01      	subs	r3, #1
 80018da:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80018dc:	4b21      	ldr	r3, [pc, #132]	@ (8001964 <HAL_InitTick+0xf0>)
 80018de:	4a22      	ldr	r2, [pc, #136]	@ (8001968 <HAL_InitTick+0xf4>)
 80018e0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80018e2:	4b20      	ldr	r3, [pc, #128]	@ (8001964 <HAL_InitTick+0xf0>)
 80018e4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018e8:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80018ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001964 <HAL_InitTick+0xf0>)
 80018ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ee:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80018f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001964 <HAL_InitTick+0xf0>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001964 <HAL_InitTick+0xf0>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018fc:	4b19      	ldr	r3, [pc, #100]	@ (8001964 <HAL_InitTick+0xf0>)
 80018fe:	2200      	movs	r2, #0
 8001900:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 8001902:	4818      	ldr	r0, [pc, #96]	@ (8001964 <HAL_InitTick+0xf0>)
 8001904:	f001 fd49 	bl	800339a <HAL_TIM_Base_Init>
 8001908:	4603      	mov	r3, r0
 800190a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800190e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001912:	2b00      	cmp	r3, #0
 8001914:	d11b      	bne.n	800194e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8001916:	4813      	ldr	r0, [pc, #76]	@ (8001964 <HAL_InitTick+0xf0>)
 8001918:	f001 fd98 	bl	800344c <HAL_TIM_Base_Start_IT>
 800191c:	4603      	mov	r3, r0
 800191e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001922:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001926:	2b00      	cmp	r3, #0
 8001928:	d111      	bne.n	800194e <HAL_InitTick+0xda>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800192a:	201d      	movs	r0, #29
 800192c:	f000 f9a3 	bl	8001c76 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2b0f      	cmp	r3, #15
 8001934:	d808      	bhi.n	8001948 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8001936:	2200      	movs	r2, #0
 8001938:	6879      	ldr	r1, [r7, #4]
 800193a:	201d      	movs	r0, #29
 800193c:	f000 f97f 	bl	8001c3e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001940:	4a0a      	ldr	r2, [pc, #40]	@ (800196c <HAL_InitTick+0xf8>)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6013      	str	r3, [r2, #0]
 8001946:	e002      	b.n	800194e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800194e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001952:	4618      	mov	r0, r3
 8001954:	3738      	adds	r7, #56	@ 0x38
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000
 8001960:	431bde83 	.word	0x431bde83
 8001964:	20000114 	.word	0x20000114
 8001968:	40000400 	.word	0x40000400
 800196c:	2000000c 	.word	0x2000000c

08001970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <NMI_Handler+0x4>

08001978 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <HardFault_Handler+0x4>

08001980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <MemManage_Handler+0x4>

08001988 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <BusFault_Handler+0x4>

08001990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <UsageFault_Handler+0x4>

08001998 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	bc80      	pop	{r7}
 80019a2:	4770      	bx	lr

080019a4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 80019a8:	2080      	movs	r0, #128	@ 0x80
 80019aa:	f000 fb0f 	bl	8001fcc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DID0_Pin);
 80019ae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80019b2:	f000 fb0b 	bl	8001fcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
	...

080019bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80019c0:	4802      	ldr	r0, [pc, #8]	@ (80019cc <TIM3_IRQHandler+0x10>)
 80019c2:	f001 fd95 	bl	80034f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000114 	.word	0x20000114

080019d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr

080019dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019dc:	f7ff fff8 	bl	80019d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019e0:	480b      	ldr	r0, [pc, #44]	@ (8001a10 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019e2:	490c      	ldr	r1, [pc, #48]	@ (8001a14 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001a18 <LoopFillZerobss+0x16>)
  movs r3, #0
 80019e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019e8:	e002      	b.n	80019f0 <LoopCopyDataInit>

080019ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ee:	3304      	adds	r3, #4

080019f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019f4:	d3f9      	bcc.n	80019ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019f6:	4a09      	ldr	r2, [pc, #36]	@ (8001a1c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019f8:	4c09      	ldr	r4, [pc, #36]	@ (8001a20 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019fc:	e001      	b.n	8001a02 <LoopFillZerobss>

080019fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a00:	3204      	adds	r2, #4

08001a02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a04:	d3fb      	bcc.n	80019fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a06:	f004 fff5 	bl	80069f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a0a:	f7ff fd13 	bl	8001434 <main>
  bx lr
 8001a0e:	4770      	bx	lr
  ldr r0, =_sdata
 8001a10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a14:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001a18:	08006bfc 	.word	0x08006bfc
  ldr r2, =_sbss
 8001a1c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001a20:	20001c88 	.word	0x20001c88

08001a24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a24:	e7fe      	b.n	8001a24 <ADC1_2_IRQHandler>
	...

08001a28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a2c:	4b08      	ldr	r3, [pc, #32]	@ (8001a50 <HAL_Init+0x28>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a07      	ldr	r2, [pc, #28]	@ (8001a50 <HAL_Init+0x28>)
 8001a32:	f043 0310 	orr.w	r3, r3, #16
 8001a36:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a38:	2003      	movs	r0, #3
 8001a3a:	f000 f8f5 	bl	8001c28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a3e:	200f      	movs	r0, #15
 8001a40:	f7ff ff18 	bl	8001874 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a44:	f7ff fe92 	bl	800176c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40022000 	.word	0x40022000

08001a54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a58:	4b05      	ldr	r3, [pc, #20]	@ (8001a70 <HAL_IncTick+0x1c>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <HAL_IncTick+0x20>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4413      	add	r3, r2
 8001a64:	4a03      	ldr	r2, [pc, #12]	@ (8001a74 <HAL_IncTick+0x20>)
 8001a66:	6013      	str	r3, [r2, #0]
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr
 8001a70:	20000010 	.word	0x20000010
 8001a74:	2000015c 	.word	0x2000015c

08001a78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a7c:	4b02      	ldr	r3, [pc, #8]	@ (8001a88 <HAL_GetTick+0x10>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr
 8001a88:	2000015c 	.word	0x2000015c

08001a8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a94:	f7ff fff0 	bl	8001a78 <HAL_GetTick>
 8001a98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001aa4:	d005      	beq.n	8001ab2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad0 <HAL_Delay+0x44>)
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	461a      	mov	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	4413      	add	r3, r2
 8001ab0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ab2:	bf00      	nop
 8001ab4:	f7ff ffe0 	bl	8001a78 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d8f7      	bhi.n	8001ab4 <HAL_Delay+0x28>
  {
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	bf00      	nop
 8001ac8:	3710      	adds	r7, #16
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	20000010 	.word	0x20000010

08001ad4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f003 0307 	and.w	r3, r3, #7
 8001ae2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8001b18 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aea:	68ba      	ldr	r2, [r7, #8]
 8001aec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001af0:	4013      	ands	r3, r2
 8001af2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001afc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b06:	4a04      	ldr	r2, [pc, #16]	@ (8001b18 <__NVIC_SetPriorityGrouping+0x44>)
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	60d3      	str	r3, [r2, #12]
}
 8001b0c:	bf00      	nop
 8001b0e:	3714      	adds	r7, #20
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	e000ed00 	.word	0xe000ed00

08001b1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b20:	4b04      	ldr	r3, [pc, #16]	@ (8001b34 <__NVIC_GetPriorityGrouping+0x18>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	0a1b      	lsrs	r3, r3, #8
 8001b26:	f003 0307 	and.w	r3, r3, #7
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bc80      	pop	{r7}
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	e000ed00 	.word	0xe000ed00

08001b38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	4603      	mov	r3, r0
 8001b40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	db0b      	blt.n	8001b62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	f003 021f 	and.w	r2, r3, #31
 8001b50:	4906      	ldr	r1, [pc, #24]	@ (8001b6c <__NVIC_EnableIRQ+0x34>)
 8001b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b56:	095b      	lsrs	r3, r3, #5
 8001b58:	2001      	movs	r0, #1
 8001b5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bc80      	pop	{r7}
 8001b6a:	4770      	bx	lr
 8001b6c:	e000e100 	.word	0xe000e100

08001b70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	6039      	str	r1, [r7, #0]
 8001b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	db0a      	blt.n	8001b9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	b2da      	uxtb	r2, r3
 8001b88:	490c      	ldr	r1, [pc, #48]	@ (8001bbc <__NVIC_SetPriority+0x4c>)
 8001b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8e:	0112      	lsls	r2, r2, #4
 8001b90:	b2d2      	uxtb	r2, r2
 8001b92:	440b      	add	r3, r1
 8001b94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b98:	e00a      	b.n	8001bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	b2da      	uxtb	r2, r3
 8001b9e:	4908      	ldr	r1, [pc, #32]	@ (8001bc0 <__NVIC_SetPriority+0x50>)
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	f003 030f 	and.w	r3, r3, #15
 8001ba6:	3b04      	subs	r3, #4
 8001ba8:	0112      	lsls	r2, r2, #4
 8001baa:	b2d2      	uxtb	r2, r2
 8001bac:	440b      	add	r3, r1
 8001bae:	761a      	strb	r2, [r3, #24]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bc80      	pop	{r7}
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	e000e100 	.word	0xe000e100
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b089      	sub	sp, #36	@ 0x24
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f003 0307 	and.w	r3, r3, #7
 8001bd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	f1c3 0307 	rsb	r3, r3, #7
 8001bde:	2b04      	cmp	r3, #4
 8001be0:	bf28      	it	cs
 8001be2:	2304      	movcs	r3, #4
 8001be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	3304      	adds	r3, #4
 8001bea:	2b06      	cmp	r3, #6
 8001bec:	d902      	bls.n	8001bf4 <NVIC_EncodePriority+0x30>
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	3b03      	subs	r3, #3
 8001bf2:	e000      	b.n	8001bf6 <NVIC_EncodePriority+0x32>
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001c02:	43da      	mvns	r2, r3
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	401a      	ands	r2, r3
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	fa01 f303 	lsl.w	r3, r1, r3
 8001c16:	43d9      	mvns	r1, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c1c:	4313      	orrs	r3, r2
         );
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3724      	adds	r7, #36	@ 0x24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr

08001c28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff ff4f 	bl	8001ad4 <__NVIC_SetPriorityGrouping>
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b086      	sub	sp, #24
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	4603      	mov	r3, r0
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
 8001c4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c50:	f7ff ff64 	bl	8001b1c <__NVIC_GetPriorityGrouping>
 8001c54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	68b9      	ldr	r1, [r7, #8]
 8001c5a:	6978      	ldr	r0, [r7, #20]
 8001c5c:	f7ff ffb2 	bl	8001bc4 <NVIC_EncodePriority>
 8001c60:	4602      	mov	r2, r0
 8001c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c66:	4611      	mov	r1, r2
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff ff81 	bl	8001b70 <__NVIC_SetPriority>
}
 8001c6e:	bf00      	nop
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff57 	bl	8001b38 <__NVIC_EnableIRQ>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
	...

08001c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b08b      	sub	sp, #44	@ 0x2c
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ca6:	e169      	b.n	8001f7c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ca8:	2201      	movs	r2, #1
 8001caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cac:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	f040 8158 	bne.w	8001f76 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	4a9a      	ldr	r2, [pc, #616]	@ (8001f34 <HAL_GPIO_Init+0x2a0>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d05e      	beq.n	8001d8e <HAL_GPIO_Init+0xfa>
 8001cd0:	4a98      	ldr	r2, [pc, #608]	@ (8001f34 <HAL_GPIO_Init+0x2a0>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d875      	bhi.n	8001dc2 <HAL_GPIO_Init+0x12e>
 8001cd6:	4a98      	ldr	r2, [pc, #608]	@ (8001f38 <HAL_GPIO_Init+0x2a4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d058      	beq.n	8001d8e <HAL_GPIO_Init+0xfa>
 8001cdc:	4a96      	ldr	r2, [pc, #600]	@ (8001f38 <HAL_GPIO_Init+0x2a4>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d86f      	bhi.n	8001dc2 <HAL_GPIO_Init+0x12e>
 8001ce2:	4a96      	ldr	r2, [pc, #600]	@ (8001f3c <HAL_GPIO_Init+0x2a8>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d052      	beq.n	8001d8e <HAL_GPIO_Init+0xfa>
 8001ce8:	4a94      	ldr	r2, [pc, #592]	@ (8001f3c <HAL_GPIO_Init+0x2a8>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d869      	bhi.n	8001dc2 <HAL_GPIO_Init+0x12e>
 8001cee:	4a94      	ldr	r2, [pc, #592]	@ (8001f40 <HAL_GPIO_Init+0x2ac>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d04c      	beq.n	8001d8e <HAL_GPIO_Init+0xfa>
 8001cf4:	4a92      	ldr	r2, [pc, #584]	@ (8001f40 <HAL_GPIO_Init+0x2ac>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d863      	bhi.n	8001dc2 <HAL_GPIO_Init+0x12e>
 8001cfa:	4a92      	ldr	r2, [pc, #584]	@ (8001f44 <HAL_GPIO_Init+0x2b0>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d046      	beq.n	8001d8e <HAL_GPIO_Init+0xfa>
 8001d00:	4a90      	ldr	r2, [pc, #576]	@ (8001f44 <HAL_GPIO_Init+0x2b0>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d85d      	bhi.n	8001dc2 <HAL_GPIO_Init+0x12e>
 8001d06:	2b12      	cmp	r3, #18
 8001d08:	d82a      	bhi.n	8001d60 <HAL_GPIO_Init+0xcc>
 8001d0a:	2b12      	cmp	r3, #18
 8001d0c:	d859      	bhi.n	8001dc2 <HAL_GPIO_Init+0x12e>
 8001d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d14 <HAL_GPIO_Init+0x80>)
 8001d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d14:	08001d8f 	.word	0x08001d8f
 8001d18:	08001d69 	.word	0x08001d69
 8001d1c:	08001d7b 	.word	0x08001d7b
 8001d20:	08001dbd 	.word	0x08001dbd
 8001d24:	08001dc3 	.word	0x08001dc3
 8001d28:	08001dc3 	.word	0x08001dc3
 8001d2c:	08001dc3 	.word	0x08001dc3
 8001d30:	08001dc3 	.word	0x08001dc3
 8001d34:	08001dc3 	.word	0x08001dc3
 8001d38:	08001dc3 	.word	0x08001dc3
 8001d3c:	08001dc3 	.word	0x08001dc3
 8001d40:	08001dc3 	.word	0x08001dc3
 8001d44:	08001dc3 	.word	0x08001dc3
 8001d48:	08001dc3 	.word	0x08001dc3
 8001d4c:	08001dc3 	.word	0x08001dc3
 8001d50:	08001dc3 	.word	0x08001dc3
 8001d54:	08001dc3 	.word	0x08001dc3
 8001d58:	08001d71 	.word	0x08001d71
 8001d5c:	08001d85 	.word	0x08001d85
 8001d60:	4a79      	ldr	r2, [pc, #484]	@ (8001f48 <HAL_GPIO_Init+0x2b4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d013      	beq.n	8001d8e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d66:	e02c      	b.n	8001dc2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	623b      	str	r3, [r7, #32]
          break;
 8001d6e:	e029      	b.n	8001dc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	3304      	adds	r3, #4
 8001d76:	623b      	str	r3, [r7, #32]
          break;
 8001d78:	e024      	b.n	8001dc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	3308      	adds	r3, #8
 8001d80:	623b      	str	r3, [r7, #32]
          break;
 8001d82:	e01f      	b.n	8001dc4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	330c      	adds	r3, #12
 8001d8a:	623b      	str	r3, [r7, #32]
          break;
 8001d8c:	e01a      	b.n	8001dc4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d102      	bne.n	8001d9c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d96:	2304      	movs	r3, #4
 8001d98:	623b      	str	r3, [r7, #32]
          break;
 8001d9a:	e013      	b.n	8001dc4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d105      	bne.n	8001db0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001da4:	2308      	movs	r3, #8
 8001da6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69fa      	ldr	r2, [r7, #28]
 8001dac:	611a      	str	r2, [r3, #16]
          break;
 8001dae:	e009      	b.n	8001dc4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001db0:	2308      	movs	r3, #8
 8001db2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69fa      	ldr	r2, [r7, #28]
 8001db8:	615a      	str	r2, [r3, #20]
          break;
 8001dba:	e003      	b.n	8001dc4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	623b      	str	r3, [r7, #32]
          break;
 8001dc0:	e000      	b.n	8001dc4 <HAL_GPIO_Init+0x130>
          break;
 8001dc2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	2bff      	cmp	r3, #255	@ 0xff
 8001dc8:	d801      	bhi.n	8001dce <HAL_GPIO_Init+0x13a>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	e001      	b.n	8001dd2 <HAL_GPIO_Init+0x13e>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	3304      	adds	r3, #4
 8001dd2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	2bff      	cmp	r3, #255	@ 0xff
 8001dd8:	d802      	bhi.n	8001de0 <HAL_GPIO_Init+0x14c>
 8001dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	e002      	b.n	8001de6 <HAL_GPIO_Init+0x152>
 8001de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de2:	3b08      	subs	r3, #8
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	210f      	movs	r1, #15
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	fa01 f303 	lsl.w	r3, r1, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	401a      	ands	r2, r3
 8001df8:	6a39      	ldr	r1, [r7, #32]
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001e00:	431a      	orrs	r2, r3
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	f000 80b1 	beq.w	8001f76 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e14:	4b4d      	ldr	r3, [pc, #308]	@ (8001f4c <HAL_GPIO_Init+0x2b8>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	4a4c      	ldr	r2, [pc, #304]	@ (8001f4c <HAL_GPIO_Init+0x2b8>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6193      	str	r3, [r2, #24]
 8001e20:	4b4a      	ldr	r3, [pc, #296]	@ (8001f4c <HAL_GPIO_Init+0x2b8>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	60bb      	str	r3, [r7, #8]
 8001e2a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e2c:	4a48      	ldr	r2, [pc, #288]	@ (8001f50 <HAL_GPIO_Init+0x2bc>)
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e30:	089b      	lsrs	r3, r3, #2
 8001e32:	3302      	adds	r3, #2
 8001e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e38:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3c:	f003 0303 	and.w	r3, r3, #3
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	220f      	movs	r2, #15
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	68fa      	ldr	r2, [r7, #12]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a40      	ldr	r2, [pc, #256]	@ (8001f54 <HAL_GPIO_Init+0x2c0>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d013      	beq.n	8001e80 <HAL_GPIO_Init+0x1ec>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a3f      	ldr	r2, [pc, #252]	@ (8001f58 <HAL_GPIO_Init+0x2c4>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d00d      	beq.n	8001e7c <HAL_GPIO_Init+0x1e8>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a3e      	ldr	r2, [pc, #248]	@ (8001f5c <HAL_GPIO_Init+0x2c8>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d007      	beq.n	8001e78 <HAL_GPIO_Init+0x1e4>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a3d      	ldr	r2, [pc, #244]	@ (8001f60 <HAL_GPIO_Init+0x2cc>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d101      	bne.n	8001e74 <HAL_GPIO_Init+0x1e0>
 8001e70:	2303      	movs	r3, #3
 8001e72:	e006      	b.n	8001e82 <HAL_GPIO_Init+0x1ee>
 8001e74:	2304      	movs	r3, #4
 8001e76:	e004      	b.n	8001e82 <HAL_GPIO_Init+0x1ee>
 8001e78:	2302      	movs	r3, #2
 8001e7a:	e002      	b.n	8001e82 <HAL_GPIO_Init+0x1ee>
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e000      	b.n	8001e82 <HAL_GPIO_Init+0x1ee>
 8001e80:	2300      	movs	r3, #0
 8001e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e84:	f002 0203 	and.w	r2, r2, #3
 8001e88:	0092      	lsls	r2, r2, #2
 8001e8a:	4093      	lsls	r3, r2
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e92:	492f      	ldr	r1, [pc, #188]	@ (8001f50 <HAL_GPIO_Init+0x2bc>)
 8001e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e96:	089b      	lsrs	r3, r3, #2
 8001e98:	3302      	adds	r3, #2
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d006      	beq.n	8001eba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001eac:	4b2d      	ldr	r3, [pc, #180]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001eae:	689a      	ldr	r2, [r3, #8]
 8001eb0:	492c      	ldr	r1, [pc, #176]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	608b      	str	r3, [r1, #8]
 8001eb8:	e006      	b.n	8001ec8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001eba:	4b2a      	ldr	r3, [pc, #168]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001ebc:	689a      	ldr	r2, [r3, #8]
 8001ebe:	69bb      	ldr	r3, [r7, #24]
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	4928      	ldr	r1, [pc, #160]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d006      	beq.n	8001ee2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ed4:	4b23      	ldr	r3, [pc, #140]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001ed6:	68da      	ldr	r2, [r3, #12]
 8001ed8:	4922      	ldr	r1, [pc, #136]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	60cb      	str	r3, [r1, #12]
 8001ee0:	e006      	b.n	8001ef0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ee2:	4b20      	ldr	r3, [pc, #128]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001ee4:	68da      	ldr	r2, [r3, #12]
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	491e      	ldr	r1, [pc, #120]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001eec:	4013      	ands	r3, r2
 8001eee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d006      	beq.n	8001f0a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001efc:	4b19      	ldr	r3, [pc, #100]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	4918      	ldr	r1, [pc, #96]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	604b      	str	r3, [r1, #4]
 8001f08:	e006      	b.n	8001f18 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f0a:	4b16      	ldr	r3, [pc, #88]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001f0c:	685a      	ldr	r2, [r3, #4]
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	43db      	mvns	r3, r3
 8001f12:	4914      	ldr	r1, [pc, #80]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001f14:	4013      	ands	r3, r2
 8001f16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d021      	beq.n	8001f68 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f24:	4b0f      	ldr	r3, [pc, #60]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	490e      	ldr	r1, [pc, #56]	@ (8001f64 <HAL_GPIO_Init+0x2d0>)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	600b      	str	r3, [r1, #0]
 8001f30:	e021      	b.n	8001f76 <HAL_GPIO_Init+0x2e2>
 8001f32:	bf00      	nop
 8001f34:	10320000 	.word	0x10320000
 8001f38:	10310000 	.word	0x10310000
 8001f3c:	10220000 	.word	0x10220000
 8001f40:	10210000 	.word	0x10210000
 8001f44:	10120000 	.word	0x10120000
 8001f48:	10110000 	.word	0x10110000
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	40010000 	.word	0x40010000
 8001f54:	40010800 	.word	0x40010800
 8001f58:	40010c00 	.word	0x40010c00
 8001f5c:	40011000 	.word	0x40011000
 8001f60:	40011400 	.word	0x40011400
 8001f64:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f68:	4b0b      	ldr	r3, [pc, #44]	@ (8001f98 <HAL_GPIO_Init+0x304>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	4909      	ldr	r1, [pc, #36]	@ (8001f98 <HAL_GPIO_Init+0x304>)
 8001f72:	4013      	ands	r3, r2
 8001f74:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f78:	3301      	adds	r3, #1
 8001f7a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f82:	fa22 f303 	lsr.w	r3, r2, r3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f47f ae8e 	bne.w	8001ca8 <HAL_GPIO_Init+0x14>
  }
}
 8001f8c:	bf00      	nop
 8001f8e:	bf00      	nop
 8001f90:	372c      	adds	r7, #44	@ 0x2c
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bc80      	pop	{r7}
 8001f96:	4770      	bx	lr
 8001f98:	40010400 	.word	0x40010400

08001f9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	807b      	strh	r3, [r7, #2]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fac:	787b      	ldrb	r3, [r7, #1]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fb2:	887a      	ldrh	r2, [r7, #2]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001fb8:	e003      	b.n	8001fc2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001fba:	887b      	ldrh	r3, [r7, #2]
 8001fbc:	041a      	lsls	r2, r3, #16
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	611a      	str	r2, [r3, #16]
}
 8001fc2:	bf00      	nop
 8001fc4:	370c      	adds	r7, #12
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr

08001fcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001fd6:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fd8:	695a      	ldr	r2, [r3, #20]
 8001fda:	88fb      	ldrh	r3, [r7, #6]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d006      	beq.n	8001ff0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fe2:	4a05      	ldr	r2, [pc, #20]	@ (8001ff8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fe4:	88fb      	ldrh	r3, [r7, #6]
 8001fe6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fe8:	88fb      	ldrh	r3, [r7, #6]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff fb80 	bl	80016f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001ff0:	bf00      	nop
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	40010400 	.word	0x40010400

08001ffc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e272      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 8087 	beq.w	800212a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800201c:	4b92      	ldr	r3, [pc, #584]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f003 030c 	and.w	r3, r3, #12
 8002024:	2b04      	cmp	r3, #4
 8002026:	d00c      	beq.n	8002042 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002028:	4b8f      	ldr	r3, [pc, #572]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 030c 	and.w	r3, r3, #12
 8002030:	2b08      	cmp	r3, #8
 8002032:	d112      	bne.n	800205a <HAL_RCC_OscConfig+0x5e>
 8002034:	4b8c      	ldr	r3, [pc, #560]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800203c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002040:	d10b      	bne.n	800205a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002042:	4b89      	ldr	r3, [pc, #548]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d06c      	beq.n	8002128 <HAL_RCC_OscConfig+0x12c>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d168      	bne.n	8002128 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e24c      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002062:	d106      	bne.n	8002072 <HAL_RCC_OscConfig+0x76>
 8002064:	4b80      	ldr	r3, [pc, #512]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a7f      	ldr	r2, [pc, #508]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800206a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	e02e      	b.n	80020d0 <HAL_RCC_OscConfig+0xd4>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d10c      	bne.n	8002094 <HAL_RCC_OscConfig+0x98>
 800207a:	4b7b      	ldr	r3, [pc, #492]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a7a      	ldr	r2, [pc, #488]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002080:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002084:	6013      	str	r3, [r2, #0]
 8002086:	4b78      	ldr	r3, [pc, #480]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a77      	ldr	r2, [pc, #476]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800208c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002090:	6013      	str	r3, [r2, #0]
 8002092:	e01d      	b.n	80020d0 <HAL_RCC_OscConfig+0xd4>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800209c:	d10c      	bne.n	80020b8 <HAL_RCC_OscConfig+0xbc>
 800209e:	4b72      	ldr	r3, [pc, #456]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a71      	ldr	r2, [pc, #452]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020a8:	6013      	str	r3, [r2, #0]
 80020aa:	4b6f      	ldr	r3, [pc, #444]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a6e      	ldr	r2, [pc, #440]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020b4:	6013      	str	r3, [r2, #0]
 80020b6:	e00b      	b.n	80020d0 <HAL_RCC_OscConfig+0xd4>
 80020b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a6a      	ldr	r2, [pc, #424]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020c2:	6013      	str	r3, [r2, #0]
 80020c4:	4b68      	ldr	r3, [pc, #416]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a67      	ldr	r2, [pc, #412]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d013      	beq.n	8002100 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d8:	f7ff fcce 	bl	8001a78 <HAL_GetTick>
 80020dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020de:	e008      	b.n	80020f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020e0:	f7ff fcca 	bl	8001a78 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	1ad3      	subs	r3, r2, r3
 80020ea:	2b64      	cmp	r3, #100	@ 0x64
 80020ec:	d901      	bls.n	80020f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80020ee:	2303      	movs	r3, #3
 80020f0:	e200      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d0f0      	beq.n	80020e0 <HAL_RCC_OscConfig+0xe4>
 80020fe:	e014      	b.n	800212a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002100:	f7ff fcba 	bl	8001a78 <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002108:	f7ff fcb6 	bl	8001a78 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b64      	cmp	r3, #100	@ 0x64
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e1ec      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800211a:	4b53      	ldr	r3, [pc, #332]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f0      	bne.n	8002108 <HAL_RCC_OscConfig+0x10c>
 8002126:	e000      	b.n	800212a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d063      	beq.n	80021fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002136:	4b4c      	ldr	r3, [pc, #304]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 030c 	and.w	r3, r3, #12
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00b      	beq.n	800215a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002142:	4b49      	ldr	r3, [pc, #292]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f003 030c 	and.w	r3, r3, #12
 800214a:	2b08      	cmp	r3, #8
 800214c:	d11c      	bne.n	8002188 <HAL_RCC_OscConfig+0x18c>
 800214e:	4b46      	ldr	r3, [pc, #280]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d116      	bne.n	8002188 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800215a:	4b43      	ldr	r3, [pc, #268]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d005      	beq.n	8002172 <HAL_RCC_OscConfig+0x176>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d001      	beq.n	8002172 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e1c0      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002172:	4b3d      	ldr	r3, [pc, #244]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4939      	ldr	r1, [pc, #228]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002182:	4313      	orrs	r3, r2
 8002184:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002186:	e03a      	b.n	80021fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d020      	beq.n	80021d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002190:	4b36      	ldr	r3, [pc, #216]	@ (800226c <HAL_RCC_OscConfig+0x270>)
 8002192:	2201      	movs	r2, #1
 8002194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002196:	f7ff fc6f 	bl	8001a78 <HAL_GetTick>
 800219a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219c:	e008      	b.n	80021b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800219e:	f7ff fc6b 	bl	8001a78 <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e1a1      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d0f0      	beq.n	800219e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	695b      	ldr	r3, [r3, #20]
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	4927      	ldr	r1, [pc, #156]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	600b      	str	r3, [r1, #0]
 80021d0:	e015      	b.n	80021fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021d2:	4b26      	ldr	r3, [pc, #152]	@ (800226c <HAL_RCC_OscConfig+0x270>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d8:	f7ff fc4e 	bl	8001a78 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021e0:	f7ff fc4a 	bl	8001a78 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e180      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0308 	and.w	r3, r3, #8
 8002206:	2b00      	cmp	r3, #0
 8002208:	d03a      	beq.n	8002280 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d019      	beq.n	8002246 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002212:	4b17      	ldr	r3, [pc, #92]	@ (8002270 <HAL_RCC_OscConfig+0x274>)
 8002214:	2201      	movs	r2, #1
 8002216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002218:	f7ff fc2e 	bl	8001a78 <HAL_GetTick>
 800221c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002220:	f7ff fc2a 	bl	8001a78 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e160      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002232:	4b0d      	ldr	r3, [pc, #52]	@ (8002268 <HAL_RCC_OscConfig+0x26c>)
 8002234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0f0      	beq.n	8002220 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800223e:	2001      	movs	r0, #1
 8002240:	f000 faea 	bl	8002818 <RCC_Delay>
 8002244:	e01c      	b.n	8002280 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002246:	4b0a      	ldr	r3, [pc, #40]	@ (8002270 <HAL_RCC_OscConfig+0x274>)
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800224c:	f7ff fc14 	bl	8001a78 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002252:	e00f      	b.n	8002274 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002254:	f7ff fc10 	bl	8001a78 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d908      	bls.n	8002274 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e146      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000
 800226c:	42420000 	.word	0x42420000
 8002270:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002274:	4b92      	ldr	r3, [pc, #584]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1e9      	bne.n	8002254 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f003 0304 	and.w	r3, r3, #4
 8002288:	2b00      	cmp	r3, #0
 800228a:	f000 80a6 	beq.w	80023da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800228e:	2300      	movs	r3, #0
 8002290:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002292:	4b8b      	ldr	r3, [pc, #556]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002294:	69db      	ldr	r3, [r3, #28]
 8002296:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d10d      	bne.n	80022ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800229e:	4b88      	ldr	r3, [pc, #544]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	4a87      	ldr	r2, [pc, #540]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80022a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022a8:	61d3      	str	r3, [r2, #28]
 80022aa:	4b85      	ldr	r3, [pc, #532]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80022ac:	69db      	ldr	r3, [r3, #28]
 80022ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b2:	60bb      	str	r3, [r7, #8]
 80022b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022b6:	2301      	movs	r3, #1
 80022b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ba:	4b82      	ldr	r3, [pc, #520]	@ (80024c4 <HAL_RCC_OscConfig+0x4c8>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d118      	bne.n	80022f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022c6:	4b7f      	ldr	r3, [pc, #508]	@ (80024c4 <HAL_RCC_OscConfig+0x4c8>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a7e      	ldr	r2, [pc, #504]	@ (80024c4 <HAL_RCC_OscConfig+0x4c8>)
 80022cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022d2:	f7ff fbd1 	bl	8001a78 <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022da:	f7ff fbcd 	bl	8001a78 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b64      	cmp	r3, #100	@ 0x64
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e103      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ec:	4b75      	ldr	r3, [pc, #468]	@ (80024c4 <HAL_RCC_OscConfig+0x4c8>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0f0      	beq.n	80022da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d106      	bne.n	800230e <HAL_RCC_OscConfig+0x312>
 8002300:	4b6f      	ldr	r3, [pc, #444]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	4a6e      	ldr	r2, [pc, #440]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002306:	f043 0301 	orr.w	r3, r3, #1
 800230a:	6213      	str	r3, [r2, #32]
 800230c:	e02d      	b.n	800236a <HAL_RCC_OscConfig+0x36e>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d10c      	bne.n	8002330 <HAL_RCC_OscConfig+0x334>
 8002316:	4b6a      	ldr	r3, [pc, #424]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4a69      	ldr	r2, [pc, #420]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800231c:	f023 0301 	bic.w	r3, r3, #1
 8002320:	6213      	str	r3, [r2, #32]
 8002322:	4b67      	ldr	r3, [pc, #412]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	4a66      	ldr	r2, [pc, #408]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002328:	f023 0304 	bic.w	r3, r3, #4
 800232c:	6213      	str	r3, [r2, #32]
 800232e:	e01c      	b.n	800236a <HAL_RCC_OscConfig+0x36e>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	2b05      	cmp	r3, #5
 8002336:	d10c      	bne.n	8002352 <HAL_RCC_OscConfig+0x356>
 8002338:	4b61      	ldr	r3, [pc, #388]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	4a60      	ldr	r2, [pc, #384]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800233e:	f043 0304 	orr.w	r3, r3, #4
 8002342:	6213      	str	r3, [r2, #32]
 8002344:	4b5e      	ldr	r3, [pc, #376]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	4a5d      	ldr	r2, [pc, #372]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800234a:	f043 0301 	orr.w	r3, r3, #1
 800234e:	6213      	str	r3, [r2, #32]
 8002350:	e00b      	b.n	800236a <HAL_RCC_OscConfig+0x36e>
 8002352:	4b5b      	ldr	r3, [pc, #364]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	4a5a      	ldr	r2, [pc, #360]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002358:	f023 0301 	bic.w	r3, r3, #1
 800235c:	6213      	str	r3, [r2, #32]
 800235e:	4b58      	ldr	r3, [pc, #352]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002360:	6a1b      	ldr	r3, [r3, #32]
 8002362:	4a57      	ldr	r2, [pc, #348]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002364:	f023 0304 	bic.w	r3, r3, #4
 8002368:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d015      	beq.n	800239e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002372:	f7ff fb81 	bl	8001a78 <HAL_GetTick>
 8002376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002378:	e00a      	b.n	8002390 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800237a:	f7ff fb7d 	bl	8001a78 <HAL_GetTick>
 800237e:	4602      	mov	r2, r0
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	1ad3      	subs	r3, r2, r3
 8002384:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002388:	4293      	cmp	r3, r2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e0b1      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002390:	4b4b      	ldr	r3, [pc, #300]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0ee      	beq.n	800237a <HAL_RCC_OscConfig+0x37e>
 800239c:	e014      	b.n	80023c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239e:	f7ff fb6b 	bl	8001a78 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023a4:	e00a      	b.n	80023bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023a6:	f7ff fb67 	bl	8001a78 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e09b      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023bc:	4b40      	ldr	r3, [pc, #256]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1ee      	bne.n	80023a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023c8:	7dfb      	ldrb	r3, [r7, #23]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d105      	bne.n	80023da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023ce:	4b3c      	ldr	r3, [pc, #240]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	4a3b      	ldr	r2, [pc, #236]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80023d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f000 8087 	beq.w	80024f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023e4:	4b36      	ldr	r3, [pc, #216]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f003 030c 	and.w	r3, r3, #12
 80023ec:	2b08      	cmp	r3, #8
 80023ee:	d061      	beq.n	80024b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	69db      	ldr	r3, [r3, #28]
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d146      	bne.n	8002486 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f8:	4b33      	ldr	r3, [pc, #204]	@ (80024c8 <HAL_RCC_OscConfig+0x4cc>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023fe:	f7ff fb3b 	bl	8001a78 <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002404:	e008      	b.n	8002418 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002406:	f7ff fb37 	bl	8001a78 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e06d      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002418:	4b29      	ldr	r3, [pc, #164]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d1f0      	bne.n	8002406 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800242c:	d108      	bne.n	8002440 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800242e:	4b24      	ldr	r3, [pc, #144]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	4921      	ldr	r1, [pc, #132]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800243c:	4313      	orrs	r3, r2
 800243e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002440:	4b1f      	ldr	r3, [pc, #124]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a19      	ldr	r1, [r3, #32]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002450:	430b      	orrs	r3, r1
 8002452:	491b      	ldr	r1, [pc, #108]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002458:	4b1b      	ldr	r3, [pc, #108]	@ (80024c8 <HAL_RCC_OscConfig+0x4cc>)
 800245a:	2201      	movs	r2, #1
 800245c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245e:	f7ff fb0b 	bl	8001a78 <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002466:	f7ff fb07 	bl	8001a78 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e03d      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002478:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d0f0      	beq.n	8002466 <HAL_RCC_OscConfig+0x46a>
 8002484:	e035      	b.n	80024f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002486:	4b10      	ldr	r3, [pc, #64]	@ (80024c8 <HAL_RCC_OscConfig+0x4cc>)
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248c:	f7ff faf4 	bl	8001a78 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002494:	f7ff faf0 	bl	8001a78 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e026      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024a6:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <HAL_RCC_OscConfig+0x4c4>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x498>
 80024b2:	e01e      	b.n	80024f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69db      	ldr	r3, [r3, #28]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d107      	bne.n	80024cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e019      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
 80024c0:	40021000 	.word	0x40021000
 80024c4:	40007000 	.word	0x40007000
 80024c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024cc:	4b0b      	ldr	r3, [pc, #44]	@ (80024fc <HAL_RCC_OscConfig+0x500>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a1b      	ldr	r3, [r3, #32]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d106      	bne.n	80024ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d001      	beq.n	80024f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3718      	adds	r7, #24
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40021000 	.word	0x40021000

08002500 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e0d0      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002514:	4b6a      	ldr	r3, [pc, #424]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	429a      	cmp	r2, r3
 8002520:	d910      	bls.n	8002544 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002522:	4b67      	ldr	r3, [pc, #412]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f023 0207 	bic.w	r2, r3, #7
 800252a:	4965      	ldr	r1, [pc, #404]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	4313      	orrs	r3, r2
 8002530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002532:	4b63      	ldr	r3, [pc, #396]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0307 	and.w	r3, r3, #7
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	429a      	cmp	r2, r3
 800253e:	d001      	beq.n	8002544 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0b8      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d020      	beq.n	8002592 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f003 0304 	and.w	r3, r3, #4
 8002558:	2b00      	cmp	r3, #0
 800255a:	d005      	beq.n	8002568 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800255c:	4b59      	ldr	r3, [pc, #356]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	4a58      	ldr	r2, [pc, #352]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002562:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002566:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0308 	and.w	r3, r3, #8
 8002570:	2b00      	cmp	r3, #0
 8002572:	d005      	beq.n	8002580 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002574:	4b53      	ldr	r3, [pc, #332]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	4a52      	ldr	r2, [pc, #328]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800257a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800257e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002580:	4b50      	ldr	r3, [pc, #320]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	494d      	ldr	r1, [pc, #308]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800258e:	4313      	orrs	r3, r2
 8002590:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	d040      	beq.n	8002620 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d107      	bne.n	80025b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a6:	4b47      	ldr	r3, [pc, #284]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d115      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e07f      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d107      	bne.n	80025ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025be:	4b41      	ldr	r3, [pc, #260]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d109      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e073      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ce:	4b3d      	ldr	r3, [pc, #244]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e06b      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025de:	4b39      	ldr	r3, [pc, #228]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f023 0203 	bic.w	r2, r3, #3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	4936      	ldr	r1, [pc, #216]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025f0:	f7ff fa42 	bl	8001a78 <HAL_GetTick>
 80025f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f6:	e00a      	b.n	800260e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f8:	f7ff fa3e 	bl	8001a78 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002606:	4293      	cmp	r3, r2
 8002608:	d901      	bls.n	800260e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e053      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800260e:	4b2d      	ldr	r3, [pc, #180]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 020c 	and.w	r2, r3, #12
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	429a      	cmp	r2, r3
 800261e:	d1eb      	bne.n	80025f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002620:	4b27      	ldr	r3, [pc, #156]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d210      	bcs.n	8002650 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262e:	4b24      	ldr	r3, [pc, #144]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f023 0207 	bic.w	r2, r3, #7
 8002636:	4922      	ldr	r1, [pc, #136]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	4313      	orrs	r3, r2
 800263c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800263e:	4b20      	ldr	r3, [pc, #128]	@ (80026c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0307 	and.w	r3, r3, #7
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	429a      	cmp	r2, r3
 800264a:	d001      	beq.n	8002650 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e032      	b.n	80026b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0304 	and.w	r3, r3, #4
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800265c:	4b19      	ldr	r3, [pc, #100]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	4916      	ldr	r1, [pc, #88]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800266a:	4313      	orrs	r3, r2
 800266c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b00      	cmp	r3, #0
 8002678:	d009      	beq.n	800268e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800267a:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	490e      	ldr	r1, [pc, #56]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 800268a:	4313      	orrs	r3, r2
 800268c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800268e:	f000 f821 	bl	80026d4 <HAL_RCC_GetSysClockFreq>
 8002692:	4602      	mov	r2, r0
 8002694:	4b0b      	ldr	r3, [pc, #44]	@ (80026c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	091b      	lsrs	r3, r3, #4
 800269a:	f003 030f 	and.w	r3, r3, #15
 800269e:	490a      	ldr	r1, [pc, #40]	@ (80026c8 <HAL_RCC_ClockConfig+0x1c8>)
 80026a0:	5ccb      	ldrb	r3, [r1, r3]
 80026a2:	fa22 f303 	lsr.w	r3, r2, r3
 80026a6:	4a09      	ldr	r2, [pc, #36]	@ (80026cc <HAL_RCC_ClockConfig+0x1cc>)
 80026a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026aa:	4b09      	ldr	r3, [pc, #36]	@ (80026d0 <HAL_RCC_ClockConfig+0x1d0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7ff f8e0 	bl	8001874 <HAL_InitTick>

  return HAL_OK;
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	40022000 	.word	0x40022000
 80026c4:	40021000 	.word	0x40021000
 80026c8:	08006bc8 	.word	0x08006bc8
 80026cc:	20000008 	.word	0x20000008
 80026d0:	2000000c 	.word	0x2000000c

080026d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b087      	sub	sp, #28
 80026d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026da:	2300      	movs	r3, #0
 80026dc:	60fb      	str	r3, [r7, #12]
 80026de:	2300      	movs	r3, #0
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	2300      	movs	r3, #0
 80026e4:	617b      	str	r3, [r7, #20]
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80026ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x94>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d002      	beq.n	8002704 <HAL_RCC_GetSysClockFreq+0x30>
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d003      	beq.n	800270a <HAL_RCC_GetSysClockFreq+0x36>
 8002702:	e027      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002704:	4b19      	ldr	r3, [pc, #100]	@ (800276c <HAL_RCC_GetSysClockFreq+0x98>)
 8002706:	613b      	str	r3, [r7, #16]
      break;
 8002708:	e027      	b.n	800275a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	0c9b      	lsrs	r3, r3, #18
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	4a17      	ldr	r2, [pc, #92]	@ (8002770 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002714:	5cd3      	ldrb	r3, [r2, r3]
 8002716:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d010      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002722:	4b11      	ldr	r3, [pc, #68]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x94>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	0c5b      	lsrs	r3, r3, #17
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	4a11      	ldr	r2, [pc, #68]	@ (8002774 <HAL_RCC_GetSysClockFreq+0xa0>)
 800272e:	5cd3      	ldrb	r3, [r2, r3]
 8002730:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4a0d      	ldr	r2, [pc, #52]	@ (800276c <HAL_RCC_GetSysClockFreq+0x98>)
 8002736:	fb03 f202 	mul.w	r2, r3, r2
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002740:	617b      	str	r3, [r7, #20]
 8002742:	e004      	b.n	800274e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a0c      	ldr	r2, [pc, #48]	@ (8002778 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002748:	fb02 f303 	mul.w	r3, r2, r3
 800274c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	613b      	str	r3, [r7, #16]
      break;
 8002752:	e002      	b.n	800275a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002754:	4b05      	ldr	r3, [pc, #20]	@ (800276c <HAL_RCC_GetSysClockFreq+0x98>)
 8002756:	613b      	str	r3, [r7, #16]
      break;
 8002758:	bf00      	nop
    }
  }
  return sysclockfreq;
 800275a:	693b      	ldr	r3, [r7, #16]
}
 800275c:	4618      	mov	r0, r3
 800275e:	371c      	adds	r7, #28
 8002760:	46bd      	mov	sp, r7
 8002762:	bc80      	pop	{r7}
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40021000 	.word	0x40021000
 800276c:	007a1200 	.word	0x007a1200
 8002770:	08006be0 	.word	0x08006be0
 8002774:	08006bf0 	.word	0x08006bf0
 8002778:	003d0900 	.word	0x003d0900

0800277c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002780:	4b02      	ldr	r3, [pc, #8]	@ (800278c <HAL_RCC_GetHCLKFreq+0x10>)
 8002782:	681b      	ldr	r3, [r3, #0]
}
 8002784:	4618      	mov	r0, r3
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr
 800278c:	20000008 	.word	0x20000008

08002790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002794:	f7ff fff2 	bl	800277c <HAL_RCC_GetHCLKFreq>
 8002798:	4602      	mov	r2, r0
 800279a:	4b05      	ldr	r3, [pc, #20]	@ (80027b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	0a1b      	lsrs	r3, r3, #8
 80027a0:	f003 0307 	and.w	r3, r3, #7
 80027a4:	4903      	ldr	r1, [pc, #12]	@ (80027b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027a6:	5ccb      	ldrb	r3, [r1, r3]
 80027a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40021000 	.word	0x40021000
 80027b4:	08006bd8 	.word	0x08006bd8

080027b8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	220f      	movs	r2, #15
 80027c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80027c8:	4b11      	ldr	r3, [pc, #68]	@ (8002810 <HAL_RCC_GetClockConfig+0x58>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 0203 	and.w	r2, r3, #3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80027d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002810 <HAL_RCC_GetClockConfig+0x58>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80027e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002810 <HAL_RCC_GetClockConfig+0x58>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80027ec:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <HAL_RCC_GetClockConfig+0x58>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	08db      	lsrs	r3, r3, #3
 80027f2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80027fa:	4b06      	ldr	r3, [pc, #24]	@ (8002814 <HAL_RCC_GetClockConfig+0x5c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0207 	and.w	r2, r3, #7
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002806:	bf00      	nop
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr
 8002810:	40021000 	.word	0x40021000
 8002814:	40022000 	.word	0x40022000

08002818 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002820:	4b0a      	ldr	r3, [pc, #40]	@ (800284c <RCC_Delay+0x34>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a0a      	ldr	r2, [pc, #40]	@ (8002850 <RCC_Delay+0x38>)
 8002826:	fba2 2303 	umull	r2, r3, r2, r3
 800282a:	0a5b      	lsrs	r3, r3, #9
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	fb02 f303 	mul.w	r3, r2, r3
 8002832:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002834:	bf00      	nop
  }
  while (Delay --);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	1e5a      	subs	r2, r3, #1
 800283a:	60fa      	str	r2, [r7, #12]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1f9      	bne.n	8002834 <RCC_Delay+0x1c>
}
 8002840:	bf00      	nop
 8002842:	bf00      	nop
 8002844:	3714      	adds	r7, #20
 8002846:	46bd      	mov	sp, r7
 8002848:	bc80      	pop	{r7}
 800284a:	4770      	bx	lr
 800284c:	20000008 	.word	0x20000008
 8002850:	10624dd3 	.word	0x10624dd3

08002854 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b082      	sub	sp, #8
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d101      	bne.n	8002866 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e076      	b.n	8002954 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286a:	2b00      	cmp	r3, #0
 800286c:	d108      	bne.n	8002880 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002876:	d009      	beq.n	800288c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	61da      	str	r2, [r3, #28]
 800287e:	e005      	b.n	800288c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d106      	bne.n	80028ac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7fe ff98 	bl	80017dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2202      	movs	r2, #2
 80028b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80028c2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80028d4:	431a      	orrs	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	431a      	orrs	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	431a      	orrs	r2, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028fc:	431a      	orrs	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002906:	431a      	orrs	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a1b      	ldr	r3, [r3, #32]
 800290c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002910:	ea42 0103 	orr.w	r1, r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002918:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	0c1a      	lsrs	r2, r3, #16
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f002 0204 	and.w	r2, r2, #4
 8002932:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	69da      	ldr	r2, [r3, #28]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002942:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2201      	movs	r2, #1
 800294e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b088      	sub	sp, #32
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	603b      	str	r3, [r7, #0]
 8002968:	4613      	mov	r3, r2
 800296a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800296c:	f7ff f884 	bl	8001a78 <HAL_GetTick>
 8002970:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002972:	88fb      	ldrh	r3, [r7, #6]
 8002974:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2b01      	cmp	r3, #1
 8002980:	d001      	beq.n	8002986 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002982:	2302      	movs	r3, #2
 8002984:	e12a      	b.n	8002bdc <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d002      	beq.n	8002992 <HAL_SPI_Transmit+0x36>
 800298c:	88fb      	ldrh	r3, [r7, #6]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e122      	b.n	8002bdc <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800299c:	2b01      	cmp	r3, #1
 800299e:	d101      	bne.n	80029a4 <HAL_SPI_Transmit+0x48>
 80029a0:	2302      	movs	r3, #2
 80029a2:	e11b      	b.n	8002bdc <HAL_SPI_Transmit+0x280>
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2203      	movs	r2, #3
 80029b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	68ba      	ldr	r2, [r7, #8]
 80029be:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	88fa      	ldrh	r2, [r7, #6]
 80029c4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	88fa      	ldrh	r2, [r7, #6]
 80029ca:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2200      	movs	r2, #0
 80029e8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029f2:	d10f      	bne.n	8002a14 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a02:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a12:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a1e:	2b40      	cmp	r3, #64	@ 0x40
 8002a20:	d007      	beq.n	8002a32 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a3a:	d152      	bne.n	8002ae2 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d002      	beq.n	8002a4a <HAL_SPI_Transmit+0xee>
 8002a44:	8b7b      	ldrh	r3, [r7, #26]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d145      	bne.n	8002ad6 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4e:	881a      	ldrh	r2, [r3, #0]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5a:	1c9a      	adds	r2, r3, #2
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	3b01      	subs	r3, #1
 8002a68:	b29a      	uxth	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a6e:	e032      	b.n	8002ad6 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d112      	bne.n	8002aa4 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a82:	881a      	ldrh	r2, [r3, #0]
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8e:	1c9a      	adds	r2, r3, #2
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	b29a      	uxth	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002aa2:	e018      	b.n	8002ad6 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002aa4:	f7fe ffe8 	bl	8001a78 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	683a      	ldr	r2, [r7, #0]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d803      	bhi.n	8002abc <HAL_SPI_Transmit+0x160>
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002aba:	d102      	bne.n	8002ac2 <HAL_SPI_Transmit+0x166>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d109      	bne.n	8002ad6 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e082      	b.n	8002bdc <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1c7      	bne.n	8002a70 <HAL_SPI_Transmit+0x114>
 8002ae0:	e053      	b.n	8002b8a <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d002      	beq.n	8002af0 <HAL_SPI_Transmit+0x194>
 8002aea:	8b7b      	ldrh	r3, [r7, #26]
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d147      	bne.n	8002b80 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	330c      	adds	r3, #12
 8002afa:	7812      	ldrb	r2, [r2, #0]
 8002afc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b02:	1c5a      	adds	r2, r3, #1
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002b16:	e033      	b.n	8002b80 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d113      	bne.n	8002b4e <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	330c      	adds	r3, #12
 8002b30:	7812      	ldrb	r2, [r2, #0]
 8002b32:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b38:	1c5a      	adds	r2, r3, #1
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002b4c:	e018      	b.n	8002b80 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b4e:	f7fe ff93 	bl	8001a78 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	683a      	ldr	r2, [r7, #0]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d803      	bhi.n	8002b66 <HAL_SPI_Transmit+0x20a>
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b64:	d102      	bne.n	8002b6c <HAL_SPI_Transmit+0x210>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d109      	bne.n	8002b80 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e02d      	b.n	8002bdc <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1c6      	bne.n	8002b18 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b8a:	69fa      	ldr	r2, [r7, #28]
 8002b8c:	6839      	ldr	r1, [r7, #0]
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 fbd2 	bl	8003338 <SPI_EndRxTxTransaction>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d002      	beq.n	8002ba0 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2220      	movs	r2, #32
 8002b9e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10a      	bne.n	8002bbe <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ba8:	2300      	movs	r3, #0
 8002baa:	617b      	str	r3, [r7, #20]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	617b      	str	r3, [r7, #20]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	617b      	str	r3, [r7, #20]
 8002bbc:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e000      	b.n	8002bdc <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002bda:	2300      	movs	r3, #0
  }
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3720      	adds	r7, #32
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af02      	add	r7, sp, #8
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	603b      	str	r3, [r7, #0]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d001      	beq.n	8002c04 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002c00:	2302      	movs	r3, #2
 8002c02:	e104      	b.n	8002e0e <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c0c:	d112      	bne.n	8002c34 <HAL_SPI_Receive+0x50>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10e      	bne.n	8002c34 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2204      	movs	r2, #4
 8002c1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002c1e:	88fa      	ldrh	r2, [r7, #6]
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	9300      	str	r3, [sp, #0]
 8002c24:	4613      	mov	r3, r2
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	68b9      	ldr	r1, [r7, #8]
 8002c2a:	68f8      	ldr	r0, [r7, #12]
 8002c2c:	f000 f8f3 	bl	8002e16 <HAL_SPI_TransmitReceive>
 8002c30:	4603      	mov	r3, r0
 8002c32:	e0ec      	b.n	8002e0e <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c34:	f7fe ff20 	bl	8001a78 <HAL_GetTick>
 8002c38:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d002      	beq.n	8002c46 <HAL_SPI_Receive+0x62>
 8002c40:	88fb      	ldrh	r3, [r7, #6]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e0e1      	b.n	8002e0e <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_SPI_Receive+0x74>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e0da      	b.n	8002e0e <HAL_SPI_Receive+0x22a>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2204      	movs	r2, #4
 8002c64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	88fa      	ldrh	r2, [r7, #6]
 8002c78:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	88fa      	ldrh	r2, [r7, #6]
 8002c7e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2200      	movs	r2, #0
 8002c84:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ca6:	d10f      	bne.n	8002cc8 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cb6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002cc6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cd2:	2b40      	cmp	r3, #64	@ 0x40
 8002cd4:	d007      	beq.n	8002ce6 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ce4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d170      	bne.n	8002dd0 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002cee:	e035      	b.n	8002d5c <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d115      	bne.n	8002d2a <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f103 020c 	add.w	r2, r3, #12
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d0a:	7812      	ldrb	r2, [r2, #0]
 8002d0c:	b2d2      	uxtb	r2, r2
 8002d0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	3b01      	subs	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002d28:	e018      	b.n	8002d5c <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d2a:	f7fe fea5 	bl	8001a78 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d803      	bhi.n	8002d42 <HAL_SPI_Receive+0x15e>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002d40:	d102      	bne.n	8002d48 <HAL_SPI_Receive+0x164>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d109      	bne.n	8002d5c <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e058      	b.n	8002e0e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d1c4      	bne.n	8002cf0 <HAL_SPI_Receive+0x10c>
 8002d66:	e038      	b.n	8002dda <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d113      	bne.n	8002d9e <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d80:	b292      	uxth	r2, r2
 8002d82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d88:	1c9a      	adds	r2, r3, #2
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	3b01      	subs	r3, #1
 8002d96:	b29a      	uxth	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002d9c:	e018      	b.n	8002dd0 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d9e:	f7fe fe6b 	bl	8001a78 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d803      	bhi.n	8002db6 <HAL_SPI_Receive+0x1d2>
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002db4:	d102      	bne.n	8002dbc <HAL_SPI_Receive+0x1d8>
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d109      	bne.n	8002dd0 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e01e      	b.n	8002e0e <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1c6      	bne.n	8002d68 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	6839      	ldr	r1, [r7, #0]
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 fa58 	bl	8003294 <SPI_EndRxTransaction>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d002      	beq.n	8002df0 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2220      	movs	r2, #32
 8002dee:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e000      	b.n	8002e0e <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
  }
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3718      	adds	r7, #24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b08a      	sub	sp, #40	@ 0x28
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	60f8      	str	r0, [r7, #12]
 8002e1e:	60b9      	str	r1, [r7, #8]
 8002e20:	607a      	str	r2, [r7, #4]
 8002e22:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002e24:	2301      	movs	r3, #1
 8002e26:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e28:	f7fe fe26 	bl	8001a78 <HAL_GetTick>
 8002e2c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e34:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002e3c:	887b      	ldrh	r3, [r7, #2]
 8002e3e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002e40:	7ffb      	ldrb	r3, [r7, #31]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d00c      	beq.n	8002e60 <HAL_SPI_TransmitReceive+0x4a>
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e4c:	d106      	bne.n	8002e5c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d102      	bne.n	8002e5c <HAL_SPI_TransmitReceive+0x46>
 8002e56:	7ffb      	ldrb	r3, [r7, #31]
 8002e58:	2b04      	cmp	r3, #4
 8002e5a:	d001      	beq.n	8002e60 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002e5c:	2302      	movs	r3, #2
 8002e5e:	e17f      	b.n	8003160 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d005      	beq.n	8002e72 <HAL_SPI_TransmitReceive+0x5c>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d002      	beq.n	8002e72 <HAL_SPI_TransmitReceive+0x5c>
 8002e6c:	887b      	ldrh	r3, [r7, #2]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e174      	b.n	8003160 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_SPI_TransmitReceive+0x6e>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e16d      	b.n	8003160 <HAL_SPI_TransmitReceive+0x34a>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	2b04      	cmp	r3, #4
 8002e96:	d003      	beq.n	8002ea0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2205      	movs	r2, #5
 8002e9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	887a      	ldrh	r2, [r7, #2]
 8002eb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	887a      	ldrh	r2, [r7, #2]
 8002eb6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	68ba      	ldr	r2, [r7, #8]
 8002ebc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	887a      	ldrh	r2, [r7, #2]
 8002ec2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	887a      	ldrh	r2, [r7, #2]
 8002ec8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ee0:	2b40      	cmp	r3, #64	@ 0x40
 8002ee2:	d007      	beq.n	8002ef4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ef2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002efc:	d17e      	bne.n	8002ffc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d002      	beq.n	8002f0c <HAL_SPI_TransmitReceive+0xf6>
 8002f06:	8afb      	ldrh	r3, [r7, #22]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d16c      	bne.n	8002fe6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f10:	881a      	ldrh	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1c:	1c9a      	adds	r2, r3, #2
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	3b01      	subs	r3, #1
 8002f2a:	b29a      	uxth	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f30:	e059      	b.n	8002fe6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f003 0302 	and.w	r3, r3, #2
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d11b      	bne.n	8002f78 <HAL_SPI_TransmitReceive+0x162>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d016      	beq.n	8002f78 <HAL_SPI_TransmitReceive+0x162>
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d113      	bne.n	8002f78 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f54:	881a      	ldrh	r2, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f60:	1c9a      	adds	r2, r3, #2
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f74:	2300      	movs	r3, #0
 8002f76:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d119      	bne.n	8002fba <HAL_SPI_TransmitReceive+0x1a4>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d014      	beq.n	8002fba <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f9a:	b292      	uxth	r2, r2
 8002f9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa2:	1c9a      	adds	r2, r3, #2
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	b29a      	uxth	r2, r3
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002fba:	f7fe fd5d 	bl	8001a78 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d80d      	bhi.n	8002fe6 <HAL_SPI_TransmitReceive+0x1d0>
 8002fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002fd0:	d009      	beq.n	8002fe6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e0bc      	b.n	8003160 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1a0      	bne.n	8002f32 <HAL_SPI_TransmitReceive+0x11c>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d19b      	bne.n	8002f32 <HAL_SPI_TransmitReceive+0x11c>
 8002ffa:	e082      	b.n	8003102 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d002      	beq.n	800300a <HAL_SPI_TransmitReceive+0x1f4>
 8003004:	8afb      	ldrh	r3, [r7, #22]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d171      	bne.n	80030ee <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	330c      	adds	r3, #12
 8003014:	7812      	ldrb	r2, [r2, #0]
 8003016:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301c:	1c5a      	adds	r2, r3, #1
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003026:	b29b      	uxth	r3, r3
 8003028:	3b01      	subs	r3, #1
 800302a:	b29a      	uxth	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003030:	e05d      	b.n	80030ee <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f003 0302 	and.w	r3, r3, #2
 800303c:	2b02      	cmp	r3, #2
 800303e:	d11c      	bne.n	800307a <HAL_SPI_TransmitReceive+0x264>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003044:	b29b      	uxth	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d017      	beq.n	800307a <HAL_SPI_TransmitReceive+0x264>
 800304a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304c:	2b01      	cmp	r3, #1
 800304e:	d114      	bne.n	800307a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	330c      	adds	r3, #12
 800305a:	7812      	ldrb	r2, [r2, #0]
 800305c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003062:	1c5a      	adds	r2, r3, #1
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800306c:	b29b      	uxth	r3, r3
 800306e:	3b01      	subs	r3, #1
 8003070:	b29a      	uxth	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	2b01      	cmp	r3, #1
 8003086:	d119      	bne.n	80030bc <HAL_SPI_TransmitReceive+0x2a6>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800308c:	b29b      	uxth	r3, r3
 800308e:	2b00      	cmp	r3, #0
 8003090:	d014      	beq.n	80030bc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68da      	ldr	r2, [r3, #12]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030a4:	1c5a      	adds	r2, r3, #1
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	3b01      	subs	r3, #1
 80030b2:	b29a      	uxth	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80030b8:	2301      	movs	r3, #1
 80030ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80030bc:	f7fe fcdc 	bl	8001a78 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d803      	bhi.n	80030d4 <HAL_SPI_TransmitReceive+0x2be>
 80030cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030d2:	d102      	bne.n	80030da <HAL_SPI_TransmitReceive+0x2c4>
 80030d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d109      	bne.n	80030ee <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2201      	movs	r2, #1
 80030de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e038      	b.n	8003160 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d19c      	bne.n	8003032 <HAL_SPI_TransmitReceive+0x21c>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d197      	bne.n	8003032 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003102:	6a3a      	ldr	r2, [r7, #32]
 8003104:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f000 f916 	bl	8003338 <SPI_EndRxTxTransaction>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d008      	beq.n	8003124 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2220      	movs	r2, #32
 8003116:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e01d      	b.n	8003160 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10a      	bne.n	8003142 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800312c:	2300      	movs	r3, #0
 800312e:	613b      	str	r3, [r7, #16]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	613b      	str	r3, [r7, #16]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	613b      	str	r3, [r7, #16]
 8003140:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003156:	2b00      	cmp	r3, #0
 8003158:	d001      	beq.n	800315e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e000      	b.n	8003160 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800315e:	2300      	movs	r3, #0
  }
}
 8003160:	4618      	mov	r0, r3
 8003162:	3728      	adds	r7, #40	@ 0x28
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003176:	b2db      	uxtb	r3, r3
}
 8003178:	4618      	mov	r0, r3
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	bc80      	pop	{r7}
 8003180:	4770      	bx	lr
	...

08003184 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	603b      	str	r3, [r7, #0]
 8003190:	4613      	mov	r3, r2
 8003192:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003194:	f7fe fc70 	bl	8001a78 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800319c:	1a9b      	subs	r3, r3, r2
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	4413      	add	r3, r2
 80031a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80031a4:	f7fe fc68 	bl	8001a78 <HAL_GetTick>
 80031a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80031aa:	4b39      	ldr	r3, [pc, #228]	@ (8003290 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	015b      	lsls	r3, r3, #5
 80031b0:	0d1b      	lsrs	r3, r3, #20
 80031b2:	69fa      	ldr	r2, [r7, #28]
 80031b4:	fb02 f303 	mul.w	r3, r2, r3
 80031b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031ba:	e054      	b.n	8003266 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031c2:	d050      	beq.n	8003266 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80031c4:	f7fe fc58 	bl	8001a78 <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	69fa      	ldr	r2, [r7, #28]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d902      	bls.n	80031da <SPI_WaitFlagStateUntilTimeout+0x56>
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d13d      	bne.n	8003256 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80031e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031f2:	d111      	bne.n	8003218 <SPI_WaitFlagStateUntilTimeout+0x94>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031fc:	d004      	beq.n	8003208 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003206:	d107      	bne.n	8003218 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003216:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003220:	d10f      	bne.n	8003242 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003230:	601a      	str	r2, [r3, #0]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003240:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e017      	b.n	8003286 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d101      	bne.n	8003260 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800325c:	2300      	movs	r3, #0
 800325e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	3b01      	subs	r3, #1
 8003264:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	4013      	ands	r3, r2
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	429a      	cmp	r2, r3
 8003274:	bf0c      	ite	eq
 8003276:	2301      	moveq	r3, #1
 8003278:	2300      	movne	r3, #0
 800327a:	b2db      	uxtb	r3, r3
 800327c:	461a      	mov	r2, r3
 800327e:	79fb      	ldrb	r3, [r7, #7]
 8003280:	429a      	cmp	r2, r3
 8003282:	d19b      	bne.n	80031bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3720      	adds	r7, #32
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	20000008 	.word	0x20000008

08003294 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af02      	add	r7, sp, #8
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032a8:	d111      	bne.n	80032ce <SPI_EndRxTransaction+0x3a>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032b2:	d004      	beq.n	80032be <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032bc:	d107      	bne.n	80032ce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80032cc:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032d6:	d117      	bne.n	8003308 <SPI_EndRxTransaction+0x74>
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032e0:	d112      	bne.n	8003308 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	2200      	movs	r2, #0
 80032ea:	2101      	movs	r1, #1
 80032ec:	68f8      	ldr	r0, [r7, #12]
 80032ee:	f7ff ff49 	bl	8003184 <SPI_WaitFlagStateUntilTimeout>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d01a      	beq.n	800332e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032fc:	f043 0220 	orr.w	r2, r3, #32
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e013      	b.n	8003330 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2200      	movs	r2, #0
 8003310:	2180      	movs	r1, #128	@ 0x80
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f7ff ff36 	bl	8003184 <SPI_WaitFlagStateUntilTimeout>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d007      	beq.n	800332e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003322:	f043 0220 	orr.w	r2, r3, #32
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e000      	b.n	8003330 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af02      	add	r7, sp, #8
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	9300      	str	r3, [sp, #0]
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	2201      	movs	r2, #1
 800334c:	2102      	movs	r1, #2
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f7ff ff18 	bl	8003184 <SPI_WaitFlagStateUntilTimeout>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d007      	beq.n	800336a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800335e:	f043 0220 	orr.w	r2, r3, #32
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e013      	b.n	8003392 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	2200      	movs	r2, #0
 8003372:	2180      	movs	r1, #128	@ 0x80
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	f7ff ff05 	bl	8003184 <SPI_WaitFlagStateUntilTimeout>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d007      	beq.n	8003390 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003384:	f043 0220 	orr.w	r2, r3, #32
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e000      	b.n	8003392 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b082      	sub	sp, #8
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e041      	b.n	8003430 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d106      	bne.n	80033c6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f000 f839 	bl	8003438 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2202      	movs	r2, #2
 80033ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	3304      	adds	r3, #4
 80033d6:	4619      	mov	r1, r3
 80033d8:	4610      	mov	r0, r2
 80033da:	f000 f99d 	bl	8003718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2201      	movs	r2, #1
 8003402:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2201      	movs	r2, #1
 800341a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2201      	movs	r2, #1
 8003422:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2201      	movs	r2, #1
 800342a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800342e:	2300      	movs	r3, #0
}
 8003430:	4618      	mov	r0, r3
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	bc80      	pop	{r7}
 8003448:	4770      	bx	lr
	...

0800344c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2b01      	cmp	r3, #1
 800345e:	d001      	beq.n	8003464 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e03a      	b.n	80034da <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2202      	movs	r2, #2
 8003468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68da      	ldr	r2, [r3, #12]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f042 0201 	orr.w	r2, r2, #1
 800347a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a18      	ldr	r2, [pc, #96]	@ (80034e4 <HAL_TIM_Base_Start_IT+0x98>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d00e      	beq.n	80034a4 <HAL_TIM_Base_Start_IT+0x58>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800348e:	d009      	beq.n	80034a4 <HAL_TIM_Base_Start_IT+0x58>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a14      	ldr	r2, [pc, #80]	@ (80034e8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d004      	beq.n	80034a4 <HAL_TIM_Base_Start_IT+0x58>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a13      	ldr	r2, [pc, #76]	@ (80034ec <HAL_TIM_Base_Start_IT+0xa0>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d111      	bne.n	80034c8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f003 0307 	and.w	r3, r3, #7
 80034ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2b06      	cmp	r3, #6
 80034b4:	d010      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f042 0201 	orr.w	r2, r2, #1
 80034c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034c6:	e007      	b.n	80034d8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f042 0201 	orr.w	r2, r2, #1
 80034d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	bc80      	pop	{r7}
 80034e2:	4770      	bx	lr
 80034e4:	40012c00 	.word	0x40012c00
 80034e8:	40000400 	.word	0x40000400
 80034ec:	40000800 	.word	0x40000800

080034f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d020      	beq.n	8003554 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d01b      	beq.n	8003554 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f06f 0202 	mvn.w	r2, #2
 8003524:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2201      	movs	r2, #1
 800352a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	f003 0303 	and.w	r3, r3, #3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f8d1 	bl	80036e2 <HAL_TIM_IC_CaptureCallback>
 8003540:	e005      	b.n	800354e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f8c4 	bl	80036d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f8d3 	bl	80036f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	f003 0304 	and.w	r3, r3, #4
 800355a:	2b00      	cmp	r3, #0
 800355c:	d020      	beq.n	80035a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d01b      	beq.n	80035a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f06f 0204 	mvn.w	r2, #4
 8003570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2202      	movs	r2, #2
 8003576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003582:	2b00      	cmp	r3, #0
 8003584:	d003      	beq.n	800358e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f8ab 	bl	80036e2 <HAL_TIM_IC_CaptureCallback>
 800358c:	e005      	b.n	800359a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 f89e 	bl	80036d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 f8ad 	bl	80036f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d020      	beq.n	80035ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f003 0308 	and.w	r3, r3, #8
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d01b      	beq.n	80035ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f06f 0208 	mvn.w	r2, #8
 80035bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2204      	movs	r2, #4
 80035c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 f885 	bl	80036e2 <HAL_TIM_IC_CaptureCallback>
 80035d8:	e005      	b.n	80035e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 f878 	bl	80036d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 f887 	bl	80036f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	f003 0310 	and.w	r3, r3, #16
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d020      	beq.n	8003638 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f003 0310 	and.w	r3, r3, #16
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d01b      	beq.n	8003638 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f06f 0210 	mvn.w	r2, #16
 8003608:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2208      	movs	r2, #8
 800360e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	69db      	ldr	r3, [r3, #28]
 8003616:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f000 f85f 	bl	80036e2 <HAL_TIM_IC_CaptureCallback>
 8003624:	e005      	b.n	8003632 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 f852 	bl	80036d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 f861 	bl	80036f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00c      	beq.n	800365c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d007      	beq.n	800365c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f06f 0201 	mvn.w	r2, #1
 8003654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f7fe f870 	bl	800173c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00c      	beq.n	8003680 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800366c:	2b00      	cmp	r3, #0
 800366e:	d007      	beq.n	8003680 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f000 f8c3 	bl	8003806 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00c      	beq.n	80036a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003690:	2b00      	cmp	r3, #0
 8003692:	d007      	beq.n	80036a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800369c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 f831 	bl	8003706 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	f003 0320 	and.w	r3, r3, #32
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00c      	beq.n	80036c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f003 0320 	and.w	r3, r3, #32
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d007      	beq.n	80036c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f06f 0220 	mvn.w	r2, #32
 80036c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f896 	bl	80037f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036c8:	bf00      	nop
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	bc80      	pop	{r7}
 80036e0:	4770      	bx	lr

080036e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036ea:	bf00      	nop
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr

080036f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	bc80      	pop	{r7}
 8003704:	4770      	bx	lr

08003706 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003706:	b480      	push	{r7}
 8003708:	b083      	sub	sp, #12
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	bc80      	pop	{r7}
 8003716:	4770      	bx	lr

08003718 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	4a2f      	ldr	r2, [pc, #188]	@ (80037e8 <TIM_Base_SetConfig+0xd0>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d00b      	beq.n	8003748 <TIM_Base_SetConfig+0x30>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003736:	d007      	beq.n	8003748 <TIM_Base_SetConfig+0x30>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a2c      	ldr	r2, [pc, #176]	@ (80037ec <TIM_Base_SetConfig+0xd4>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d003      	beq.n	8003748 <TIM_Base_SetConfig+0x30>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a2b      	ldr	r2, [pc, #172]	@ (80037f0 <TIM_Base_SetConfig+0xd8>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d108      	bne.n	800375a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800374e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	4313      	orrs	r3, r2
 8003758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a22      	ldr	r2, [pc, #136]	@ (80037e8 <TIM_Base_SetConfig+0xd0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d00b      	beq.n	800377a <TIM_Base_SetConfig+0x62>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003768:	d007      	beq.n	800377a <TIM_Base_SetConfig+0x62>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a1f      	ldr	r2, [pc, #124]	@ (80037ec <TIM_Base_SetConfig+0xd4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d003      	beq.n	800377a <TIM_Base_SetConfig+0x62>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a1e      	ldr	r2, [pc, #120]	@ (80037f0 <TIM_Base_SetConfig+0xd8>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d108      	bne.n	800378c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003780:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	4313      	orrs	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	689a      	ldr	r2, [r3, #8]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a0d      	ldr	r2, [pc, #52]	@ (80037e8 <TIM_Base_SetConfig+0xd0>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d103      	bne.n	80037c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	691a      	ldr	r2, [r3, #16]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d005      	beq.n	80037de <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	f023 0201 	bic.w	r2, r3, #1
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	611a      	str	r2, [r3, #16]
  }
}
 80037de:	bf00      	nop
 80037e0:	3714      	adds	r7, #20
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bc80      	pop	{r7}
 80037e6:	4770      	bx	lr
 80037e8:	40012c00 	.word	0x40012c00
 80037ec:	40000400 	.word	0x40000400
 80037f0:	40000800 	.word	0x40000800

080037f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	bc80      	pop	{r7}
 8003804:	4770      	bx	lr

08003806 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	bc80      	pop	{r7}
 8003816:	4770      	bx	lr

08003818 <__NVIC_SetPriority>:
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	4603      	mov	r3, r0
 8003820:	6039      	str	r1, [r7, #0]
 8003822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003828:	2b00      	cmp	r3, #0
 800382a:	db0a      	blt.n	8003842 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	b2da      	uxtb	r2, r3
 8003830:	490c      	ldr	r1, [pc, #48]	@ (8003864 <__NVIC_SetPriority+0x4c>)
 8003832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003836:	0112      	lsls	r2, r2, #4
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	440b      	add	r3, r1
 800383c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003840:	e00a      	b.n	8003858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	b2da      	uxtb	r2, r3
 8003846:	4908      	ldr	r1, [pc, #32]	@ (8003868 <__NVIC_SetPriority+0x50>)
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	f003 030f 	and.w	r3, r3, #15
 800384e:	3b04      	subs	r3, #4
 8003850:	0112      	lsls	r2, r2, #4
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	440b      	add	r3, r1
 8003856:	761a      	strb	r2, [r3, #24]
}
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	bc80      	pop	{r7}
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	e000e100 	.word	0xe000e100
 8003868:	e000ed00 	.word	0xe000ed00

0800386c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003870:	4b05      	ldr	r3, [pc, #20]	@ (8003888 <SysTick_Handler+0x1c>)
 8003872:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003874:	f001 ff42 	bl	80056fc <xTaskGetSchedulerState>
 8003878:	4603      	mov	r3, r0
 800387a:	2b01      	cmp	r3, #1
 800387c:	d001      	beq.n	8003882 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800387e:	f002 fde3 	bl	8006448 <xPortSysTickHandler>
  }
}
 8003882:	bf00      	nop
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	e000e010 	.word	0xe000e010

0800388c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003890:	2100      	movs	r1, #0
 8003892:	f06f 0004 	mvn.w	r0, #4
 8003896:	f7ff ffbf 	bl	8003818 <__NVIC_SetPriority>
#endif
}
 800389a:	bf00      	nop
 800389c:	bd80      	pop	{r7, pc}
	...

080038a0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038a6:	f3ef 8305 	mrs	r3, IPSR
 80038aa:	603b      	str	r3, [r7, #0]
  return(result);
 80038ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80038b2:	f06f 0305 	mvn.w	r3, #5
 80038b6:	607b      	str	r3, [r7, #4]
 80038b8:	e00c      	b.n	80038d4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80038ba:	4b09      	ldr	r3, [pc, #36]	@ (80038e0 <osKernelInitialize+0x40>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d105      	bne.n	80038ce <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80038c2:	4b07      	ldr	r3, [pc, #28]	@ (80038e0 <osKernelInitialize+0x40>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80038c8:	2300      	movs	r3, #0
 80038ca:	607b      	str	r3, [r7, #4]
 80038cc:	e002      	b.n	80038d4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80038ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80038d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80038d4:	687b      	ldr	r3, [r7, #4]
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	bc80      	pop	{r7}
 80038de:	4770      	bx	lr
 80038e0:	20000160 	.word	0x20000160

080038e4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038ea:	f3ef 8305 	mrs	r3, IPSR
 80038ee:	603b      	str	r3, [r7, #0]
  return(result);
 80038f0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <osKernelStart+0x1a>
    stat = osErrorISR;
 80038f6:	f06f 0305 	mvn.w	r3, #5
 80038fa:	607b      	str	r3, [r7, #4]
 80038fc:	e010      	b.n	8003920 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80038fe:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <osKernelStart+0x48>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d109      	bne.n	800391a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003906:	f7ff ffc1 	bl	800388c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800390a:	4b08      	ldr	r3, [pc, #32]	@ (800392c <osKernelStart+0x48>)
 800390c:	2202      	movs	r2, #2
 800390e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003910:	f001 fa94 	bl	8004e3c <vTaskStartScheduler>
      stat = osOK;
 8003914:	2300      	movs	r3, #0
 8003916:	607b      	str	r3, [r7, #4]
 8003918:	e002      	b.n	8003920 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800391a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800391e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003920:	687b      	ldr	r3, [r7, #4]
}
 8003922:	4618      	mov	r0, r3
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	20000160 	.word	0x20000160

08003930 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003930:	b580      	push	{r7, lr}
 8003932:	b08e      	sub	sp, #56	@ 0x38
 8003934:	af04      	add	r7, sp, #16
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800393c:	2300      	movs	r3, #0
 800393e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003940:	f3ef 8305 	mrs	r3, IPSR
 8003944:	617b      	str	r3, [r7, #20]
  return(result);
 8003946:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003948:	2b00      	cmp	r3, #0
 800394a:	d17e      	bne.n	8003a4a <osThreadNew+0x11a>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d07b      	beq.n	8003a4a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003952:	2380      	movs	r3, #128	@ 0x80
 8003954:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003956:	2318      	movs	r3, #24
 8003958:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800395a:	2300      	movs	r3, #0
 800395c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800395e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003962:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d045      	beq.n	80039f6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d002      	beq.n	8003978 <osThreadNew+0x48>
        name = attr->name;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d008      	beq.n	800399e <osThreadNew+0x6e>
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	2b38      	cmp	r3, #56	@ 0x38
 8003990:	d805      	bhi.n	800399e <osThreadNew+0x6e>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <osThreadNew+0x72>
        return (NULL);
 800399e:	2300      	movs	r3, #0
 80039a0:	e054      	b.n	8003a4c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	089b      	lsrs	r3, r3, #2
 80039b0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00e      	beq.n	80039d8 <osThreadNew+0xa8>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	2ba7      	cmp	r3, #167	@ 0xa7
 80039c0:	d90a      	bls.n	80039d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d006      	beq.n	80039d8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	695b      	ldr	r3, [r3, #20]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d002      	beq.n	80039d8 <osThreadNew+0xa8>
        mem = 1;
 80039d2:	2301      	movs	r3, #1
 80039d4:	61bb      	str	r3, [r7, #24]
 80039d6:	e010      	b.n	80039fa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d10c      	bne.n	80039fa <osThreadNew+0xca>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d108      	bne.n	80039fa <osThreadNew+0xca>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	691b      	ldr	r3, [r3, #16]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d104      	bne.n	80039fa <osThreadNew+0xca>
          mem = 0;
 80039f0:	2300      	movs	r3, #0
 80039f2:	61bb      	str	r3, [r7, #24]
 80039f4:	e001      	b.n	80039fa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80039f6:	2300      	movs	r3, #0
 80039f8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d110      	bne.n	8003a22 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a08:	9202      	str	r2, [sp, #8]
 8003a0a:	9301      	str	r3, [sp, #4]
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	6a3a      	ldr	r2, [r7, #32]
 8003a14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a16:	68f8      	ldr	r0, [r7, #12]
 8003a18:	f000 ffa8 	bl	800496c <xTaskCreateStatic>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	613b      	str	r3, [r7, #16]
 8003a20:	e013      	b.n	8003a4a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d110      	bne.n	8003a4a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003a28:	6a3b      	ldr	r3, [r7, #32]
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	f107 0310 	add.w	r3, r7, #16
 8003a30:	9301      	str	r3, [sp, #4]
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	9300      	str	r3, [sp, #0]
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 fff6 	bl	8004a2c <xTaskCreate>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d001      	beq.n	8003a4a <osThreadNew+0x11a>
            hTask = NULL;
 8003a46:	2300      	movs	r3, #0
 8003a48:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003a4a:	693b      	ldr	r3, [r7, #16]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3728      	adds	r7, #40	@ 0x28
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a5c:	f3ef 8305 	mrs	r3, IPSR
 8003a60:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a62:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <osDelay+0x1c>
    stat = osErrorISR;
 8003a68:	f06f 0305 	mvn.w	r3, #5
 8003a6c:	60fb      	str	r3, [r7, #12]
 8003a6e:	e007      	b.n	8003a80 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d002      	beq.n	8003a80 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f001 f9a8 	bl	8004dd0 <vTaskDelay>
    }
  }

  return (stat);
 8003a80:	68fb      	ldr	r3, [r7, #12]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
	...

08003a8c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4a06      	ldr	r2, [pc, #24]	@ (8003ab4 <vApplicationGetIdleTaskMemory+0x28>)
 8003a9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	4a05      	ldr	r2, [pc, #20]	@ (8003ab8 <vApplicationGetIdleTaskMemory+0x2c>)
 8003aa2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2280      	movs	r2, #128	@ 0x80
 8003aa8:	601a      	str	r2, [r3, #0]
}
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bc80      	pop	{r7}
 8003ab2:	4770      	bx	lr
 8003ab4:	20000164 	.word	0x20000164
 8003ab8:	2000020c 	.word	0x2000020c

08003abc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003abc:	b480      	push	{r7}
 8003abe:	b085      	sub	sp, #20
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	4a07      	ldr	r2, [pc, #28]	@ (8003ae8 <vApplicationGetTimerTaskMemory+0x2c>)
 8003acc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	4a06      	ldr	r2, [pc, #24]	@ (8003aec <vApplicationGetTimerTaskMemory+0x30>)
 8003ad2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ada:	601a      	str	r2, [r3, #0]
}
 8003adc:	bf00      	nop
 8003ade:	3714      	adds	r7, #20
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bc80      	pop	{r7}
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	2000040c 	.word	0x2000040c
 8003aec:	200004b4 	.word	0x200004b4

08003af0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f103 0208 	add.w	r2, r3, #8
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003b08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f103 0208 	add.w	r2, r3, #8
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f103 0208 	add.w	r2, r3, #8
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bc80      	pop	{r7}
 8003b2c:	4770      	bx	lr

08003b2e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b083      	sub	sp, #12
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003b3c:	bf00      	nop
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bc80      	pop	{r7}
 8003b44:	4770      	bx	lr

08003b46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b46:	b480      	push	{r7}
 8003b48:	b085      	sub	sp, #20
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
 8003b4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	1c5a      	adds	r2, r3, #1
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	601a      	str	r2, [r3, #0]
}
 8003b82:	bf00      	nop
 8003b84:	3714      	adds	r7, #20
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bc80      	pop	{r7}
 8003b8a:	4770      	bx	lr

08003b8c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ba2:	d103      	bne.n	8003bac <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	691b      	ldr	r3, [r3, #16]
 8003ba8:	60fb      	str	r3, [r7, #12]
 8003baa:	e00c      	b.n	8003bc6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	3308      	adds	r3, #8
 8003bb0:	60fb      	str	r3, [r7, #12]
 8003bb2:	e002      	b.n	8003bba <vListInsert+0x2e>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	60fb      	str	r3, [r7, #12]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d2f6      	bcs.n	8003bb4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	601a      	str	r2, [r3, #0]
}
 8003bf2:	bf00      	nop
 8003bf4:	3714      	adds	r7, #20
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bc80      	pop	{r7}
 8003bfa:	4770      	bx	lr

08003bfc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	6892      	ldr	r2, [r2, #8]
 8003c12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	6852      	ldr	r2, [r2, #4]
 8003c1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d103      	bne.n	8003c30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2200      	movs	r2, #0
 8003c34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	1e5a      	subs	r2, r3, #1
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3714      	adds	r7, #20
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bc80      	pop	{r7}
 8003c4c:	4770      	bx	lr
	...

08003c50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d10b      	bne.n	8003c7c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c68:	f383 8811 	msr	BASEPRI, r3
 8003c6c:	f3bf 8f6f 	isb	sy
 8003c70:	f3bf 8f4f 	dsb	sy
 8003c74:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003c76:	bf00      	nop
 8003c78:	bf00      	nop
 8003c7a:	e7fd      	b.n	8003c78 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003c7c:	f002 fb66 	bl	800634c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c88:	68f9      	ldr	r1, [r7, #12]
 8003c8a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003c8c:	fb01 f303 	mul.w	r3, r1, r3
 8003c90:	441a      	add	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cac:	3b01      	subs	r3, #1
 8003cae:	68f9      	ldr	r1, [r7, #12]
 8003cb0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003cb2:	fb01 f303 	mul.w	r3, r1, r3
 8003cb6:	441a      	add	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	22ff      	movs	r2, #255	@ 0xff
 8003cc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	22ff      	movs	r2, #255	@ 0xff
 8003cc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d114      	bne.n	8003cfc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d01a      	beq.n	8003d10 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	3310      	adds	r3, #16
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f001 fb46 	bl	8005370 <xTaskRemoveFromEventList>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d012      	beq.n	8003d10 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003cea:	4b0d      	ldr	r3, [pc, #52]	@ (8003d20 <xQueueGenericReset+0xd0>)
 8003cec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	f3bf 8f4f 	dsb	sy
 8003cf6:	f3bf 8f6f 	isb	sy
 8003cfa:	e009      	b.n	8003d10 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	3310      	adds	r3, #16
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff fef5 	bl	8003af0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	3324      	adds	r3, #36	@ 0x24
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7ff fef0 	bl	8003af0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003d10:	f002 fb4c 	bl	80063ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003d14:	2301      	movs	r3, #1
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	e000ed04 	.word	0xe000ed04

08003d24 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b08e      	sub	sp, #56	@ 0x38
 8003d28:	af02      	add	r7, sp, #8
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
 8003d30:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10b      	bne.n	8003d50 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d3c:	f383 8811 	msr	BASEPRI, r3
 8003d40:	f3bf 8f6f 	isb	sy
 8003d44:	f3bf 8f4f 	dsb	sy
 8003d48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003d4a:	bf00      	nop
 8003d4c:	bf00      	nop
 8003d4e:	e7fd      	b.n	8003d4c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d10b      	bne.n	8003d6e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d5a:	f383 8811 	msr	BASEPRI, r3
 8003d5e:	f3bf 8f6f 	isb	sy
 8003d62:	f3bf 8f4f 	dsb	sy
 8003d66:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003d68:	bf00      	nop
 8003d6a:	bf00      	nop
 8003d6c:	e7fd      	b.n	8003d6a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d002      	beq.n	8003d7a <xQueueGenericCreateStatic+0x56>
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <xQueueGenericCreateStatic+0x5a>
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e000      	b.n	8003d80 <xQueueGenericCreateStatic+0x5c>
 8003d7e:	2300      	movs	r3, #0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10b      	bne.n	8003d9c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d88:	f383 8811 	msr	BASEPRI, r3
 8003d8c:	f3bf 8f6f 	isb	sy
 8003d90:	f3bf 8f4f 	dsb	sy
 8003d94:	623b      	str	r3, [r7, #32]
}
 8003d96:	bf00      	nop
 8003d98:	bf00      	nop
 8003d9a:	e7fd      	b.n	8003d98 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d102      	bne.n	8003da8 <xQueueGenericCreateStatic+0x84>
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d101      	bne.n	8003dac <xQueueGenericCreateStatic+0x88>
 8003da8:	2301      	movs	r3, #1
 8003daa:	e000      	b.n	8003dae <xQueueGenericCreateStatic+0x8a>
 8003dac:	2300      	movs	r3, #0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10b      	bne.n	8003dca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003db6:	f383 8811 	msr	BASEPRI, r3
 8003dba:	f3bf 8f6f 	isb	sy
 8003dbe:	f3bf 8f4f 	dsb	sy
 8003dc2:	61fb      	str	r3, [r7, #28]
}
 8003dc4:	bf00      	nop
 8003dc6:	bf00      	nop
 8003dc8:	e7fd      	b.n	8003dc6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003dca:	2350      	movs	r3, #80	@ 0x50
 8003dcc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2b50      	cmp	r3, #80	@ 0x50
 8003dd2:	d00b      	beq.n	8003dec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd8:	f383 8811 	msr	BASEPRI, r3
 8003ddc:	f3bf 8f6f 	isb	sy
 8003de0:	f3bf 8f4f 	dsb	sy
 8003de4:	61bb      	str	r3, [r7, #24]
}
 8003de6:	bf00      	nop
 8003de8:	bf00      	nop
 8003dea:	e7fd      	b.n	8003de8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003dec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00d      	beq.n	8003e14 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e00:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	68b9      	ldr	r1, [r7, #8]
 8003e0e:	68f8      	ldr	r0, [r7, #12]
 8003e10:	f000 f840 	bl	8003e94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3730      	adds	r7, #48	@ 0x30
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b08a      	sub	sp, #40	@ 0x28
 8003e22:	af02      	add	r7, sp, #8
 8003e24:	60f8      	str	r0, [r7, #12]
 8003e26:	60b9      	str	r1, [r7, #8]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10b      	bne.n	8003e4a <xQueueGenericCreate+0x2c>
	__asm volatile
 8003e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e36:	f383 8811 	msr	BASEPRI, r3
 8003e3a:	f3bf 8f6f 	isb	sy
 8003e3e:	f3bf 8f4f 	dsb	sy
 8003e42:	613b      	str	r3, [r7, #16]
}
 8003e44:	bf00      	nop
 8003e46:	bf00      	nop
 8003e48:	e7fd      	b.n	8003e46 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	68ba      	ldr	r2, [r7, #8]
 8003e4e:	fb02 f303 	mul.w	r3, r2, r3
 8003e52:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	3350      	adds	r3, #80	@ 0x50
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f002 fb79 	bl	8006550 <pvPortMalloc>
 8003e5e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d011      	beq.n	8003e8a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	3350      	adds	r3, #80	@ 0x50
 8003e6e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e78:	79fa      	ldrb	r2, [r7, #7]
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	9300      	str	r3, [sp, #0]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	68b9      	ldr	r1, [r7, #8]
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 f805 	bl	8003e94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003e8a:	69bb      	ldr	r3, [r7, #24]
	}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3720      	adds	r7, #32
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	60b9      	str	r1, [r7, #8]
 8003e9e:	607a      	str	r2, [r7, #4]
 8003ea0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d103      	bne.n	8003eb0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	69ba      	ldr	r2, [r7, #24]
 8003eac:	601a      	str	r2, [r3, #0]
 8003eae:	e002      	b.n	8003eb6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	68ba      	ldr	r2, [r7, #8]
 8003ec0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003ec2:	2101      	movs	r1, #1
 8003ec4:	69b8      	ldr	r0, [r7, #24]
 8003ec6:	f7ff fec3 	bl	8003c50 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	78fa      	ldrb	r2, [r7, #3]
 8003ece:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003ed2:	bf00      	nop
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8003eda:	b580      	push	{r7, lr}
 8003edc:	b082      	sub	sp, #8
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d00e      	beq.n	8003f06 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8003efa:	2300      	movs	r3, #0
 8003efc:	2200      	movs	r2, #0
 8003efe:	2100      	movs	r1, #0
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f000 f81d 	bl	8003f40 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8003f06:	bf00      	nop
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	b086      	sub	sp, #24
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	4603      	mov	r3, r0
 8003f16:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	617b      	str	r3, [r7, #20]
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8003f20:	79fb      	ldrb	r3, [r7, #7]
 8003f22:	461a      	mov	r2, r3
 8003f24:	6939      	ldr	r1, [r7, #16]
 8003f26:	6978      	ldr	r0, [r7, #20]
 8003f28:	f7ff ff79 	bl	8003e1e <xQueueGenericCreate>
 8003f2c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8003f2e:	68f8      	ldr	r0, [r7, #12]
 8003f30:	f7ff ffd3 	bl	8003eda <prvInitialiseMutex>

		return xNewQueue;
 8003f34:	68fb      	ldr	r3, [r7, #12]
	}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
	...

08003f40 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b08e      	sub	sp, #56	@ 0x38
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
 8003f4c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d10b      	bne.n	8003f74 <xQueueGenericSend+0x34>
	__asm volatile
 8003f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f60:	f383 8811 	msr	BASEPRI, r3
 8003f64:	f3bf 8f6f 	isb	sy
 8003f68:	f3bf 8f4f 	dsb	sy
 8003f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003f6e:	bf00      	nop
 8003f70:	bf00      	nop
 8003f72:	e7fd      	b.n	8003f70 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d103      	bne.n	8003f82 <xQueueGenericSend+0x42>
 8003f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d101      	bne.n	8003f86 <xQueueGenericSend+0x46>
 8003f82:	2301      	movs	r3, #1
 8003f84:	e000      	b.n	8003f88 <xQueueGenericSend+0x48>
 8003f86:	2300      	movs	r3, #0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d10b      	bne.n	8003fa4 <xQueueGenericSend+0x64>
	__asm volatile
 8003f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f90:	f383 8811 	msr	BASEPRI, r3
 8003f94:	f3bf 8f6f 	isb	sy
 8003f98:	f3bf 8f4f 	dsb	sy
 8003f9c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003f9e:	bf00      	nop
 8003fa0:	bf00      	nop
 8003fa2:	e7fd      	b.n	8003fa0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d103      	bne.n	8003fb2 <xQueueGenericSend+0x72>
 8003faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d101      	bne.n	8003fb6 <xQueueGenericSend+0x76>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <xQueueGenericSend+0x78>
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10b      	bne.n	8003fd4 <xQueueGenericSend+0x94>
	__asm volatile
 8003fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fc0:	f383 8811 	msr	BASEPRI, r3
 8003fc4:	f3bf 8f6f 	isb	sy
 8003fc8:	f3bf 8f4f 	dsb	sy
 8003fcc:	623b      	str	r3, [r7, #32]
}
 8003fce:	bf00      	nop
 8003fd0:	bf00      	nop
 8003fd2:	e7fd      	b.n	8003fd0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003fd4:	f001 fb92 	bl	80056fc <xTaskGetSchedulerState>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d102      	bne.n	8003fe4 <xQueueGenericSend+0xa4>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <xQueueGenericSend+0xa8>
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e000      	b.n	8003fea <xQueueGenericSend+0xaa>
 8003fe8:	2300      	movs	r3, #0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10b      	bne.n	8004006 <xQueueGenericSend+0xc6>
	__asm volatile
 8003fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff2:	f383 8811 	msr	BASEPRI, r3
 8003ff6:	f3bf 8f6f 	isb	sy
 8003ffa:	f3bf 8f4f 	dsb	sy
 8003ffe:	61fb      	str	r3, [r7, #28]
}
 8004000:	bf00      	nop
 8004002:	bf00      	nop
 8004004:	e7fd      	b.n	8004002 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004006:	f002 f9a1 	bl	800634c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800400a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800400c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800400e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004012:	429a      	cmp	r2, r3
 8004014:	d302      	bcc.n	800401c <xQueueGenericSend+0xdc>
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	2b02      	cmp	r3, #2
 800401a:	d129      	bne.n	8004070 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800401c:	683a      	ldr	r2, [r7, #0]
 800401e:	68b9      	ldr	r1, [r7, #8]
 8004020:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004022:	f000 fb36 	bl	8004692 <prvCopyDataToQueue>
 8004026:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	2b00      	cmp	r3, #0
 800402e:	d010      	beq.n	8004052 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004032:	3324      	adds	r3, #36	@ 0x24
 8004034:	4618      	mov	r0, r3
 8004036:	f001 f99b 	bl	8005370 <xTaskRemoveFromEventList>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d013      	beq.n	8004068 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004040:	4b3f      	ldr	r3, [pc, #252]	@ (8004140 <xQueueGenericSend+0x200>)
 8004042:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004046:	601a      	str	r2, [r3, #0]
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	e00a      	b.n	8004068 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004054:	2b00      	cmp	r3, #0
 8004056:	d007      	beq.n	8004068 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004058:	4b39      	ldr	r3, [pc, #228]	@ (8004140 <xQueueGenericSend+0x200>)
 800405a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004068:	f002 f9a0 	bl	80063ac <vPortExitCritical>
				return pdPASS;
 800406c:	2301      	movs	r3, #1
 800406e:	e063      	b.n	8004138 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d103      	bne.n	800407e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004076:	f002 f999 	bl	80063ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800407a:	2300      	movs	r3, #0
 800407c:	e05c      	b.n	8004138 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800407e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004080:	2b00      	cmp	r3, #0
 8004082:	d106      	bne.n	8004092 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004084:	f107 0314 	add.w	r3, r7, #20
 8004088:	4618      	mov	r0, r3
 800408a:	f001 f9d5 	bl	8005438 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800408e:	2301      	movs	r3, #1
 8004090:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004092:	f002 f98b 	bl	80063ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004096:	f000 ff41 	bl	8004f1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800409a:	f002 f957 	bl	800634c <vPortEnterCritical>
 800409e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80040a4:	b25b      	sxtb	r3, r3
 80040a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040aa:	d103      	bne.n	80040b4 <xQueueGenericSend+0x174>
 80040ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040ba:	b25b      	sxtb	r3, r3
 80040bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040c0:	d103      	bne.n	80040ca <xQueueGenericSend+0x18a>
 80040c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040ca:	f002 f96f 	bl	80063ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040ce:	1d3a      	adds	r2, r7, #4
 80040d0:	f107 0314 	add.w	r3, r7, #20
 80040d4:	4611      	mov	r1, r2
 80040d6:	4618      	mov	r0, r3
 80040d8:	f001 f9c4 	bl	8005464 <xTaskCheckForTimeOut>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d124      	bne.n	800412c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80040e2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040e4:	f000 fbcd 	bl	8004882 <prvIsQueueFull>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d018      	beq.n	8004120 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80040ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040f0:	3310      	adds	r3, #16
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	4611      	mov	r1, r2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f001 f8e8 	bl	80052cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80040fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040fe:	f000 fb58 	bl	80047b2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004102:	f000 ff19 	bl	8004f38 <xTaskResumeAll>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	f47f af7c 	bne.w	8004006 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800410e:	4b0c      	ldr	r3, [pc, #48]	@ (8004140 <xQueueGenericSend+0x200>)
 8004110:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	f3bf 8f4f 	dsb	sy
 800411a:	f3bf 8f6f 	isb	sy
 800411e:	e772      	b.n	8004006 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004120:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004122:	f000 fb46 	bl	80047b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004126:	f000 ff07 	bl	8004f38 <xTaskResumeAll>
 800412a:	e76c      	b.n	8004006 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800412c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800412e:	f000 fb40 	bl	80047b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004132:	f000 ff01 	bl	8004f38 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004136:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004138:	4618      	mov	r0, r3
 800413a:	3738      	adds	r7, #56	@ 0x38
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	e000ed04 	.word	0xe000ed04

08004144 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b090      	sub	sp, #64	@ 0x40
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
 8004150:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10b      	bne.n	8004174 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800415c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004160:	f383 8811 	msr	BASEPRI, r3
 8004164:	f3bf 8f6f 	isb	sy
 8004168:	f3bf 8f4f 	dsb	sy
 800416c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800416e:	bf00      	nop
 8004170:	bf00      	nop
 8004172:	e7fd      	b.n	8004170 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d103      	bne.n	8004182 <xQueueGenericSendFromISR+0x3e>
 800417a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800417c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <xQueueGenericSendFromISR+0x42>
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <xQueueGenericSendFromISR+0x44>
 8004186:	2300      	movs	r3, #0
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10b      	bne.n	80041a4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800418c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004190:	f383 8811 	msr	BASEPRI, r3
 8004194:	f3bf 8f6f 	isb	sy
 8004198:	f3bf 8f4f 	dsb	sy
 800419c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800419e:	bf00      	nop
 80041a0:	bf00      	nop
 80041a2:	e7fd      	b.n	80041a0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d103      	bne.n	80041b2 <xQueueGenericSendFromISR+0x6e>
 80041aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d101      	bne.n	80041b6 <xQueueGenericSendFromISR+0x72>
 80041b2:	2301      	movs	r3, #1
 80041b4:	e000      	b.n	80041b8 <xQueueGenericSendFromISR+0x74>
 80041b6:	2300      	movs	r3, #0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d10b      	bne.n	80041d4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80041bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041c0:	f383 8811 	msr	BASEPRI, r3
 80041c4:	f3bf 8f6f 	isb	sy
 80041c8:	f3bf 8f4f 	dsb	sy
 80041cc:	623b      	str	r3, [r7, #32]
}
 80041ce:	bf00      	nop
 80041d0:	bf00      	nop
 80041d2:	e7fd      	b.n	80041d0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80041d4:	f002 f97c 	bl	80064d0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80041d8:	f3ef 8211 	mrs	r2, BASEPRI
 80041dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e0:	f383 8811 	msr	BASEPRI, r3
 80041e4:	f3bf 8f6f 	isb	sy
 80041e8:	f3bf 8f4f 	dsb	sy
 80041ec:	61fa      	str	r2, [r7, #28]
 80041ee:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80041f0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80041f2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80041f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d302      	bcc.n	8004206 <xQueueGenericSendFromISR+0xc2>
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	2b02      	cmp	r3, #2
 8004204:	d12f      	bne.n	8004266 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004208:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800420c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004210:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004214:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004216:	683a      	ldr	r2, [r7, #0]
 8004218:	68b9      	ldr	r1, [r7, #8]
 800421a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800421c:	f000 fa39 	bl	8004692 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004220:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004224:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004228:	d112      	bne.n	8004250 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800422a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	2b00      	cmp	r3, #0
 8004230:	d016      	beq.n	8004260 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004234:	3324      	adds	r3, #36	@ 0x24
 8004236:	4618      	mov	r0, r3
 8004238:	f001 f89a 	bl	8005370 <xTaskRemoveFromEventList>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00e      	beq.n	8004260 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00b      	beq.n	8004260 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	601a      	str	r2, [r3, #0]
 800424e:	e007      	b.n	8004260 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004250:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004254:	3301      	adds	r3, #1
 8004256:	b2db      	uxtb	r3, r3
 8004258:	b25a      	sxtb	r2, r3
 800425a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800425c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004260:	2301      	movs	r3, #1
 8004262:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004264:	e001      	b.n	800426a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004266:	2300      	movs	r3, #0
 8004268:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800426a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800426c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004274:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004278:	4618      	mov	r0, r3
 800427a:	3740      	adds	r7, #64	@ 0x40
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b08c      	sub	sp, #48	@ 0x30
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800428c:	2300      	movs	r3, #0
 800428e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10b      	bne.n	80042b2 <xQueueReceive+0x32>
	__asm volatile
 800429a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800429e:	f383 8811 	msr	BASEPRI, r3
 80042a2:	f3bf 8f6f 	isb	sy
 80042a6:	f3bf 8f4f 	dsb	sy
 80042aa:	623b      	str	r3, [r7, #32]
}
 80042ac:	bf00      	nop
 80042ae:	bf00      	nop
 80042b0:	e7fd      	b.n	80042ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d103      	bne.n	80042c0 <xQueueReceive+0x40>
 80042b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d101      	bne.n	80042c4 <xQueueReceive+0x44>
 80042c0:	2301      	movs	r3, #1
 80042c2:	e000      	b.n	80042c6 <xQueueReceive+0x46>
 80042c4:	2300      	movs	r3, #0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d10b      	bne.n	80042e2 <xQueueReceive+0x62>
	__asm volatile
 80042ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ce:	f383 8811 	msr	BASEPRI, r3
 80042d2:	f3bf 8f6f 	isb	sy
 80042d6:	f3bf 8f4f 	dsb	sy
 80042da:	61fb      	str	r3, [r7, #28]
}
 80042dc:	bf00      	nop
 80042de:	bf00      	nop
 80042e0:	e7fd      	b.n	80042de <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042e2:	f001 fa0b 	bl	80056fc <xTaskGetSchedulerState>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d102      	bne.n	80042f2 <xQueueReceive+0x72>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <xQueueReceive+0x76>
 80042f2:	2301      	movs	r3, #1
 80042f4:	e000      	b.n	80042f8 <xQueueReceive+0x78>
 80042f6:	2300      	movs	r3, #0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10b      	bne.n	8004314 <xQueueReceive+0x94>
	__asm volatile
 80042fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004300:	f383 8811 	msr	BASEPRI, r3
 8004304:	f3bf 8f6f 	isb	sy
 8004308:	f3bf 8f4f 	dsb	sy
 800430c:	61bb      	str	r3, [r7, #24]
}
 800430e:	bf00      	nop
 8004310:	bf00      	nop
 8004312:	e7fd      	b.n	8004310 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004314:	f002 f81a 	bl	800634c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800431c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800431e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004320:	2b00      	cmp	r3, #0
 8004322:	d01f      	beq.n	8004364 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004324:	68b9      	ldr	r1, [r7, #8]
 8004326:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004328:	f000 fa1d 	bl	8004766 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800432c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800432e:	1e5a      	subs	r2, r3, #1
 8004330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004332:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00f      	beq.n	800435c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800433c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433e:	3310      	adds	r3, #16
 8004340:	4618      	mov	r0, r3
 8004342:	f001 f815 	bl	8005370 <xTaskRemoveFromEventList>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d007      	beq.n	800435c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800434c:	4b3c      	ldr	r3, [pc, #240]	@ (8004440 <xQueueReceive+0x1c0>)
 800434e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	f3bf 8f4f 	dsb	sy
 8004358:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800435c:	f002 f826 	bl	80063ac <vPortExitCritical>
				return pdPASS;
 8004360:	2301      	movs	r3, #1
 8004362:	e069      	b.n	8004438 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d103      	bne.n	8004372 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800436a:	f002 f81f 	bl	80063ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800436e:	2300      	movs	r3, #0
 8004370:	e062      	b.n	8004438 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004374:	2b00      	cmp	r3, #0
 8004376:	d106      	bne.n	8004386 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004378:	f107 0310 	add.w	r3, r7, #16
 800437c:	4618      	mov	r0, r3
 800437e:	f001 f85b 	bl	8005438 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004382:	2301      	movs	r3, #1
 8004384:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004386:	f002 f811 	bl	80063ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800438a:	f000 fdc7 	bl	8004f1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800438e:	f001 ffdd 	bl	800634c <vPortEnterCritical>
 8004392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004394:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004398:	b25b      	sxtb	r3, r3
 800439a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800439e:	d103      	bne.n	80043a8 <xQueueReceive+0x128>
 80043a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80043ae:	b25b      	sxtb	r3, r3
 80043b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043b4:	d103      	bne.n	80043be <xQueueReceive+0x13e>
 80043b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043be:	f001 fff5 	bl	80063ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043c2:	1d3a      	adds	r2, r7, #4
 80043c4:	f107 0310 	add.w	r3, r7, #16
 80043c8:	4611      	mov	r1, r2
 80043ca:	4618      	mov	r0, r3
 80043cc:	f001 f84a 	bl	8005464 <xTaskCheckForTimeOut>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d123      	bne.n	800441e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80043d8:	f000 fa3d 	bl	8004856 <prvIsQueueEmpty>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d017      	beq.n	8004412 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80043e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043e4:	3324      	adds	r3, #36	@ 0x24
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	4611      	mov	r1, r2
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 ff6e 	bl	80052cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80043f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80043f2:	f000 f9de 	bl	80047b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80043f6:	f000 fd9f 	bl	8004f38 <xTaskResumeAll>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d189      	bne.n	8004314 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004400:	4b0f      	ldr	r3, [pc, #60]	@ (8004440 <xQueueReceive+0x1c0>)
 8004402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	f3bf 8f4f 	dsb	sy
 800440c:	f3bf 8f6f 	isb	sy
 8004410:	e780      	b.n	8004314 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004412:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004414:	f000 f9cd 	bl	80047b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004418:	f000 fd8e 	bl	8004f38 <xTaskResumeAll>
 800441c:	e77a      	b.n	8004314 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800441e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004420:	f000 f9c7 	bl	80047b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004424:	f000 fd88 	bl	8004f38 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004428:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800442a:	f000 fa14 	bl	8004856 <prvIsQueueEmpty>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	f43f af6f 	beq.w	8004314 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004436:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004438:	4618      	mov	r0, r3
 800443a:	3730      	adds	r7, #48	@ 0x30
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}
 8004440:	e000ed04 	.word	0xe000ed04

08004444 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b08e      	sub	sp, #56	@ 0x38
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800444e:	2300      	movs	r3, #0
 8004450:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004456:	2300      	movs	r3, #0
 8004458:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800445a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800445c:	2b00      	cmp	r3, #0
 800445e:	d10b      	bne.n	8004478 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004464:	f383 8811 	msr	BASEPRI, r3
 8004468:	f3bf 8f6f 	isb	sy
 800446c:	f3bf 8f4f 	dsb	sy
 8004470:	623b      	str	r3, [r7, #32]
}
 8004472:	bf00      	nop
 8004474:	bf00      	nop
 8004476:	e7fd      	b.n	8004474 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800447a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00b      	beq.n	8004498 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004484:	f383 8811 	msr	BASEPRI, r3
 8004488:	f3bf 8f6f 	isb	sy
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	61fb      	str	r3, [r7, #28]
}
 8004492:	bf00      	nop
 8004494:	bf00      	nop
 8004496:	e7fd      	b.n	8004494 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004498:	f001 f930 	bl	80056fc <xTaskGetSchedulerState>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d102      	bne.n	80044a8 <xQueueSemaphoreTake+0x64>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d101      	bne.n	80044ac <xQueueSemaphoreTake+0x68>
 80044a8:	2301      	movs	r3, #1
 80044aa:	e000      	b.n	80044ae <xQueueSemaphoreTake+0x6a>
 80044ac:	2300      	movs	r3, #0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10b      	bne.n	80044ca <xQueueSemaphoreTake+0x86>
	__asm volatile
 80044b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044b6:	f383 8811 	msr	BASEPRI, r3
 80044ba:	f3bf 8f6f 	isb	sy
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	61bb      	str	r3, [r7, #24]
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	e7fd      	b.n	80044c6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80044ca:	f001 ff3f 	bl	800634c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80044ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80044d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d024      	beq.n	8004524 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80044da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044dc:	1e5a      	subs	r2, r3, #1
 80044de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80044e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d104      	bne.n	80044f4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80044ea:	f001 fa81 	bl	80059f0 <pvTaskIncrementMutexHeldCount>
 80044ee:	4602      	mov	r2, r0
 80044f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044f2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00f      	beq.n	800451c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044fe:	3310      	adds	r3, #16
 8004500:	4618      	mov	r0, r3
 8004502:	f000 ff35 	bl	8005370 <xTaskRemoveFromEventList>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d007      	beq.n	800451c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800450c:	4b54      	ldr	r3, [pc, #336]	@ (8004660 <xQueueSemaphoreTake+0x21c>)
 800450e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	f3bf 8f4f 	dsb	sy
 8004518:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800451c:	f001 ff46 	bl	80063ac <vPortExitCritical>
				return pdPASS;
 8004520:	2301      	movs	r3, #1
 8004522:	e098      	b.n	8004656 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d112      	bne.n	8004550 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800452a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452c:	2b00      	cmp	r3, #0
 800452e:	d00b      	beq.n	8004548 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004534:	f383 8811 	msr	BASEPRI, r3
 8004538:	f3bf 8f6f 	isb	sy
 800453c:	f3bf 8f4f 	dsb	sy
 8004540:	617b      	str	r3, [r7, #20]
}
 8004542:	bf00      	nop
 8004544:	bf00      	nop
 8004546:	e7fd      	b.n	8004544 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004548:	f001 ff30 	bl	80063ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800454c:	2300      	movs	r3, #0
 800454e:	e082      	b.n	8004656 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004552:	2b00      	cmp	r3, #0
 8004554:	d106      	bne.n	8004564 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004556:	f107 030c 	add.w	r3, r7, #12
 800455a:	4618      	mov	r0, r3
 800455c:	f000 ff6c 	bl	8005438 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004560:	2301      	movs	r3, #1
 8004562:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004564:	f001 ff22 	bl	80063ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004568:	f000 fcd8 	bl	8004f1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800456c:	f001 feee 	bl	800634c <vPortEnterCritical>
 8004570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004572:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004576:	b25b      	sxtb	r3, r3
 8004578:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800457c:	d103      	bne.n	8004586 <xQueueSemaphoreTake+0x142>
 800457e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004588:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800458c:	b25b      	sxtb	r3, r3
 800458e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004592:	d103      	bne.n	800459c <xQueueSemaphoreTake+0x158>
 8004594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004596:	2200      	movs	r2, #0
 8004598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800459c:	f001 ff06 	bl	80063ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80045a0:	463a      	mov	r2, r7
 80045a2:	f107 030c 	add.w	r3, r7, #12
 80045a6:	4611      	mov	r1, r2
 80045a8:	4618      	mov	r0, r3
 80045aa:	f000 ff5b 	bl	8005464 <xTaskCheckForTimeOut>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d132      	bne.n	800461a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80045b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80045b6:	f000 f94e 	bl	8004856 <prvIsQueueEmpty>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d026      	beq.n	800460e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80045c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d109      	bne.n	80045dc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80045c8:	f001 fec0 	bl	800634c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80045cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	4618      	mov	r0, r3
 80045d2:	f001 f8b1 	bl	8005738 <xTaskPriorityInherit>
 80045d6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80045d8:	f001 fee8 	bl	80063ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80045dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045de:	3324      	adds	r3, #36	@ 0x24
 80045e0:	683a      	ldr	r2, [r7, #0]
 80045e2:	4611      	mov	r1, r2
 80045e4:	4618      	mov	r0, r3
 80045e6:	f000 fe71 	bl	80052cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80045ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80045ec:	f000 f8e1 	bl	80047b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80045f0:	f000 fca2 	bl	8004f38 <xTaskResumeAll>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	f47f af67 	bne.w	80044ca <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80045fc:	4b18      	ldr	r3, [pc, #96]	@ (8004660 <xQueueSemaphoreTake+0x21c>)
 80045fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004602:	601a      	str	r2, [r3, #0]
 8004604:	f3bf 8f4f 	dsb	sy
 8004608:	f3bf 8f6f 	isb	sy
 800460c:	e75d      	b.n	80044ca <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800460e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004610:	f000 f8cf 	bl	80047b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004614:	f000 fc90 	bl	8004f38 <xTaskResumeAll>
 8004618:	e757      	b.n	80044ca <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800461a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800461c:	f000 f8c9 	bl	80047b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004620:	f000 fc8a 	bl	8004f38 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004624:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004626:	f000 f916 	bl	8004856 <prvIsQueueEmpty>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	f43f af4c 	beq.w	80044ca <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004634:	2b00      	cmp	r3, #0
 8004636:	d00d      	beq.n	8004654 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004638:	f001 fe88 	bl	800634c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800463c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800463e:	f000 f811 	bl	8004664 <prvGetDisinheritPriorityAfterTimeout>
 8004642:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800464a:	4618      	mov	r0, r3
 800464c:	f001 f94c 	bl	80058e8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004650:	f001 feac 	bl	80063ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004654:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004656:	4618      	mov	r0, r3
 8004658:	3738      	adds	r7, #56	@ 0x38
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	e000ed04 	.word	0xe000ed04

08004664 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004670:	2b00      	cmp	r3, #0
 8004672:	d006      	beq.n	8004682 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800467e:	60fb      	str	r3, [r7, #12]
 8004680:	e001      	b.n	8004686 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004682:	2300      	movs	r3, #0
 8004684:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004686:	68fb      	ldr	r3, [r7, #12]
	}
 8004688:	4618      	mov	r0, r3
 800468a:	3714      	adds	r7, #20
 800468c:	46bd      	mov	sp, r7
 800468e:	bc80      	pop	{r7}
 8004690:	4770      	bx	lr

08004692 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b086      	sub	sp, #24
 8004696:	af00      	add	r7, sp, #0
 8004698:	60f8      	str	r0, [r7, #12]
 800469a:	60b9      	str	r1, [r7, #8]
 800469c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800469e:	2300      	movs	r3, #0
 80046a0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d10d      	bne.n	80046cc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d14d      	bne.n	8004754 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	4618      	mov	r0, r3
 80046be:	f001 f8a3 	bl	8005808 <xTaskPriorityDisinherit>
 80046c2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	609a      	str	r2, [r3, #8]
 80046ca:	e043      	b.n	8004754 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d119      	bne.n	8004706 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6858      	ldr	r0, [r3, #4]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046da:	461a      	mov	r2, r3
 80046dc:	68b9      	ldr	r1, [r7, #8]
 80046de:	f002 f9af 	bl	8006a40 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ea:	441a      	add	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	685a      	ldr	r2, [r3, #4]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d32b      	bcc.n	8004754 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	605a      	str	r2, [r3, #4]
 8004704:	e026      	b.n	8004754 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	68d8      	ldr	r0, [r3, #12]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470e:	461a      	mov	r2, r3
 8004710:	68b9      	ldr	r1, [r7, #8]
 8004712:	f002 f995 	bl	8006a40 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471e:	425b      	negs	r3, r3
 8004720:	441a      	add	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	68da      	ldr	r2, [r3, #12]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	429a      	cmp	r2, r3
 8004730:	d207      	bcs.n	8004742 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	689a      	ldr	r2, [r3, #8]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473a:	425b      	negs	r3, r3
 800473c:	441a      	add	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2b02      	cmp	r3, #2
 8004746:	d105      	bne.n	8004754 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d002      	beq.n	8004754 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	3b01      	subs	r3, #1
 8004752:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	1c5a      	adds	r2, r3, #1
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800475c:	697b      	ldr	r3, [r7, #20]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3718      	adds	r7, #24
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}

08004766 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004766:	b580      	push	{r7, lr}
 8004768:	b082      	sub	sp, #8
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
 800476e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004774:	2b00      	cmp	r3, #0
 8004776:	d018      	beq.n	80047aa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	68da      	ldr	r2, [r3, #12]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004780:	441a      	add	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	68da      	ldr	r2, [r3, #12]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	429a      	cmp	r2, r3
 8004790:	d303      	bcc.n	800479a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68d9      	ldr	r1, [r3, #12]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a2:	461a      	mov	r2, r3
 80047a4:	6838      	ldr	r0, [r7, #0]
 80047a6:	f002 f94b 	bl	8006a40 <memcpy>
	}
}
 80047aa:	bf00      	nop
 80047ac:	3708      	adds	r7, #8
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b084      	sub	sp, #16
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80047ba:	f001 fdc7 	bl	800634c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047c4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80047c6:	e011      	b.n	80047ec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d012      	beq.n	80047f6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	3324      	adds	r3, #36	@ 0x24
 80047d4:	4618      	mov	r0, r3
 80047d6:	f000 fdcb 	bl	8005370 <xTaskRemoveFromEventList>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80047e0:	f000 fea4 	bl	800552c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80047e4:	7bfb      	ldrb	r3, [r7, #15]
 80047e6:	3b01      	subs	r3, #1
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80047ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	dce9      	bgt.n	80047c8 <prvUnlockQueue+0x16>
 80047f4:	e000      	b.n	80047f8 <prvUnlockQueue+0x46>
					break;
 80047f6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	22ff      	movs	r2, #255	@ 0xff
 80047fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004800:	f001 fdd4 	bl	80063ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004804:	f001 fda2 	bl	800634c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800480e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004810:	e011      	b.n	8004836 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d012      	beq.n	8004840 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	3310      	adds	r3, #16
 800481e:	4618      	mov	r0, r3
 8004820:	f000 fda6 	bl	8005370 <xTaskRemoveFromEventList>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800482a:	f000 fe7f 	bl	800552c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800482e:	7bbb      	ldrb	r3, [r7, #14]
 8004830:	3b01      	subs	r3, #1
 8004832:	b2db      	uxtb	r3, r3
 8004834:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004836:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800483a:	2b00      	cmp	r3, #0
 800483c:	dce9      	bgt.n	8004812 <prvUnlockQueue+0x60>
 800483e:	e000      	b.n	8004842 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004840:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	22ff      	movs	r2, #255	@ 0xff
 8004846:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800484a:	f001 fdaf 	bl	80063ac <vPortExitCritical>
}
 800484e:	bf00      	nop
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004856:	b580      	push	{r7, lr}
 8004858:	b084      	sub	sp, #16
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800485e:	f001 fd75 	bl	800634c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004866:	2b00      	cmp	r3, #0
 8004868:	d102      	bne.n	8004870 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800486a:	2301      	movs	r3, #1
 800486c:	60fb      	str	r3, [r7, #12]
 800486e:	e001      	b.n	8004874 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004870:	2300      	movs	r3, #0
 8004872:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004874:	f001 fd9a 	bl	80063ac <vPortExitCritical>

	return xReturn;
 8004878:	68fb      	ldr	r3, [r7, #12]
}
 800487a:	4618      	mov	r0, r3
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}

08004882 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004882:	b580      	push	{r7, lr}
 8004884:	b084      	sub	sp, #16
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800488a:	f001 fd5f 	bl	800634c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004896:	429a      	cmp	r2, r3
 8004898:	d102      	bne.n	80048a0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800489a:	2301      	movs	r3, #1
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	e001      	b.n	80048a4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80048a0:	2300      	movs	r3, #0
 80048a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80048a4:	f001 fd82 	bl	80063ac <vPortExitCritical>

	return xReturn;
 80048a8:	68fb      	ldr	r3, [r7, #12]
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
	...

080048b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80048be:	2300      	movs	r3, #0
 80048c0:	60fb      	str	r3, [r7, #12]
 80048c2:	e014      	b.n	80048ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80048c4:	4a0e      	ldr	r2, [pc, #56]	@ (8004900 <vQueueAddToRegistry+0x4c>)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d10b      	bne.n	80048e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80048d0:	490b      	ldr	r1, [pc, #44]	@ (8004900 <vQueueAddToRegistry+0x4c>)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80048da:	4a09      	ldr	r2, [pc, #36]	@ (8004900 <vQueueAddToRegistry+0x4c>)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	00db      	lsls	r3, r3, #3
 80048e0:	4413      	add	r3, r2
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80048e6:	e006      	b.n	80048f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	3301      	adds	r3, #1
 80048ec:	60fb      	str	r3, [r7, #12]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2b07      	cmp	r3, #7
 80048f2:	d9e7      	bls.n	80048c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80048f4:	bf00      	nop
 80048f6:	bf00      	nop
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bc80      	pop	{r7}
 80048fe:	4770      	bx	lr
 8004900:	200008b4 	.word	0x200008b4

08004904 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004904:	b580      	push	{r7, lr}
 8004906:	b086      	sub	sp, #24
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004914:	f001 fd1a 	bl	800634c <vPortEnterCritical>
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800491e:	b25b      	sxtb	r3, r3
 8004920:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004924:	d103      	bne.n	800492e <vQueueWaitForMessageRestricted+0x2a>
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	2200      	movs	r2, #0
 800492a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004934:	b25b      	sxtb	r3, r3
 8004936:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800493a:	d103      	bne.n	8004944 <vQueueWaitForMessageRestricted+0x40>
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004944:	f001 fd32 	bl	80063ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494c:	2b00      	cmp	r3, #0
 800494e:	d106      	bne.n	800495e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	3324      	adds	r3, #36	@ 0x24
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	68b9      	ldr	r1, [r7, #8]
 8004958:	4618      	mov	r0, r3
 800495a:	f000 fcdd 	bl	8005318 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800495e:	6978      	ldr	r0, [r7, #20]
 8004960:	f7ff ff27 	bl	80047b2 <prvUnlockQueue>
	}
 8004964:	bf00      	nop
 8004966:	3718      	adds	r7, #24
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800496c:	b580      	push	{r7, lr}
 800496e:	b08e      	sub	sp, #56	@ 0x38
 8004970:	af04      	add	r7, sp, #16
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	607a      	str	r2, [r7, #4]
 8004978:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800497a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800497c:	2b00      	cmp	r3, #0
 800497e:	d10b      	bne.n	8004998 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004984:	f383 8811 	msr	BASEPRI, r3
 8004988:	f3bf 8f6f 	isb	sy
 800498c:	f3bf 8f4f 	dsb	sy
 8004990:	623b      	str	r3, [r7, #32]
}
 8004992:	bf00      	nop
 8004994:	bf00      	nop
 8004996:	e7fd      	b.n	8004994 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10b      	bne.n	80049b6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800499e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049a2:	f383 8811 	msr	BASEPRI, r3
 80049a6:	f3bf 8f6f 	isb	sy
 80049aa:	f3bf 8f4f 	dsb	sy
 80049ae:	61fb      	str	r3, [r7, #28]
}
 80049b0:	bf00      	nop
 80049b2:	bf00      	nop
 80049b4:	e7fd      	b.n	80049b2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80049b6:	23a8      	movs	r3, #168	@ 0xa8
 80049b8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	2ba8      	cmp	r3, #168	@ 0xa8
 80049be:	d00b      	beq.n	80049d8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80049c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049c4:	f383 8811 	msr	BASEPRI, r3
 80049c8:	f3bf 8f6f 	isb	sy
 80049cc:	f3bf 8f4f 	dsb	sy
 80049d0:	61bb      	str	r3, [r7, #24]
}
 80049d2:	bf00      	nop
 80049d4:	bf00      	nop
 80049d6:	e7fd      	b.n	80049d4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80049d8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80049da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d01e      	beq.n	8004a1e <xTaskCreateStatic+0xb2>
 80049e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d01b      	beq.n	8004a1e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80049e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80049ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80049ee:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80049f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f2:	2202      	movs	r2, #2
 80049f4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80049f8:	2300      	movs	r3, #0
 80049fa:	9303      	str	r3, [sp, #12]
 80049fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fe:	9302      	str	r3, [sp, #8]
 8004a00:	f107 0314 	add.w	r3, r7, #20
 8004a04:	9301      	str	r3, [sp, #4]
 8004a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a08:	9300      	str	r3, [sp, #0]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	68b9      	ldr	r1, [r7, #8]
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f000 f851 	bl	8004ab8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004a18:	f000 f8f6 	bl	8004c08 <prvAddNewTaskToReadyList>
 8004a1c:	e001      	b.n	8004a22 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004a22:	697b      	ldr	r3, [r7, #20]
	}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3728      	adds	r7, #40	@ 0x28
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b08c      	sub	sp, #48	@ 0x30
 8004a30:	af04      	add	r7, sp, #16
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	603b      	str	r3, [r7, #0]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004a3c:	88fb      	ldrh	r3, [r7, #6]
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	4618      	mov	r0, r3
 8004a42:	f001 fd85 	bl	8006550 <pvPortMalloc>
 8004a46:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00e      	beq.n	8004a6c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004a4e:	20a8      	movs	r0, #168	@ 0xa8
 8004a50:	f001 fd7e 	bl	8006550 <pvPortMalloc>
 8004a54:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a62:	e005      	b.n	8004a70 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004a64:	6978      	ldr	r0, [r7, #20]
 8004a66:	f001 fe41 	bl	80066ec <vPortFree>
 8004a6a:	e001      	b.n	8004a70 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d017      	beq.n	8004aa6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a7e:	88fa      	ldrh	r2, [r7, #6]
 8004a80:	2300      	movs	r3, #0
 8004a82:	9303      	str	r3, [sp, #12]
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	9302      	str	r3, [sp, #8]
 8004a88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a8a:	9301      	str	r3, [sp, #4]
 8004a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	68b9      	ldr	r1, [r7, #8]
 8004a94:	68f8      	ldr	r0, [r7, #12]
 8004a96:	f000 f80f 	bl	8004ab8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a9a:	69f8      	ldr	r0, [r7, #28]
 8004a9c:	f000 f8b4 	bl	8004c08 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	61bb      	str	r3, [r7, #24]
 8004aa4:	e002      	b.n	8004aac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004aa6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004aaa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004aac:	69bb      	ldr	r3, [r7, #24]
	}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3720      	adds	r7, #32
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
	...

08004ab8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b088      	sub	sp, #32
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
 8004ac4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	461a      	mov	r2, r3
 8004ad0:	21a5      	movs	r1, #165	@ 0xa5
 8004ad2:	f001 ff29 	bl	8006928 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	4413      	add	r3, r2
 8004ae6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	f023 0307 	bic.w	r3, r3, #7
 8004aee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00b      	beq.n	8004b12 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	617b      	str	r3, [r7, #20]
}
 8004b0c:	bf00      	nop
 8004b0e:	bf00      	nop
 8004b10:	e7fd      	b.n	8004b0e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d01f      	beq.n	8004b58 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b18:	2300      	movs	r3, #0
 8004b1a:	61fb      	str	r3, [r7, #28]
 8004b1c:	e012      	b.n	8004b44 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	4413      	add	r3, r2
 8004b24:	7819      	ldrb	r1, [r3, #0]
 8004b26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	3334      	adds	r3, #52	@ 0x34
 8004b2e:	460a      	mov	r2, r1
 8004b30:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004b32:	68ba      	ldr	r2, [r7, #8]
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	4413      	add	r3, r2
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d006      	beq.n	8004b4c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	3301      	adds	r3, #1
 8004b42:	61fb      	str	r3, [r7, #28]
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	2b0f      	cmp	r3, #15
 8004b48:	d9e9      	bls.n	8004b1e <prvInitialiseNewTask+0x66>
 8004b4a:	e000      	b.n	8004b4e <prvInitialiseNewTask+0x96>
			{
				break;
 8004b4c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b56:	e003      	b.n	8004b60 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b62:	2b37      	cmp	r3, #55	@ 0x37
 8004b64:	d901      	bls.n	8004b6a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004b66:	2337      	movs	r3, #55	@ 0x37
 8004b68:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b6e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b74:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b78:	2200      	movs	r2, #0
 8004b7a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7e:	3304      	adds	r3, #4
 8004b80:	4618      	mov	r0, r3
 8004b82:	f7fe ffd4 	bl	8003b2e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b88:	3318      	adds	r3, #24
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7fe ffcf 	bl	8003b2e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b94:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b98:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ba4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb8:	3354      	adds	r3, #84	@ 0x54
 8004bba:	224c      	movs	r2, #76	@ 0x4c
 8004bbc:	2100      	movs	r1, #0
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f001 feb2 	bl	8006928 <memset>
 8004bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bc6:	4a0d      	ldr	r2, [pc, #52]	@ (8004bfc <prvInitialiseNewTask+0x144>)
 8004bc8:	659a      	str	r2, [r3, #88]	@ 0x58
 8004bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bcc:	4a0c      	ldr	r2, [pc, #48]	@ (8004c00 <prvInitialiseNewTask+0x148>)
 8004bce:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bd2:	4a0c      	ldr	r2, [pc, #48]	@ (8004c04 <prvInitialiseNewTask+0x14c>)
 8004bd4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004bd6:	683a      	ldr	r2, [r7, #0]
 8004bd8:	68f9      	ldr	r1, [r7, #12]
 8004bda:	69b8      	ldr	r0, [r7, #24]
 8004bdc:	f001 fac8 	bl	8006170 <pxPortInitialiseStack>
 8004be0:	4602      	mov	r2, r0
 8004be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d002      	beq.n	8004bf2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004bf2:	bf00      	nop
 8004bf4:	3720      	adds	r7, #32
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	20001b48 	.word	0x20001b48
 8004c00:	20001bb0 	.word	0x20001bb0
 8004c04:	20001c18 	.word	0x20001c18

08004c08 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004c10:	f001 fb9c 	bl	800634c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004c14:	4b2d      	ldr	r3, [pc, #180]	@ (8004ccc <prvAddNewTaskToReadyList+0xc4>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	4a2c      	ldr	r2, [pc, #176]	@ (8004ccc <prvAddNewTaskToReadyList+0xc4>)
 8004c1c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8004cd0 <prvAddNewTaskToReadyList+0xc8>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d109      	bne.n	8004c3a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004c26:	4a2a      	ldr	r2, [pc, #168]	@ (8004cd0 <prvAddNewTaskToReadyList+0xc8>)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004c2c:	4b27      	ldr	r3, [pc, #156]	@ (8004ccc <prvAddNewTaskToReadyList+0xc4>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d110      	bne.n	8004c56 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004c34:	f000 fc9e 	bl	8005574 <prvInitialiseTaskLists>
 8004c38:	e00d      	b.n	8004c56 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004c3a:	4b26      	ldr	r3, [pc, #152]	@ (8004cd4 <prvAddNewTaskToReadyList+0xcc>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d109      	bne.n	8004c56 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004c42:	4b23      	ldr	r3, [pc, #140]	@ (8004cd0 <prvAddNewTaskToReadyList+0xc8>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d802      	bhi.n	8004c56 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004c50:	4a1f      	ldr	r2, [pc, #124]	@ (8004cd0 <prvAddNewTaskToReadyList+0xc8>)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004c56:	4b20      	ldr	r3, [pc, #128]	@ (8004cd8 <prvAddNewTaskToReadyList+0xd0>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	4a1e      	ldr	r2, [pc, #120]	@ (8004cd8 <prvAddNewTaskToReadyList+0xd0>)
 8004c5e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004c60:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd8 <prvAddNewTaskToReadyList+0xd0>)
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8004cdc <prvAddNewTaskToReadyList+0xd4>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d903      	bls.n	8004c7c <prvAddNewTaskToReadyList+0x74>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c78:	4a18      	ldr	r2, [pc, #96]	@ (8004cdc <prvAddNewTaskToReadyList+0xd4>)
 8004c7a:	6013      	str	r3, [r2, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4a15      	ldr	r2, [pc, #84]	@ (8004ce0 <prvAddNewTaskToReadyList+0xd8>)
 8004c8a:	441a      	add	r2, r3
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	3304      	adds	r3, #4
 8004c90:	4619      	mov	r1, r3
 8004c92:	4610      	mov	r0, r2
 8004c94:	f7fe ff57 	bl	8003b46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004c98:	f001 fb88 	bl	80063ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004c9c:	4b0d      	ldr	r3, [pc, #52]	@ (8004cd4 <prvAddNewTaskToReadyList+0xcc>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d00e      	beq.n	8004cc2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd0 <prvAddNewTaskToReadyList+0xc8>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d207      	bcs.n	8004cc2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce4 <prvAddNewTaskToReadyList+0xdc>)
 8004cb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cb8:	601a      	str	r2, [r3, #0]
 8004cba:	f3bf 8f4f 	dsb	sy
 8004cbe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004cc2:	bf00      	nop
 8004cc4:	3708      	adds	r7, #8
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	20000dc8 	.word	0x20000dc8
 8004cd0:	200008f4 	.word	0x200008f4
 8004cd4:	20000dd4 	.word	0x20000dd4
 8004cd8:	20000de4 	.word	0x20000de4
 8004cdc:	20000dd0 	.word	0x20000dd0
 8004ce0:	200008f8 	.word	0x200008f8
 8004ce4:	e000ed04 	.word	0xe000ed04

08004ce8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8004cf0:	f001 fb2c 	bl	800634c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d102      	bne.n	8004d00 <vTaskDelete+0x18>
 8004cfa:	4b2d      	ldr	r3, [pc, #180]	@ (8004db0 <vTaskDelete+0xc8>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	e000      	b.n	8004d02 <vTaskDelete+0x1a>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	3304      	adds	r3, #4
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f7fe ff77 	bl	8003bfc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d004      	beq.n	8004d20 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	3318      	adds	r3, #24
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fe ff6e 	bl	8003bfc <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8004d20:	4b24      	ldr	r3, [pc, #144]	@ (8004db4 <vTaskDelete+0xcc>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3301      	adds	r3, #1
 8004d26:	4a23      	ldr	r2, [pc, #140]	@ (8004db4 <vTaskDelete+0xcc>)
 8004d28:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8004d2a:	4b21      	ldr	r3, [pc, #132]	@ (8004db0 <vTaskDelete+0xc8>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d10b      	bne.n	8004d4c <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	3304      	adds	r3, #4
 8004d38:	4619      	mov	r1, r3
 8004d3a:	481f      	ldr	r0, [pc, #124]	@ (8004db8 <vTaskDelete+0xd0>)
 8004d3c:	f7fe ff03 	bl	8003b46 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8004d40:	4b1e      	ldr	r3, [pc, #120]	@ (8004dbc <vTaskDelete+0xd4>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	3301      	adds	r3, #1
 8004d46:	4a1d      	ldr	r2, [pc, #116]	@ (8004dbc <vTaskDelete+0xd4>)
 8004d48:	6013      	str	r3, [r2, #0]
 8004d4a:	e009      	b.n	8004d60 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8004d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8004dc0 <vTaskDelete+0xd8>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	3b01      	subs	r3, #1
 8004d52:	4a1b      	ldr	r2, [pc, #108]	@ (8004dc0 <vTaskDelete+0xd8>)
 8004d54:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8004d56:	68f8      	ldr	r0, [r7, #12]
 8004d58:	f000 fc7a 	bl	8005650 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8004d5c:	f000 fcae 	bl	80056bc <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8004d60:	f001 fb24 	bl	80063ac <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8004d64:	4b17      	ldr	r3, [pc, #92]	@ (8004dc4 <vTaskDelete+0xdc>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01c      	beq.n	8004da6 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8004d6c:	4b10      	ldr	r3, [pc, #64]	@ (8004db0 <vTaskDelete+0xc8>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d117      	bne.n	8004da6 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8004d76:	4b14      	ldr	r3, [pc, #80]	@ (8004dc8 <vTaskDelete+0xe0>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00b      	beq.n	8004d96 <vTaskDelete+0xae>
	__asm volatile
 8004d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d82:	f383 8811 	msr	BASEPRI, r3
 8004d86:	f3bf 8f6f 	isb	sy
 8004d8a:	f3bf 8f4f 	dsb	sy
 8004d8e:	60bb      	str	r3, [r7, #8]
}
 8004d90:	bf00      	nop
 8004d92:	bf00      	nop
 8004d94:	e7fd      	b.n	8004d92 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8004d96:	4b0d      	ldr	r3, [pc, #52]	@ (8004dcc <vTaskDelete+0xe4>)
 8004d98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d9c:	601a      	str	r2, [r3, #0]
 8004d9e:	f3bf 8f4f 	dsb	sy
 8004da2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004da6:	bf00      	nop
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	200008f4 	.word	0x200008f4
 8004db4:	20000de4 	.word	0x20000de4
 8004db8:	20000d9c 	.word	0x20000d9c
 8004dbc:	20000db0 	.word	0x20000db0
 8004dc0:	20000dc8 	.word	0x20000dc8
 8004dc4:	20000dd4 	.word	0x20000dd4
 8004dc8:	20000df0 	.word	0x20000df0
 8004dcc:	e000ed04 	.word	0xe000ed04

08004dd0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d018      	beq.n	8004e14 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004de2:	4b14      	ldr	r3, [pc, #80]	@ (8004e34 <vTaskDelay+0x64>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00b      	beq.n	8004e02 <vTaskDelay+0x32>
	__asm volatile
 8004dea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dee:	f383 8811 	msr	BASEPRI, r3
 8004df2:	f3bf 8f6f 	isb	sy
 8004df6:	f3bf 8f4f 	dsb	sy
 8004dfa:	60bb      	str	r3, [r7, #8]
}
 8004dfc:	bf00      	nop
 8004dfe:	bf00      	nop
 8004e00:	e7fd      	b.n	8004dfe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004e02:	f000 f88b 	bl	8004f1c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004e06:	2100      	movs	r1, #0
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 fe05 	bl	8005a18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004e0e:	f000 f893 	bl	8004f38 <xTaskResumeAll>
 8004e12:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d107      	bne.n	8004e2a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004e1a:	4b07      	ldr	r3, [pc, #28]	@ (8004e38 <vTaskDelay+0x68>)
 8004e1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e20:	601a      	str	r2, [r3, #0]
 8004e22:	f3bf 8f4f 	dsb	sy
 8004e26:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e2a:	bf00      	nop
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	20000df0 	.word	0x20000df0
 8004e38:	e000ed04 	.word	0xe000ed04

08004e3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b08a      	sub	sp, #40	@ 0x28
 8004e40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004e42:	2300      	movs	r3, #0
 8004e44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004e46:	2300      	movs	r3, #0
 8004e48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e4a:	463a      	mov	r2, r7
 8004e4c:	1d39      	adds	r1, r7, #4
 8004e4e:	f107 0308 	add.w	r3, r7, #8
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fe fe1a 	bl	8003a8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e58:	6839      	ldr	r1, [r7, #0]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	9202      	str	r2, [sp, #8]
 8004e60:	9301      	str	r3, [sp, #4]
 8004e62:	2300      	movs	r3, #0
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	2300      	movs	r3, #0
 8004e68:	460a      	mov	r2, r1
 8004e6a:	4924      	ldr	r1, [pc, #144]	@ (8004efc <vTaskStartScheduler+0xc0>)
 8004e6c:	4824      	ldr	r0, [pc, #144]	@ (8004f00 <vTaskStartScheduler+0xc4>)
 8004e6e:	f7ff fd7d 	bl	800496c <xTaskCreateStatic>
 8004e72:	4603      	mov	r3, r0
 8004e74:	4a23      	ldr	r2, [pc, #140]	@ (8004f04 <vTaskStartScheduler+0xc8>)
 8004e76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004e78:	4b22      	ldr	r3, [pc, #136]	@ (8004f04 <vTaskStartScheduler+0xc8>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d002      	beq.n	8004e86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004e80:	2301      	movs	r3, #1
 8004e82:	617b      	str	r3, [r7, #20]
 8004e84:	e001      	b.n	8004e8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004e86:	2300      	movs	r3, #0
 8004e88:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d102      	bne.n	8004e96 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004e90:	f000 fe16 	bl	8005ac0 <xTimerCreateTimerTask>
 8004e94:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d11b      	bne.n	8004ed4 <vTaskStartScheduler+0x98>
	__asm volatile
 8004e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	613b      	str	r3, [r7, #16]
}
 8004eae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004eb0:	4b15      	ldr	r3, [pc, #84]	@ (8004f08 <vTaskStartScheduler+0xcc>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	3354      	adds	r3, #84	@ 0x54
 8004eb6:	4a15      	ldr	r2, [pc, #84]	@ (8004f0c <vTaskStartScheduler+0xd0>)
 8004eb8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004eba:	4b15      	ldr	r3, [pc, #84]	@ (8004f10 <vTaskStartScheduler+0xd4>)
 8004ebc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ec0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004ec2:	4b14      	ldr	r3, [pc, #80]	@ (8004f14 <vTaskStartScheduler+0xd8>)
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ec8:	4b13      	ldr	r3, [pc, #76]	@ (8004f18 <vTaskStartScheduler+0xdc>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004ece:	f001 f9cb 	bl	8006268 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004ed2:	e00f      	b.n	8004ef4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004eda:	d10b      	bne.n	8004ef4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004edc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee0:	f383 8811 	msr	BASEPRI, r3
 8004ee4:	f3bf 8f6f 	isb	sy
 8004ee8:	f3bf 8f4f 	dsb	sy
 8004eec:	60fb      	str	r3, [r7, #12]
}
 8004eee:	bf00      	nop
 8004ef0:	bf00      	nop
 8004ef2:	e7fd      	b.n	8004ef0 <vTaskStartScheduler+0xb4>
}
 8004ef4:	bf00      	nop
 8004ef6:	3718      	adds	r7, #24
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	08006b8c 	.word	0x08006b8c
 8004f00:	08005545 	.word	0x08005545
 8004f04:	20000dec 	.word	0x20000dec
 8004f08:	200008f4 	.word	0x200008f4
 8004f0c:	20000018 	.word	0x20000018
 8004f10:	20000de8 	.word	0x20000de8
 8004f14:	20000dd4 	.word	0x20000dd4
 8004f18:	20000dcc 	.word	0x20000dcc

08004f1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004f20:	4b04      	ldr	r3, [pc, #16]	@ (8004f34 <vTaskSuspendAll+0x18>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	3301      	adds	r3, #1
 8004f26:	4a03      	ldr	r2, [pc, #12]	@ (8004f34 <vTaskSuspendAll+0x18>)
 8004f28:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004f2a:	bf00      	nop
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bc80      	pop	{r7}
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	20000df0 	.word	0x20000df0

08004f38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004f42:	2300      	movs	r3, #0
 8004f44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004f46:	4b42      	ldr	r3, [pc, #264]	@ (8005050 <xTaskResumeAll+0x118>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10b      	bne.n	8004f66 <xTaskResumeAll+0x2e>
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	603b      	str	r3, [r7, #0]
}
 8004f60:	bf00      	nop
 8004f62:	bf00      	nop
 8004f64:	e7fd      	b.n	8004f62 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004f66:	f001 f9f1 	bl	800634c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004f6a:	4b39      	ldr	r3, [pc, #228]	@ (8005050 <xTaskResumeAll+0x118>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	4a37      	ldr	r2, [pc, #220]	@ (8005050 <xTaskResumeAll+0x118>)
 8004f72:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f74:	4b36      	ldr	r3, [pc, #216]	@ (8005050 <xTaskResumeAll+0x118>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d162      	bne.n	8005042 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f7c:	4b35      	ldr	r3, [pc, #212]	@ (8005054 <xTaskResumeAll+0x11c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d05e      	beq.n	8005042 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f84:	e02f      	b.n	8004fe6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f86:	4b34      	ldr	r3, [pc, #208]	@ (8005058 <xTaskResumeAll+0x120>)
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	3318      	adds	r3, #24
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7fe fe32 	bl	8003bfc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	3304      	adds	r3, #4
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7fe fe2d 	bl	8003bfc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fa6:	4b2d      	ldr	r3, [pc, #180]	@ (800505c <xTaskResumeAll+0x124>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d903      	bls.n	8004fb6 <xTaskResumeAll+0x7e>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb2:	4a2a      	ldr	r2, [pc, #168]	@ (800505c <xTaskResumeAll+0x124>)
 8004fb4:	6013      	str	r3, [r2, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fba:	4613      	mov	r3, r2
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	4413      	add	r3, r2
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	4a27      	ldr	r2, [pc, #156]	@ (8005060 <xTaskResumeAll+0x128>)
 8004fc4:	441a      	add	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	3304      	adds	r3, #4
 8004fca:	4619      	mov	r1, r3
 8004fcc:	4610      	mov	r0, r2
 8004fce:	f7fe fdba 	bl	8003b46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fd6:	4b23      	ldr	r3, [pc, #140]	@ (8005064 <xTaskResumeAll+0x12c>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d302      	bcc.n	8004fe6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004fe0:	4b21      	ldr	r3, [pc, #132]	@ (8005068 <xTaskResumeAll+0x130>)
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004fe6:	4b1c      	ldr	r3, [pc, #112]	@ (8005058 <xTaskResumeAll+0x120>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1cb      	bne.n	8004f86 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ff4:	f000 fb62 	bl	80056bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004ff8:	4b1c      	ldr	r3, [pc, #112]	@ (800506c <xTaskResumeAll+0x134>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d010      	beq.n	8005026 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005004:	f000 f844 	bl	8005090 <xTaskIncrementTick>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d002      	beq.n	8005014 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800500e:	4b16      	ldr	r3, [pc, #88]	@ (8005068 <xTaskResumeAll+0x130>)
 8005010:	2201      	movs	r2, #1
 8005012:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	3b01      	subs	r3, #1
 8005018:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d1f1      	bne.n	8005004 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005020:	4b12      	ldr	r3, [pc, #72]	@ (800506c <xTaskResumeAll+0x134>)
 8005022:	2200      	movs	r2, #0
 8005024:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005026:	4b10      	ldr	r3, [pc, #64]	@ (8005068 <xTaskResumeAll+0x130>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d009      	beq.n	8005042 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800502e:	2301      	movs	r3, #1
 8005030:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005032:	4b0f      	ldr	r3, [pc, #60]	@ (8005070 <xTaskResumeAll+0x138>)
 8005034:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	f3bf 8f4f 	dsb	sy
 800503e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005042:	f001 f9b3 	bl	80063ac <vPortExitCritical>

	return xAlreadyYielded;
 8005046:	68bb      	ldr	r3, [r7, #8]
}
 8005048:	4618      	mov	r0, r3
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	20000df0 	.word	0x20000df0
 8005054:	20000dc8 	.word	0x20000dc8
 8005058:	20000d88 	.word	0x20000d88
 800505c:	20000dd0 	.word	0x20000dd0
 8005060:	200008f8 	.word	0x200008f8
 8005064:	200008f4 	.word	0x200008f4
 8005068:	20000ddc 	.word	0x20000ddc
 800506c:	20000dd8 	.word	0x20000dd8
 8005070:	e000ed04 	.word	0xe000ed04

08005074 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800507a:	4b04      	ldr	r3, [pc, #16]	@ (800508c <xTaskGetTickCount+0x18>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005080:	687b      	ldr	r3, [r7, #4]
}
 8005082:	4618      	mov	r0, r3
 8005084:	370c      	adds	r7, #12
 8005086:	46bd      	mov	sp, r7
 8005088:	bc80      	pop	{r7}
 800508a:	4770      	bx	lr
 800508c:	20000dcc 	.word	0x20000dcc

08005090 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005096:	2300      	movs	r3, #0
 8005098:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800509a:	4b4f      	ldr	r3, [pc, #316]	@ (80051d8 <xTaskIncrementTick+0x148>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f040 8090 	bne.w	80051c4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80050a4:	4b4d      	ldr	r3, [pc, #308]	@ (80051dc <xTaskIncrementTick+0x14c>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	3301      	adds	r3, #1
 80050aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80050ac:	4a4b      	ldr	r2, [pc, #300]	@ (80051dc <xTaskIncrementTick+0x14c>)
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80050b2:	693b      	ldr	r3, [r7, #16]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d121      	bne.n	80050fc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80050b8:	4b49      	ldr	r3, [pc, #292]	@ (80051e0 <xTaskIncrementTick+0x150>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00b      	beq.n	80050da <xTaskIncrementTick+0x4a>
	__asm volatile
 80050c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050c6:	f383 8811 	msr	BASEPRI, r3
 80050ca:	f3bf 8f6f 	isb	sy
 80050ce:	f3bf 8f4f 	dsb	sy
 80050d2:	603b      	str	r3, [r7, #0]
}
 80050d4:	bf00      	nop
 80050d6:	bf00      	nop
 80050d8:	e7fd      	b.n	80050d6 <xTaskIncrementTick+0x46>
 80050da:	4b41      	ldr	r3, [pc, #260]	@ (80051e0 <xTaskIncrementTick+0x150>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	60fb      	str	r3, [r7, #12]
 80050e0:	4b40      	ldr	r3, [pc, #256]	@ (80051e4 <xTaskIncrementTick+0x154>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a3e      	ldr	r2, [pc, #248]	@ (80051e0 <xTaskIncrementTick+0x150>)
 80050e6:	6013      	str	r3, [r2, #0]
 80050e8:	4a3e      	ldr	r2, [pc, #248]	@ (80051e4 <xTaskIncrementTick+0x154>)
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6013      	str	r3, [r2, #0]
 80050ee:	4b3e      	ldr	r3, [pc, #248]	@ (80051e8 <xTaskIncrementTick+0x158>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	3301      	adds	r3, #1
 80050f4:	4a3c      	ldr	r2, [pc, #240]	@ (80051e8 <xTaskIncrementTick+0x158>)
 80050f6:	6013      	str	r3, [r2, #0]
 80050f8:	f000 fae0 	bl	80056bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80050fc:	4b3b      	ldr	r3, [pc, #236]	@ (80051ec <xTaskIncrementTick+0x15c>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	429a      	cmp	r2, r3
 8005104:	d349      	bcc.n	800519a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005106:	4b36      	ldr	r3, [pc, #216]	@ (80051e0 <xTaskIncrementTick+0x150>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d104      	bne.n	800511a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005110:	4b36      	ldr	r3, [pc, #216]	@ (80051ec <xTaskIncrementTick+0x15c>)
 8005112:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005116:	601a      	str	r2, [r3, #0]
					break;
 8005118:	e03f      	b.n	800519a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800511a:	4b31      	ldr	r3, [pc, #196]	@ (80051e0 <xTaskIncrementTick+0x150>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	429a      	cmp	r2, r3
 8005130:	d203      	bcs.n	800513a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005132:	4a2e      	ldr	r2, [pc, #184]	@ (80051ec <xTaskIncrementTick+0x15c>)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005138:	e02f      	b.n	800519a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	3304      	adds	r3, #4
 800513e:	4618      	mov	r0, r3
 8005140:	f7fe fd5c 	bl	8003bfc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005148:	2b00      	cmp	r3, #0
 800514a:	d004      	beq.n	8005156 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	3318      	adds	r3, #24
 8005150:	4618      	mov	r0, r3
 8005152:	f7fe fd53 	bl	8003bfc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800515a:	4b25      	ldr	r3, [pc, #148]	@ (80051f0 <xTaskIncrementTick+0x160>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	429a      	cmp	r2, r3
 8005160:	d903      	bls.n	800516a <xTaskIncrementTick+0xda>
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005166:	4a22      	ldr	r2, [pc, #136]	@ (80051f0 <xTaskIncrementTick+0x160>)
 8005168:	6013      	str	r3, [r2, #0]
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800516e:	4613      	mov	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4413      	add	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4a1f      	ldr	r2, [pc, #124]	@ (80051f4 <xTaskIncrementTick+0x164>)
 8005178:	441a      	add	r2, r3
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	3304      	adds	r3, #4
 800517e:	4619      	mov	r1, r3
 8005180:	4610      	mov	r0, r2
 8005182:	f7fe fce0 	bl	8003b46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800518a:	4b1b      	ldr	r3, [pc, #108]	@ (80051f8 <xTaskIncrementTick+0x168>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005190:	429a      	cmp	r2, r3
 8005192:	d3b8      	bcc.n	8005106 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005194:	2301      	movs	r3, #1
 8005196:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005198:	e7b5      	b.n	8005106 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800519a:	4b17      	ldr	r3, [pc, #92]	@ (80051f8 <xTaskIncrementTick+0x168>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051a0:	4914      	ldr	r1, [pc, #80]	@ (80051f4 <xTaskIncrementTick+0x164>)
 80051a2:	4613      	mov	r3, r2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4413      	add	r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	440b      	add	r3, r1
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d901      	bls.n	80051b6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80051b2:	2301      	movs	r3, #1
 80051b4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80051b6:	4b11      	ldr	r3, [pc, #68]	@ (80051fc <xTaskIncrementTick+0x16c>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d007      	beq.n	80051ce <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80051be:	2301      	movs	r3, #1
 80051c0:	617b      	str	r3, [r7, #20]
 80051c2:	e004      	b.n	80051ce <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80051c4:	4b0e      	ldr	r3, [pc, #56]	@ (8005200 <xTaskIncrementTick+0x170>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	3301      	adds	r3, #1
 80051ca:	4a0d      	ldr	r2, [pc, #52]	@ (8005200 <xTaskIncrementTick+0x170>)
 80051cc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80051ce:	697b      	ldr	r3, [r7, #20]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3718      	adds	r7, #24
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	20000df0 	.word	0x20000df0
 80051dc:	20000dcc 	.word	0x20000dcc
 80051e0:	20000d80 	.word	0x20000d80
 80051e4:	20000d84 	.word	0x20000d84
 80051e8:	20000de0 	.word	0x20000de0
 80051ec:	20000de8 	.word	0x20000de8
 80051f0:	20000dd0 	.word	0x20000dd0
 80051f4:	200008f8 	.word	0x200008f8
 80051f8:	200008f4 	.word	0x200008f4
 80051fc:	20000ddc 	.word	0x20000ddc
 8005200:	20000dd8 	.word	0x20000dd8

08005204 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800520a:	4b2a      	ldr	r3, [pc, #168]	@ (80052b4 <vTaskSwitchContext+0xb0>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d003      	beq.n	800521a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005212:	4b29      	ldr	r3, [pc, #164]	@ (80052b8 <vTaskSwitchContext+0xb4>)
 8005214:	2201      	movs	r2, #1
 8005216:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005218:	e047      	b.n	80052aa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800521a:	4b27      	ldr	r3, [pc, #156]	@ (80052b8 <vTaskSwitchContext+0xb4>)
 800521c:	2200      	movs	r2, #0
 800521e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005220:	4b26      	ldr	r3, [pc, #152]	@ (80052bc <vTaskSwitchContext+0xb8>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	60fb      	str	r3, [r7, #12]
 8005226:	e011      	b.n	800524c <vTaskSwitchContext+0x48>
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d10b      	bne.n	8005246 <vTaskSwitchContext+0x42>
	__asm volatile
 800522e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005232:	f383 8811 	msr	BASEPRI, r3
 8005236:	f3bf 8f6f 	isb	sy
 800523a:	f3bf 8f4f 	dsb	sy
 800523e:	607b      	str	r3, [r7, #4]
}
 8005240:	bf00      	nop
 8005242:	bf00      	nop
 8005244:	e7fd      	b.n	8005242 <vTaskSwitchContext+0x3e>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	3b01      	subs	r3, #1
 800524a:	60fb      	str	r3, [r7, #12]
 800524c:	491c      	ldr	r1, [pc, #112]	@ (80052c0 <vTaskSwitchContext+0xbc>)
 800524e:	68fa      	ldr	r2, [r7, #12]
 8005250:	4613      	mov	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	4413      	add	r3, r2
 8005256:	009b      	lsls	r3, r3, #2
 8005258:	440b      	add	r3, r1
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d0e3      	beq.n	8005228 <vTaskSwitchContext+0x24>
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	4613      	mov	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	4413      	add	r3, r2
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	4a15      	ldr	r2, [pc, #84]	@ (80052c0 <vTaskSwitchContext+0xbc>)
 800526c:	4413      	add	r3, r2
 800526e:	60bb      	str	r3, [r7, #8]
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	685a      	ldr	r2, [r3, #4]
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	605a      	str	r2, [r3, #4]
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	685a      	ldr	r2, [r3, #4]
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	3308      	adds	r3, #8
 8005282:	429a      	cmp	r2, r3
 8005284:	d104      	bne.n	8005290 <vTaskSwitchContext+0x8c>
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	605a      	str	r2, [r3, #4]
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	4a0b      	ldr	r2, [pc, #44]	@ (80052c4 <vTaskSwitchContext+0xc0>)
 8005298:	6013      	str	r3, [r2, #0]
 800529a:	4a08      	ldr	r2, [pc, #32]	@ (80052bc <vTaskSwitchContext+0xb8>)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80052a0:	4b08      	ldr	r3, [pc, #32]	@ (80052c4 <vTaskSwitchContext+0xc0>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	3354      	adds	r3, #84	@ 0x54
 80052a6:	4a08      	ldr	r2, [pc, #32]	@ (80052c8 <vTaskSwitchContext+0xc4>)
 80052a8:	6013      	str	r3, [r2, #0]
}
 80052aa:	bf00      	nop
 80052ac:	3714      	adds	r7, #20
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bc80      	pop	{r7}
 80052b2:	4770      	bx	lr
 80052b4:	20000df0 	.word	0x20000df0
 80052b8:	20000ddc 	.word	0x20000ddc
 80052bc:	20000dd0 	.word	0x20000dd0
 80052c0:	200008f8 	.word	0x200008f8
 80052c4:	200008f4 	.word	0x200008f4
 80052c8:	20000018 	.word	0x20000018

080052cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d10b      	bne.n	80052f4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80052dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e0:	f383 8811 	msr	BASEPRI, r3
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	f3bf 8f4f 	dsb	sy
 80052ec:	60fb      	str	r3, [r7, #12]
}
 80052ee:	bf00      	nop
 80052f0:	bf00      	nop
 80052f2:	e7fd      	b.n	80052f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80052f4:	4b07      	ldr	r3, [pc, #28]	@ (8005314 <vTaskPlaceOnEventList+0x48>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	3318      	adds	r3, #24
 80052fa:	4619      	mov	r1, r3
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f7fe fc45 	bl	8003b8c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005302:	2101      	movs	r1, #1
 8005304:	6838      	ldr	r0, [r7, #0]
 8005306:	f000 fb87 	bl	8005a18 <prvAddCurrentTaskToDelayedList>
}
 800530a:	bf00      	nop
 800530c:	3710      	adds	r7, #16
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	200008f4 	.word	0x200008f4

08005318 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005318:	b580      	push	{r7, lr}
 800531a:	b086      	sub	sp, #24
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10b      	bne.n	8005342 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800532a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532e:	f383 8811 	msr	BASEPRI, r3
 8005332:	f3bf 8f6f 	isb	sy
 8005336:	f3bf 8f4f 	dsb	sy
 800533a:	617b      	str	r3, [r7, #20]
}
 800533c:	bf00      	nop
 800533e:	bf00      	nop
 8005340:	e7fd      	b.n	800533e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005342:	4b0a      	ldr	r3, [pc, #40]	@ (800536c <vTaskPlaceOnEventListRestricted+0x54>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	3318      	adds	r3, #24
 8005348:	4619      	mov	r1, r3
 800534a:	68f8      	ldr	r0, [r7, #12]
 800534c:	f7fe fbfb 	bl	8003b46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005356:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800535a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800535c:	6879      	ldr	r1, [r7, #4]
 800535e:	68b8      	ldr	r0, [r7, #8]
 8005360:	f000 fb5a 	bl	8005a18 <prvAddCurrentTaskToDelayedList>
	}
 8005364:	bf00      	nop
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	200008f4 	.word	0x200008f4

08005370 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d10b      	bne.n	800539e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800538a:	f383 8811 	msr	BASEPRI, r3
 800538e:	f3bf 8f6f 	isb	sy
 8005392:	f3bf 8f4f 	dsb	sy
 8005396:	60fb      	str	r3, [r7, #12]
}
 8005398:	bf00      	nop
 800539a:	bf00      	nop
 800539c:	e7fd      	b.n	800539a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	3318      	adds	r3, #24
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7fe fc2a 	bl	8003bfc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005420 <xTaskRemoveFromEventList+0xb0>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d11d      	bne.n	80053ec <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	3304      	adds	r3, #4
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7fe fc21 	bl	8003bfc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053be:	4b19      	ldr	r3, [pc, #100]	@ (8005424 <xTaskRemoveFromEventList+0xb4>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d903      	bls.n	80053ce <xTaskRemoveFromEventList+0x5e>
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ca:	4a16      	ldr	r2, [pc, #88]	@ (8005424 <xTaskRemoveFromEventList+0xb4>)
 80053cc:	6013      	str	r3, [r2, #0]
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053d2:	4613      	mov	r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	4413      	add	r3, r2
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	4a13      	ldr	r2, [pc, #76]	@ (8005428 <xTaskRemoveFromEventList+0xb8>)
 80053dc:	441a      	add	r2, r3
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	3304      	adds	r3, #4
 80053e2:	4619      	mov	r1, r3
 80053e4:	4610      	mov	r0, r2
 80053e6:	f7fe fbae 	bl	8003b46 <vListInsertEnd>
 80053ea:	e005      	b.n	80053f8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	3318      	adds	r3, #24
 80053f0:	4619      	mov	r1, r3
 80053f2:	480e      	ldr	r0, [pc, #56]	@ (800542c <xTaskRemoveFromEventList+0xbc>)
 80053f4:	f7fe fba7 	bl	8003b46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053fc:	4b0c      	ldr	r3, [pc, #48]	@ (8005430 <xTaskRemoveFromEventList+0xc0>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005402:	429a      	cmp	r2, r3
 8005404:	d905      	bls.n	8005412 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005406:	2301      	movs	r3, #1
 8005408:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800540a:	4b0a      	ldr	r3, [pc, #40]	@ (8005434 <xTaskRemoveFromEventList+0xc4>)
 800540c:	2201      	movs	r2, #1
 800540e:	601a      	str	r2, [r3, #0]
 8005410:	e001      	b.n	8005416 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005412:	2300      	movs	r3, #0
 8005414:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005416:	697b      	ldr	r3, [r7, #20]
}
 8005418:	4618      	mov	r0, r3
 800541a:	3718      	adds	r7, #24
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	20000df0 	.word	0x20000df0
 8005424:	20000dd0 	.word	0x20000dd0
 8005428:	200008f8 	.word	0x200008f8
 800542c:	20000d88 	.word	0x20000d88
 8005430:	200008f4 	.word	0x200008f4
 8005434:	20000ddc 	.word	0x20000ddc

08005438 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005440:	4b06      	ldr	r3, [pc, #24]	@ (800545c <vTaskInternalSetTimeOutState+0x24>)
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005448:	4b05      	ldr	r3, [pc, #20]	@ (8005460 <vTaskInternalSetTimeOutState+0x28>)
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	605a      	str	r2, [r3, #4]
}
 8005450:	bf00      	nop
 8005452:	370c      	adds	r7, #12
 8005454:	46bd      	mov	sp, r7
 8005456:	bc80      	pop	{r7}
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	20000de0 	.word	0x20000de0
 8005460:	20000dcc 	.word	0x20000dcc

08005464 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b088      	sub	sp, #32
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10b      	bne.n	800548c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005478:	f383 8811 	msr	BASEPRI, r3
 800547c:	f3bf 8f6f 	isb	sy
 8005480:	f3bf 8f4f 	dsb	sy
 8005484:	613b      	str	r3, [r7, #16]
}
 8005486:	bf00      	nop
 8005488:	bf00      	nop
 800548a:	e7fd      	b.n	8005488 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10b      	bne.n	80054aa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005496:	f383 8811 	msr	BASEPRI, r3
 800549a:	f3bf 8f6f 	isb	sy
 800549e:	f3bf 8f4f 	dsb	sy
 80054a2:	60fb      	str	r3, [r7, #12]
}
 80054a4:	bf00      	nop
 80054a6:	bf00      	nop
 80054a8:	e7fd      	b.n	80054a6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80054aa:	f000 ff4f 	bl	800634c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80054ae:	4b1d      	ldr	r3, [pc, #116]	@ (8005524 <xTaskCheckForTimeOut+0xc0>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80054c6:	d102      	bne.n	80054ce <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80054c8:	2300      	movs	r3, #0
 80054ca:	61fb      	str	r3, [r7, #28]
 80054cc:	e023      	b.n	8005516 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	4b15      	ldr	r3, [pc, #84]	@ (8005528 <xTaskCheckForTimeOut+0xc4>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d007      	beq.n	80054ea <xTaskCheckForTimeOut+0x86>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	69ba      	ldr	r2, [r7, #24]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d302      	bcc.n	80054ea <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80054e4:	2301      	movs	r3, #1
 80054e6:	61fb      	str	r3, [r7, #28]
 80054e8:	e015      	b.n	8005516 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	697a      	ldr	r2, [r7, #20]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d20b      	bcs.n	800550c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	1ad2      	subs	r2, r2, r3
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f7ff ff99 	bl	8005438 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005506:	2300      	movs	r3, #0
 8005508:	61fb      	str	r3, [r7, #28]
 800550a:	e004      	b.n	8005516 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	2200      	movs	r2, #0
 8005510:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005512:	2301      	movs	r3, #1
 8005514:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005516:	f000 ff49 	bl	80063ac <vPortExitCritical>

	return xReturn;
 800551a:	69fb      	ldr	r3, [r7, #28]
}
 800551c:	4618      	mov	r0, r3
 800551e:	3720      	adds	r7, #32
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	20000dcc 	.word	0x20000dcc
 8005528:	20000de0 	.word	0x20000de0

0800552c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800552c:	b480      	push	{r7}
 800552e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005530:	4b03      	ldr	r3, [pc, #12]	@ (8005540 <vTaskMissedYield+0x14>)
 8005532:	2201      	movs	r2, #1
 8005534:	601a      	str	r2, [r3, #0]
}
 8005536:	bf00      	nop
 8005538:	46bd      	mov	sp, r7
 800553a:	bc80      	pop	{r7}
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	20000ddc 	.word	0x20000ddc

08005544 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800554c:	f000 f852 	bl	80055f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005550:	4b06      	ldr	r3, [pc, #24]	@ (800556c <prvIdleTask+0x28>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d9f9      	bls.n	800554c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005558:	4b05      	ldr	r3, [pc, #20]	@ (8005570 <prvIdleTask+0x2c>)
 800555a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	f3bf 8f4f 	dsb	sy
 8005564:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005568:	e7f0      	b.n	800554c <prvIdleTask+0x8>
 800556a:	bf00      	nop
 800556c:	200008f8 	.word	0x200008f8
 8005570:	e000ed04 	.word	0xe000ed04

08005574 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800557a:	2300      	movs	r3, #0
 800557c:	607b      	str	r3, [r7, #4]
 800557e:	e00c      	b.n	800559a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	4613      	mov	r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4413      	add	r3, r2
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	4a12      	ldr	r2, [pc, #72]	@ (80055d4 <prvInitialiseTaskLists+0x60>)
 800558c:	4413      	add	r3, r2
 800558e:	4618      	mov	r0, r3
 8005590:	f7fe faae 	bl	8003af0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	3301      	adds	r3, #1
 8005598:	607b      	str	r3, [r7, #4]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2b37      	cmp	r3, #55	@ 0x37
 800559e:	d9ef      	bls.n	8005580 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80055a0:	480d      	ldr	r0, [pc, #52]	@ (80055d8 <prvInitialiseTaskLists+0x64>)
 80055a2:	f7fe faa5 	bl	8003af0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80055a6:	480d      	ldr	r0, [pc, #52]	@ (80055dc <prvInitialiseTaskLists+0x68>)
 80055a8:	f7fe faa2 	bl	8003af0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80055ac:	480c      	ldr	r0, [pc, #48]	@ (80055e0 <prvInitialiseTaskLists+0x6c>)
 80055ae:	f7fe fa9f 	bl	8003af0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80055b2:	480c      	ldr	r0, [pc, #48]	@ (80055e4 <prvInitialiseTaskLists+0x70>)
 80055b4:	f7fe fa9c 	bl	8003af0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80055b8:	480b      	ldr	r0, [pc, #44]	@ (80055e8 <prvInitialiseTaskLists+0x74>)
 80055ba:	f7fe fa99 	bl	8003af0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80055be:	4b0b      	ldr	r3, [pc, #44]	@ (80055ec <prvInitialiseTaskLists+0x78>)
 80055c0:	4a05      	ldr	r2, [pc, #20]	@ (80055d8 <prvInitialiseTaskLists+0x64>)
 80055c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80055c4:	4b0a      	ldr	r3, [pc, #40]	@ (80055f0 <prvInitialiseTaskLists+0x7c>)
 80055c6:	4a05      	ldr	r2, [pc, #20]	@ (80055dc <prvInitialiseTaskLists+0x68>)
 80055c8:	601a      	str	r2, [r3, #0]
}
 80055ca:	bf00      	nop
 80055cc:	3708      	adds	r7, #8
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	200008f8 	.word	0x200008f8
 80055d8:	20000d58 	.word	0x20000d58
 80055dc:	20000d6c 	.word	0x20000d6c
 80055e0:	20000d88 	.word	0x20000d88
 80055e4:	20000d9c 	.word	0x20000d9c
 80055e8:	20000db4 	.word	0x20000db4
 80055ec:	20000d80 	.word	0x20000d80
 80055f0:	20000d84 	.word	0x20000d84

080055f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80055fa:	e019      	b.n	8005630 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80055fc:	f000 fea6 	bl	800634c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005600:	4b10      	ldr	r3, [pc, #64]	@ (8005644 <prvCheckTasksWaitingTermination+0x50>)
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	3304      	adds	r3, #4
 800560c:	4618      	mov	r0, r3
 800560e:	f7fe faf5 	bl	8003bfc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005612:	4b0d      	ldr	r3, [pc, #52]	@ (8005648 <prvCheckTasksWaitingTermination+0x54>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3b01      	subs	r3, #1
 8005618:	4a0b      	ldr	r2, [pc, #44]	@ (8005648 <prvCheckTasksWaitingTermination+0x54>)
 800561a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800561c:	4b0b      	ldr	r3, [pc, #44]	@ (800564c <prvCheckTasksWaitingTermination+0x58>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	3b01      	subs	r3, #1
 8005622:	4a0a      	ldr	r2, [pc, #40]	@ (800564c <prvCheckTasksWaitingTermination+0x58>)
 8005624:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005626:	f000 fec1 	bl	80063ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f810 	bl	8005650 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005630:	4b06      	ldr	r3, [pc, #24]	@ (800564c <prvCheckTasksWaitingTermination+0x58>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1e1      	bne.n	80055fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005638:	bf00      	nop
 800563a:	bf00      	nop
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	20000d9c 	.word	0x20000d9c
 8005648:	20000dc8 	.word	0x20000dc8
 800564c:	20000db0 	.word	0x20000db0

08005650 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	3354      	adds	r3, #84	@ 0x54
 800565c:	4618      	mov	r0, r3
 800565e:	f001 f96b 	bl	8006938 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005668:	2b00      	cmp	r3, #0
 800566a:	d108      	bne.n	800567e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005670:	4618      	mov	r0, r3
 8005672:	f001 f83b 	bl	80066ec <vPortFree>
				vPortFree( pxTCB );
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f001 f838 	bl	80066ec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800567c:	e019      	b.n	80056b2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005684:	2b01      	cmp	r3, #1
 8005686:	d103      	bne.n	8005690 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f001 f82f 	bl	80066ec <vPortFree>
	}
 800568e:	e010      	b.n	80056b2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005696:	2b02      	cmp	r3, #2
 8005698:	d00b      	beq.n	80056b2 <prvDeleteTCB+0x62>
	__asm volatile
 800569a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569e:	f383 8811 	msr	BASEPRI, r3
 80056a2:	f3bf 8f6f 	isb	sy
 80056a6:	f3bf 8f4f 	dsb	sy
 80056aa:	60fb      	str	r3, [r7, #12]
}
 80056ac:	bf00      	nop
 80056ae:	bf00      	nop
 80056b0:	e7fd      	b.n	80056ae <prvDeleteTCB+0x5e>
	}
 80056b2:	bf00      	nop
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
	...

080056bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056c2:	4b0c      	ldr	r3, [pc, #48]	@ (80056f4 <prvResetNextTaskUnblockTime+0x38>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d104      	bne.n	80056d6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80056cc:	4b0a      	ldr	r3, [pc, #40]	@ (80056f8 <prvResetNextTaskUnblockTime+0x3c>)
 80056ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80056d2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80056d4:	e008      	b.n	80056e8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056d6:	4b07      	ldr	r3, [pc, #28]	@ (80056f4 <prvResetNextTaskUnblockTime+0x38>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	4a04      	ldr	r2, [pc, #16]	@ (80056f8 <prvResetNextTaskUnblockTime+0x3c>)
 80056e6:	6013      	str	r3, [r2, #0]
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bc80      	pop	{r7}
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	20000d80 	.word	0x20000d80
 80056f8:	20000de8 	.word	0x20000de8

080056fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005702:	4b0b      	ldr	r3, [pc, #44]	@ (8005730 <xTaskGetSchedulerState+0x34>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d102      	bne.n	8005710 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800570a:	2301      	movs	r3, #1
 800570c:	607b      	str	r3, [r7, #4]
 800570e:	e008      	b.n	8005722 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005710:	4b08      	ldr	r3, [pc, #32]	@ (8005734 <xTaskGetSchedulerState+0x38>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d102      	bne.n	800571e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005718:	2302      	movs	r3, #2
 800571a:	607b      	str	r3, [r7, #4]
 800571c:	e001      	b.n	8005722 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800571e:	2300      	movs	r3, #0
 8005720:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005722:	687b      	ldr	r3, [r7, #4]
	}
 8005724:	4618      	mov	r0, r3
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	bc80      	pop	{r7}
 800572c:	4770      	bx	lr
 800572e:	bf00      	nop
 8005730:	20000dd4 	.word	0x20000dd4
 8005734:	20000df0 	.word	0x20000df0

08005738 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005744:	2300      	movs	r3, #0
 8005746:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d051      	beq.n	80057f2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005752:	4b2a      	ldr	r3, [pc, #168]	@ (80057fc <xTaskPriorityInherit+0xc4>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005758:	429a      	cmp	r2, r3
 800575a:	d241      	bcs.n	80057e0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	699b      	ldr	r3, [r3, #24]
 8005760:	2b00      	cmp	r3, #0
 8005762:	db06      	blt.n	8005772 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005764:	4b25      	ldr	r3, [pc, #148]	@ (80057fc <xTaskPriorityInherit+0xc4>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	6959      	ldr	r1, [r3, #20]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800577a:	4613      	mov	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4413      	add	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4a1f      	ldr	r2, [pc, #124]	@ (8005800 <xTaskPriorityInherit+0xc8>)
 8005784:	4413      	add	r3, r2
 8005786:	4299      	cmp	r1, r3
 8005788:	d122      	bne.n	80057d0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	3304      	adds	r3, #4
 800578e:	4618      	mov	r0, r3
 8005790:	f7fe fa34 	bl	8003bfc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005794:	4b19      	ldr	r3, [pc, #100]	@ (80057fc <xTaskPriorityInherit+0xc4>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057a2:	4b18      	ldr	r3, [pc, #96]	@ (8005804 <xTaskPriorityInherit+0xcc>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d903      	bls.n	80057b2 <xTaskPriorityInherit+0x7a>
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ae:	4a15      	ldr	r2, [pc, #84]	@ (8005804 <xTaskPriorityInherit+0xcc>)
 80057b0:	6013      	str	r3, [r2, #0]
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b6:	4613      	mov	r3, r2
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	4413      	add	r3, r2
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	4a10      	ldr	r2, [pc, #64]	@ (8005800 <xTaskPriorityInherit+0xc8>)
 80057c0:	441a      	add	r2, r3
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	3304      	adds	r3, #4
 80057c6:	4619      	mov	r1, r3
 80057c8:	4610      	mov	r0, r2
 80057ca:	f7fe f9bc 	bl	8003b46 <vListInsertEnd>
 80057ce:	e004      	b.n	80057da <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80057d0:	4b0a      	ldr	r3, [pc, #40]	@ (80057fc <xTaskPriorityInherit+0xc4>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80057da:	2301      	movs	r3, #1
 80057dc:	60fb      	str	r3, [r7, #12]
 80057de:	e008      	b.n	80057f2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80057e4:	4b05      	ldr	r3, [pc, #20]	@ (80057fc <xTaskPriorityInherit+0xc4>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d201      	bcs.n	80057f2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80057ee:	2301      	movs	r3, #1
 80057f0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80057f2:	68fb      	ldr	r3, [r7, #12]
	}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3710      	adds	r7, #16
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}
 80057fc:	200008f4 	.word	0x200008f4
 8005800:	200008f8 	.word	0x200008f8
 8005804:	20000dd0 	.word	0x20000dd0

08005808 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005814:	2300      	movs	r3, #0
 8005816:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d058      	beq.n	80058d0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800581e:	4b2f      	ldr	r3, [pc, #188]	@ (80058dc <xTaskPriorityDisinherit+0xd4>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	693a      	ldr	r2, [r7, #16]
 8005824:	429a      	cmp	r2, r3
 8005826:	d00b      	beq.n	8005840 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800582c:	f383 8811 	msr	BASEPRI, r3
 8005830:	f3bf 8f6f 	isb	sy
 8005834:	f3bf 8f4f 	dsb	sy
 8005838:	60fb      	str	r3, [r7, #12]
}
 800583a:	bf00      	nop
 800583c:	bf00      	nop
 800583e:	e7fd      	b.n	800583c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10b      	bne.n	8005860 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584c:	f383 8811 	msr	BASEPRI, r3
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	f3bf 8f4f 	dsb	sy
 8005858:	60bb      	str	r3, [r7, #8]
}
 800585a:	bf00      	nop
 800585c:	bf00      	nop
 800585e:	e7fd      	b.n	800585c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005864:	1e5a      	subs	r2, r3, #1
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005872:	429a      	cmp	r2, r3
 8005874:	d02c      	beq.n	80058d0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800587a:	2b00      	cmp	r3, #0
 800587c:	d128      	bne.n	80058d0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	3304      	adds	r3, #4
 8005882:	4618      	mov	r0, r3
 8005884:	f7fe f9ba 	bl	8003bfc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005894:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058a0:	4b0f      	ldr	r3, [pc, #60]	@ (80058e0 <xTaskPriorityDisinherit+0xd8>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d903      	bls.n	80058b0 <xTaskPriorityDisinherit+0xa8>
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ac:	4a0c      	ldr	r2, [pc, #48]	@ (80058e0 <xTaskPriorityDisinherit+0xd8>)
 80058ae:	6013      	str	r3, [r2, #0]
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058b4:	4613      	mov	r3, r2
 80058b6:	009b      	lsls	r3, r3, #2
 80058b8:	4413      	add	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	4a09      	ldr	r2, [pc, #36]	@ (80058e4 <xTaskPriorityDisinherit+0xdc>)
 80058be:	441a      	add	r2, r3
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	3304      	adds	r3, #4
 80058c4:	4619      	mov	r1, r3
 80058c6:	4610      	mov	r0, r2
 80058c8:	f7fe f93d 	bl	8003b46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80058cc:	2301      	movs	r3, #1
 80058ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80058d0:	697b      	ldr	r3, [r7, #20]
	}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3718      	adds	r7, #24
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	200008f4 	.word	0x200008f4
 80058e0:	20000dd0 	.word	0x20000dd0
 80058e4:	200008f8 	.word	0x200008f8

080058e8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b088      	sub	sp, #32
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80058f6:	2301      	movs	r3, #1
 80058f8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d06c      	beq.n	80059da <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005904:	2b00      	cmp	r3, #0
 8005906:	d10b      	bne.n	8005920 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800590c:	f383 8811 	msr	BASEPRI, r3
 8005910:	f3bf 8f6f 	isb	sy
 8005914:	f3bf 8f4f 	dsb	sy
 8005918:	60fb      	str	r3, [r7, #12]
}
 800591a:	bf00      	nop
 800591c:	bf00      	nop
 800591e:	e7fd      	b.n	800591c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d902      	bls.n	8005930 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	61fb      	str	r3, [r7, #28]
 800592e:	e002      	b.n	8005936 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005934:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593a:	69fa      	ldr	r2, [r7, #28]
 800593c:	429a      	cmp	r2, r3
 800593e:	d04c      	beq.n	80059da <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005944:	697a      	ldr	r2, [r7, #20]
 8005946:	429a      	cmp	r2, r3
 8005948:	d147      	bne.n	80059da <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800594a:	4b26      	ldr	r3, [pc, #152]	@ (80059e4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	69ba      	ldr	r2, [r7, #24]
 8005950:	429a      	cmp	r2, r3
 8005952:	d10b      	bne.n	800596c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005958:	f383 8811 	msr	BASEPRI, r3
 800595c:	f3bf 8f6f 	isb	sy
 8005960:	f3bf 8f4f 	dsb	sy
 8005964:	60bb      	str	r3, [r7, #8]
}
 8005966:	bf00      	nop
 8005968:	bf00      	nop
 800596a:	e7fd      	b.n	8005968 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005970:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005972:	69bb      	ldr	r3, [r7, #24]
 8005974:	69fa      	ldr	r2, [r7, #28]
 8005976:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005978:	69bb      	ldr	r3, [r7, #24]
 800597a:	699b      	ldr	r3, [r3, #24]
 800597c:	2b00      	cmp	r3, #0
 800597e:	db04      	blt.n	800598a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	6959      	ldr	r1, [r3, #20]
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	4613      	mov	r3, r2
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	4413      	add	r3, r2
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	4a13      	ldr	r2, [pc, #76]	@ (80059e8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800599a:	4413      	add	r3, r2
 800599c:	4299      	cmp	r1, r3
 800599e:	d11c      	bne.n	80059da <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	3304      	adds	r3, #4
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7fe f929 	bl	8003bfc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ae:	4b0f      	ldr	r3, [pc, #60]	@ (80059ec <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d903      	bls.n	80059be <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80059b6:	69bb      	ldr	r3, [r7, #24]
 80059b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ba:	4a0c      	ldr	r2, [pc, #48]	@ (80059ec <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80059bc:	6013      	str	r3, [r2, #0]
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c2:	4613      	mov	r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	4a07      	ldr	r2, [pc, #28]	@ (80059e8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80059cc:	441a      	add	r2, r3
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	3304      	adds	r3, #4
 80059d2:	4619      	mov	r1, r3
 80059d4:	4610      	mov	r0, r2
 80059d6:	f7fe f8b6 	bl	8003b46 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80059da:	bf00      	nop
 80059dc:	3720      	adds	r7, #32
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	200008f4 	.word	0x200008f4
 80059e8:	200008f8 	.word	0x200008f8
 80059ec:	20000dd0 	.word	0x20000dd0

080059f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80059f0:	b480      	push	{r7}
 80059f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80059f4:	4b07      	ldr	r3, [pc, #28]	@ (8005a14 <pvTaskIncrementMutexHeldCount+0x24>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d004      	beq.n	8005a06 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80059fc:	4b05      	ldr	r3, [pc, #20]	@ (8005a14 <pvTaskIncrementMutexHeldCount+0x24>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a02:	3201      	adds	r2, #1
 8005a04:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8005a06:	4b03      	ldr	r3, [pc, #12]	@ (8005a14 <pvTaskIncrementMutexHeldCount+0x24>)
 8005a08:	681b      	ldr	r3, [r3, #0]
	}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bc80      	pop	{r7}
 8005a10:	4770      	bx	lr
 8005a12:	bf00      	nop
 8005a14:	200008f4 	.word	0x200008f4

08005a18 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a22:	4b21      	ldr	r3, [pc, #132]	@ (8005aa8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a28:	4b20      	ldr	r3, [pc, #128]	@ (8005aac <prvAddCurrentTaskToDelayedList+0x94>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	3304      	adds	r3, #4
 8005a2e:	4618      	mov	r0, r3
 8005a30:	f7fe f8e4 	bl	8003bfc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a3a:	d10a      	bne.n	8005a52 <prvAddCurrentTaskToDelayedList+0x3a>
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d007      	beq.n	8005a52 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a42:	4b1a      	ldr	r3, [pc, #104]	@ (8005aac <prvAddCurrentTaskToDelayedList+0x94>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	3304      	adds	r3, #4
 8005a48:	4619      	mov	r1, r3
 8005a4a:	4819      	ldr	r0, [pc, #100]	@ (8005ab0 <prvAddCurrentTaskToDelayedList+0x98>)
 8005a4c:	f7fe f87b 	bl	8003b46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005a50:	e026      	b.n	8005aa0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	4413      	add	r3, r2
 8005a58:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005a5a:	4b14      	ldr	r3, [pc, #80]	@ (8005aac <prvAddCurrentTaskToDelayedList+0x94>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	68ba      	ldr	r2, [r7, #8]
 8005a60:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d209      	bcs.n	8005a7e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a6a:	4b12      	ldr	r3, [pc, #72]	@ (8005ab4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8005aac <prvAddCurrentTaskToDelayedList+0x94>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	3304      	adds	r3, #4
 8005a74:	4619      	mov	r1, r3
 8005a76:	4610      	mov	r0, r2
 8005a78:	f7fe f888 	bl	8003b8c <vListInsert>
}
 8005a7c:	e010      	b.n	8005aa0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ab8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	4b0a      	ldr	r3, [pc, #40]	@ (8005aac <prvAddCurrentTaskToDelayedList+0x94>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	3304      	adds	r3, #4
 8005a88:	4619      	mov	r1, r3
 8005a8a:	4610      	mov	r0, r2
 8005a8c:	f7fe f87e 	bl	8003b8c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005a90:	4b0a      	ldr	r3, [pc, #40]	@ (8005abc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d202      	bcs.n	8005aa0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005a9a:	4a08      	ldr	r2, [pc, #32]	@ (8005abc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	6013      	str	r3, [r2, #0]
}
 8005aa0:	bf00      	nop
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	20000dcc 	.word	0x20000dcc
 8005aac:	200008f4 	.word	0x200008f4
 8005ab0:	20000db4 	.word	0x20000db4
 8005ab4:	20000d84 	.word	0x20000d84
 8005ab8:	20000d80 	.word	0x20000d80
 8005abc:	20000de8 	.word	0x20000de8

08005ac0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b08a      	sub	sp, #40	@ 0x28
 8005ac4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005aca:	f000 fb11 	bl	80060f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005ace:	4b1d      	ldr	r3, [pc, #116]	@ (8005b44 <xTimerCreateTimerTask+0x84>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d021      	beq.n	8005b1a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005ada:	2300      	movs	r3, #0
 8005adc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005ade:	1d3a      	adds	r2, r7, #4
 8005ae0:	f107 0108 	add.w	r1, r7, #8
 8005ae4:	f107 030c 	add.w	r3, r7, #12
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7fd ffe7 	bl	8003abc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005aee:	6879      	ldr	r1, [r7, #4]
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	9202      	str	r2, [sp, #8]
 8005af6:	9301      	str	r3, [sp, #4]
 8005af8:	2302      	movs	r3, #2
 8005afa:	9300      	str	r3, [sp, #0]
 8005afc:	2300      	movs	r3, #0
 8005afe:	460a      	mov	r2, r1
 8005b00:	4911      	ldr	r1, [pc, #68]	@ (8005b48 <xTimerCreateTimerTask+0x88>)
 8005b02:	4812      	ldr	r0, [pc, #72]	@ (8005b4c <xTimerCreateTimerTask+0x8c>)
 8005b04:	f7fe ff32 	bl	800496c <xTaskCreateStatic>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	4a11      	ldr	r2, [pc, #68]	@ (8005b50 <xTimerCreateTimerTask+0x90>)
 8005b0c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005b0e:	4b10      	ldr	r3, [pc, #64]	@ (8005b50 <xTimerCreateTimerTask+0x90>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d001      	beq.n	8005b1a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005b16:	2301      	movs	r3, #1
 8005b18:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d10b      	bne.n	8005b38 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b24:	f383 8811 	msr	BASEPRI, r3
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	f3bf 8f4f 	dsb	sy
 8005b30:	613b      	str	r3, [r7, #16]
}
 8005b32:	bf00      	nop
 8005b34:	bf00      	nop
 8005b36:	e7fd      	b.n	8005b34 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005b38:	697b      	ldr	r3, [r7, #20]
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3718      	adds	r7, #24
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	20000e24 	.word	0x20000e24
 8005b48:	08006b94 	.word	0x08006b94
 8005b4c:	08005c8d 	.word	0x08005c8d
 8005b50:	20000e28 	.word	0x20000e28

08005b54 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b08a      	sub	sp, #40	@ 0x28
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	607a      	str	r2, [r7, #4]
 8005b60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005b62:	2300      	movs	r3, #0
 8005b64:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d10b      	bne.n	8005b84 <xTimerGenericCommand+0x30>
	__asm volatile
 8005b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b70:	f383 8811 	msr	BASEPRI, r3
 8005b74:	f3bf 8f6f 	isb	sy
 8005b78:	f3bf 8f4f 	dsb	sy
 8005b7c:	623b      	str	r3, [r7, #32]
}
 8005b7e:	bf00      	nop
 8005b80:	bf00      	nop
 8005b82:	e7fd      	b.n	8005b80 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005b84:	4b19      	ldr	r3, [pc, #100]	@ (8005bec <xTimerGenericCommand+0x98>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d02a      	beq.n	8005be2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2b05      	cmp	r3, #5
 8005b9c:	dc18      	bgt.n	8005bd0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005b9e:	f7ff fdad 	bl	80056fc <xTaskGetSchedulerState>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b02      	cmp	r3, #2
 8005ba6:	d109      	bne.n	8005bbc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005ba8:	4b10      	ldr	r3, [pc, #64]	@ (8005bec <xTimerGenericCommand+0x98>)
 8005baa:	6818      	ldr	r0, [r3, #0]
 8005bac:	f107 0110 	add.w	r1, r7, #16
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bb4:	f7fe f9c4 	bl	8003f40 <xQueueGenericSend>
 8005bb8:	6278      	str	r0, [r7, #36]	@ 0x24
 8005bba:	e012      	b.n	8005be2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8005bec <xTimerGenericCommand+0x98>)
 8005bbe:	6818      	ldr	r0, [r3, #0]
 8005bc0:	f107 0110 	add.w	r1, r7, #16
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f7fe f9ba 	bl	8003f40 <xQueueGenericSend>
 8005bcc:	6278      	str	r0, [r7, #36]	@ 0x24
 8005bce:	e008      	b.n	8005be2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005bd0:	4b06      	ldr	r3, [pc, #24]	@ (8005bec <xTimerGenericCommand+0x98>)
 8005bd2:	6818      	ldr	r0, [r3, #0]
 8005bd4:	f107 0110 	add.w	r1, r7, #16
 8005bd8:	2300      	movs	r3, #0
 8005bda:	683a      	ldr	r2, [r7, #0]
 8005bdc:	f7fe fab2 	bl	8004144 <xQueueGenericSendFromISR>
 8005be0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3728      	adds	r7, #40	@ 0x28
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	20000e24 	.word	0x20000e24

08005bf0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b088      	sub	sp, #32
 8005bf4:	af02      	add	r7, sp, #8
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bfa:	4b23      	ldr	r3, [pc, #140]	@ (8005c88 <prvProcessExpiredTimer+0x98>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	3304      	adds	r3, #4
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7fd fff7 	bl	8003bfc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c14:	f003 0304 	and.w	r3, r3, #4
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d023      	beq.n	8005c64 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	699a      	ldr	r2, [r3, #24]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	18d1      	adds	r1, r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	683a      	ldr	r2, [r7, #0]
 8005c28:	6978      	ldr	r0, [r7, #20]
 8005c2a:	f000 f8d3 	bl	8005dd4 <prvInsertTimerInActiveList>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d020      	beq.n	8005c76 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005c34:	2300      	movs	r3, #0
 8005c36:	9300      	str	r3, [sp, #0]
 8005c38:	2300      	movs	r3, #0
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	6978      	ldr	r0, [r7, #20]
 8005c40:	f7ff ff88 	bl	8005b54 <xTimerGenericCommand>
 8005c44:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d114      	bne.n	8005c76 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c50:	f383 8811 	msr	BASEPRI, r3
 8005c54:	f3bf 8f6f 	isb	sy
 8005c58:	f3bf 8f4f 	dsb	sy
 8005c5c:	60fb      	str	r3, [r7, #12]
}
 8005c5e:	bf00      	nop
 8005c60:	bf00      	nop
 8005c62:	e7fd      	b.n	8005c60 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c6a:	f023 0301 	bic.w	r3, r3, #1
 8005c6e:	b2da      	uxtb	r2, r3
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	6978      	ldr	r0, [r7, #20]
 8005c7c:	4798      	blx	r3
}
 8005c7e:	bf00      	nop
 8005c80:	3718      	adds	r7, #24
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	20000e1c 	.word	0x20000e1c

08005c8c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005c94:	f107 0308 	add.w	r3, r7, #8
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f000 f859 	bl	8005d50 <prvGetNextExpireTime>
 8005c9e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f000 f805 	bl	8005cb4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005caa:	f000 f8d5 	bl	8005e58 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005cae:	bf00      	nop
 8005cb0:	e7f0      	b.n	8005c94 <prvTimerTask+0x8>
	...

08005cb4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
 8005cbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005cbe:	f7ff f92d 	bl	8004f1c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005cc2:	f107 0308 	add.w	r3, r7, #8
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f000 f864 	bl	8005d94 <prvSampleTimeNow>
 8005ccc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d130      	bne.n	8005d36 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10a      	bne.n	8005cf0 <prvProcessTimerOrBlockTask+0x3c>
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d806      	bhi.n	8005cf0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005ce2:	f7ff f929 	bl	8004f38 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005ce6:	68f9      	ldr	r1, [r7, #12]
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f7ff ff81 	bl	8005bf0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005cee:	e024      	b.n	8005d3a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d008      	beq.n	8005d08 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005cf6:	4b13      	ldr	r3, [pc, #76]	@ (8005d44 <prvProcessTimerOrBlockTask+0x90>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d101      	bne.n	8005d04 <prvProcessTimerOrBlockTask+0x50>
 8005d00:	2301      	movs	r3, #1
 8005d02:	e000      	b.n	8005d06 <prvProcessTimerOrBlockTask+0x52>
 8005d04:	2300      	movs	r3, #0
 8005d06:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005d08:	4b0f      	ldr	r3, [pc, #60]	@ (8005d48 <prvProcessTimerOrBlockTask+0x94>)
 8005d0a:	6818      	ldr	r0, [r3, #0]
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	4619      	mov	r1, r3
 8005d16:	f7fe fdf5 	bl	8004904 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005d1a:	f7ff f90d 	bl	8004f38 <xTaskResumeAll>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10a      	bne.n	8005d3a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005d24:	4b09      	ldr	r3, [pc, #36]	@ (8005d4c <prvProcessTimerOrBlockTask+0x98>)
 8005d26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d2a:	601a      	str	r2, [r3, #0]
 8005d2c:	f3bf 8f4f 	dsb	sy
 8005d30:	f3bf 8f6f 	isb	sy
}
 8005d34:	e001      	b.n	8005d3a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005d36:	f7ff f8ff 	bl	8004f38 <xTaskResumeAll>
}
 8005d3a:	bf00      	nop
 8005d3c:	3710      	adds	r7, #16
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	20000e20 	.word	0x20000e20
 8005d48:	20000e24 	.word	0x20000e24
 8005d4c:	e000ed04 	.word	0xe000ed04

08005d50 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005d50:	b480      	push	{r7}
 8005d52:	b085      	sub	sp, #20
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005d58:	4b0d      	ldr	r3, [pc, #52]	@ (8005d90 <prvGetNextExpireTime+0x40>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <prvGetNextExpireTime+0x16>
 8005d62:	2201      	movs	r2, #1
 8005d64:	e000      	b.n	8005d68 <prvGetNextExpireTime+0x18>
 8005d66:	2200      	movs	r2, #0
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d105      	bne.n	8005d80 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d74:	4b06      	ldr	r3, [pc, #24]	@ (8005d90 <prvGetNextExpireTime+0x40>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	60fb      	str	r3, [r7, #12]
 8005d7e:	e001      	b.n	8005d84 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005d80:	2300      	movs	r3, #0
 8005d82:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005d84:	68fb      	ldr	r3, [r7, #12]
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3714      	adds	r7, #20
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bc80      	pop	{r7}
 8005d8e:	4770      	bx	lr
 8005d90:	20000e1c 	.word	0x20000e1c

08005d94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005d9c:	f7ff f96a 	bl	8005074 <xTaskGetTickCount>
 8005da0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005da2:	4b0b      	ldr	r3, [pc, #44]	@ (8005dd0 <prvSampleTimeNow+0x3c>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d205      	bcs.n	8005db8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005dac:	f000 f93a 	bl	8006024 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	601a      	str	r2, [r3, #0]
 8005db6:	e002      	b.n	8005dbe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005dbe:	4a04      	ldr	r2, [pc, #16]	@ (8005dd0 <prvSampleTimeNow+0x3c>)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3710      	adds	r7, #16
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}
 8005dce:	bf00      	nop
 8005dd0:	20000e2c 	.word	0x20000e2c

08005dd4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b086      	sub	sp, #24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
 8005de0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005de2:	2300      	movs	r3, #0
 8005de4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	68ba      	ldr	r2, [r7, #8]
 8005dea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005df2:	68ba      	ldr	r2, [r7, #8]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d812      	bhi.n	8005e20 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	1ad2      	subs	r2, r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d302      	bcc.n	8005e0e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005e08:	2301      	movs	r3, #1
 8005e0a:	617b      	str	r3, [r7, #20]
 8005e0c:	e01b      	b.n	8005e46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005e0e:	4b10      	ldr	r3, [pc, #64]	@ (8005e50 <prvInsertTimerInActiveList+0x7c>)
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	3304      	adds	r3, #4
 8005e16:	4619      	mov	r1, r3
 8005e18:	4610      	mov	r0, r2
 8005e1a:	f7fd feb7 	bl	8003b8c <vListInsert>
 8005e1e:	e012      	b.n	8005e46 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d206      	bcs.n	8005e36 <prvInsertTimerInActiveList+0x62>
 8005e28:	68ba      	ldr	r2, [r7, #8]
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d302      	bcc.n	8005e36 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005e30:	2301      	movs	r3, #1
 8005e32:	617b      	str	r3, [r7, #20]
 8005e34:	e007      	b.n	8005e46 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005e36:	4b07      	ldr	r3, [pc, #28]	@ (8005e54 <prvInsertTimerInActiveList+0x80>)
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	3304      	adds	r3, #4
 8005e3e:	4619      	mov	r1, r3
 8005e40:	4610      	mov	r0, r2
 8005e42:	f7fd fea3 	bl	8003b8c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005e46:	697b      	ldr	r3, [r7, #20]
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3718      	adds	r7, #24
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	20000e20 	.word	0x20000e20
 8005e54:	20000e1c 	.word	0x20000e1c

08005e58 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b08e      	sub	sp, #56	@ 0x38
 8005e5c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e5e:	e0ce      	b.n	8005ffe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	da19      	bge.n	8005e9a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005e66:	1d3b      	adds	r3, r7, #4
 8005e68:	3304      	adds	r3, #4
 8005e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10b      	bne.n	8005e8a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e76:	f383 8811 	msr	BASEPRI, r3
 8005e7a:	f3bf 8f6f 	isb	sy
 8005e7e:	f3bf 8f4f 	dsb	sy
 8005e82:	61fb      	str	r3, [r7, #28]
}
 8005e84:	bf00      	nop
 8005e86:	bf00      	nop
 8005e88:	e7fd      	b.n	8005e86 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e90:	6850      	ldr	r0, [r2, #4]
 8005e92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e94:	6892      	ldr	r2, [r2, #8]
 8005e96:	4611      	mov	r1, r2
 8005e98:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	f2c0 80ae 	blt.w	8005ffe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d004      	beq.n	8005eb8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb0:	3304      	adds	r3, #4
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fd fea2 	bl	8003bfc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005eb8:	463b      	mov	r3, r7
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f7ff ff6a 	bl	8005d94 <prvSampleTimeNow>
 8005ec0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2b09      	cmp	r3, #9
 8005ec6:	f200 8097 	bhi.w	8005ff8 <prvProcessReceivedCommands+0x1a0>
 8005eca:	a201      	add	r2, pc, #4	@ (adr r2, 8005ed0 <prvProcessReceivedCommands+0x78>)
 8005ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed0:	08005ef9 	.word	0x08005ef9
 8005ed4:	08005ef9 	.word	0x08005ef9
 8005ed8:	08005ef9 	.word	0x08005ef9
 8005edc:	08005f6f 	.word	0x08005f6f
 8005ee0:	08005f83 	.word	0x08005f83
 8005ee4:	08005fcf 	.word	0x08005fcf
 8005ee8:	08005ef9 	.word	0x08005ef9
 8005eec:	08005ef9 	.word	0x08005ef9
 8005ef0:	08005f6f 	.word	0x08005f6f
 8005ef4:	08005f83 	.word	0x08005f83
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005efe:	f043 0301 	orr.w	r3, r3, #1
 8005f02:	b2da      	uxtb	r2, r3
 8005f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005f0a:	68ba      	ldr	r2, [r7, #8]
 8005f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	18d1      	adds	r1, r2, r3
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f18:	f7ff ff5c 	bl	8005dd4 <prvInsertTimerInActiveList>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d06c      	beq.n	8005ffc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f28:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f30:	f003 0304 	and.w	r3, r3, #4
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d061      	beq.n	8005ffc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005f38:	68ba      	ldr	r2, [r7, #8]
 8005f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	441a      	add	r2, r3
 8005f40:	2300      	movs	r3, #0
 8005f42:	9300      	str	r3, [sp, #0]
 8005f44:	2300      	movs	r3, #0
 8005f46:	2100      	movs	r1, #0
 8005f48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f4a:	f7ff fe03 	bl	8005b54 <xTimerGenericCommand>
 8005f4e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005f50:	6a3b      	ldr	r3, [r7, #32]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d152      	bne.n	8005ffc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5a:	f383 8811 	msr	BASEPRI, r3
 8005f5e:	f3bf 8f6f 	isb	sy
 8005f62:	f3bf 8f4f 	dsb	sy
 8005f66:	61bb      	str	r3, [r7, #24]
}
 8005f68:	bf00      	nop
 8005f6a:	bf00      	nop
 8005f6c:	e7fd      	b.n	8005f6a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f74:	f023 0301 	bic.w	r3, r3, #1
 8005f78:	b2da      	uxtb	r2, r3
 8005f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005f80:	e03d      	b.n	8005ffe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005f88:	f043 0301 	orr.w	r3, r3, #1
 8005f8c:	b2da      	uxtb	r2, r3
 8005f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f90:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005f94:	68ba      	ldr	r2, [r7, #8]
 8005f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f98:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f9c:	699b      	ldr	r3, [r3, #24]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10b      	bne.n	8005fba <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa6:	f383 8811 	msr	BASEPRI, r3
 8005faa:	f3bf 8f6f 	isb	sy
 8005fae:	f3bf 8f4f 	dsb	sy
 8005fb2:	617b      	str	r3, [r7, #20]
}
 8005fb4:	bf00      	nop
 8005fb6:	bf00      	nop
 8005fb8:	e7fd      	b.n	8005fb6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fbc:	699a      	ldr	r2, [r3, #24]
 8005fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc0:	18d1      	adds	r1, r2, r3
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fc8:	f7ff ff04 	bl	8005dd4 <prvInsertTimerInActiveList>
					break;
 8005fcc:	e017      	b.n	8005ffe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fd4:	f003 0302 	and.w	r3, r3, #2
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d103      	bne.n	8005fe4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005fdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fde:	f000 fb85 	bl	80066ec <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005fe2:	e00c      	b.n	8005ffe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005fea:	f023 0301 	bic.w	r3, r3, #1
 8005fee:	b2da      	uxtb	r2, r3
 8005ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005ff6:	e002      	b.n	8005ffe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005ff8:	bf00      	nop
 8005ffa:	e000      	b.n	8005ffe <prvProcessReceivedCommands+0x1a6>
					break;
 8005ffc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ffe:	4b08      	ldr	r3, [pc, #32]	@ (8006020 <prvProcessReceivedCommands+0x1c8>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	1d39      	adds	r1, r7, #4
 8006004:	2200      	movs	r2, #0
 8006006:	4618      	mov	r0, r3
 8006008:	f7fe f93a 	bl	8004280 <xQueueReceive>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	f47f af26 	bne.w	8005e60 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006014:	bf00      	nop
 8006016:	bf00      	nop
 8006018:	3730      	adds	r7, #48	@ 0x30
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	20000e24 	.word	0x20000e24

08006024 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b088      	sub	sp, #32
 8006028:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800602a:	e049      	b.n	80060c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800602c:	4b2e      	ldr	r3, [pc, #184]	@ (80060e8 <prvSwitchTimerLists+0xc4>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68db      	ldr	r3, [r3, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006036:	4b2c      	ldr	r3, [pc, #176]	@ (80060e8 <prvSwitchTimerLists+0xc4>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	3304      	adds	r3, #4
 8006044:	4618      	mov	r0, r3
 8006046:	f7fd fdd9 	bl	8003bfc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	68f8      	ldr	r0, [r7, #12]
 8006050:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006058:	f003 0304 	and.w	r3, r3, #4
 800605c:	2b00      	cmp	r3, #0
 800605e:	d02f      	beq.n	80060c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	699b      	ldr	r3, [r3, #24]
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	4413      	add	r3, r2
 8006068:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	429a      	cmp	r2, r3
 8006070:	d90e      	bls.n	8006090 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800607e:	4b1a      	ldr	r3, [pc, #104]	@ (80060e8 <prvSwitchTimerLists+0xc4>)
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	3304      	adds	r3, #4
 8006086:	4619      	mov	r1, r3
 8006088:	4610      	mov	r0, r2
 800608a:	f7fd fd7f 	bl	8003b8c <vListInsert>
 800608e:	e017      	b.n	80060c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006090:	2300      	movs	r3, #0
 8006092:	9300      	str	r3, [sp, #0]
 8006094:	2300      	movs	r3, #0
 8006096:	693a      	ldr	r2, [r7, #16]
 8006098:	2100      	movs	r1, #0
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f7ff fd5a 	bl	8005b54 <xTimerGenericCommand>
 80060a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10b      	bne.n	80060c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80060a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ac:	f383 8811 	msr	BASEPRI, r3
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	603b      	str	r3, [r7, #0]
}
 80060ba:	bf00      	nop
 80060bc:	bf00      	nop
 80060be:	e7fd      	b.n	80060bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80060c0:	4b09      	ldr	r3, [pc, #36]	@ (80060e8 <prvSwitchTimerLists+0xc4>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1b0      	bne.n	800602c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80060ca:	4b07      	ldr	r3, [pc, #28]	@ (80060e8 <prvSwitchTimerLists+0xc4>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80060d0:	4b06      	ldr	r3, [pc, #24]	@ (80060ec <prvSwitchTimerLists+0xc8>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a04      	ldr	r2, [pc, #16]	@ (80060e8 <prvSwitchTimerLists+0xc4>)
 80060d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80060d8:	4a04      	ldr	r2, [pc, #16]	@ (80060ec <prvSwitchTimerLists+0xc8>)
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	6013      	str	r3, [r2, #0]
}
 80060de:	bf00      	nop
 80060e0:	3718      	adds	r7, #24
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	20000e1c 	.word	0x20000e1c
 80060ec:	20000e20 	.word	0x20000e20

080060f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80060f6:	f000 f929 	bl	800634c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80060fa:	4b15      	ldr	r3, [pc, #84]	@ (8006150 <prvCheckForValidListAndQueue+0x60>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d120      	bne.n	8006144 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006102:	4814      	ldr	r0, [pc, #80]	@ (8006154 <prvCheckForValidListAndQueue+0x64>)
 8006104:	f7fd fcf4 	bl	8003af0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006108:	4813      	ldr	r0, [pc, #76]	@ (8006158 <prvCheckForValidListAndQueue+0x68>)
 800610a:	f7fd fcf1 	bl	8003af0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800610e:	4b13      	ldr	r3, [pc, #76]	@ (800615c <prvCheckForValidListAndQueue+0x6c>)
 8006110:	4a10      	ldr	r2, [pc, #64]	@ (8006154 <prvCheckForValidListAndQueue+0x64>)
 8006112:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006114:	4b12      	ldr	r3, [pc, #72]	@ (8006160 <prvCheckForValidListAndQueue+0x70>)
 8006116:	4a10      	ldr	r2, [pc, #64]	@ (8006158 <prvCheckForValidListAndQueue+0x68>)
 8006118:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800611a:	2300      	movs	r3, #0
 800611c:	9300      	str	r3, [sp, #0]
 800611e:	4b11      	ldr	r3, [pc, #68]	@ (8006164 <prvCheckForValidListAndQueue+0x74>)
 8006120:	4a11      	ldr	r2, [pc, #68]	@ (8006168 <prvCheckForValidListAndQueue+0x78>)
 8006122:	2110      	movs	r1, #16
 8006124:	200a      	movs	r0, #10
 8006126:	f7fd fdfd 	bl	8003d24 <xQueueGenericCreateStatic>
 800612a:	4603      	mov	r3, r0
 800612c:	4a08      	ldr	r2, [pc, #32]	@ (8006150 <prvCheckForValidListAndQueue+0x60>)
 800612e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006130:	4b07      	ldr	r3, [pc, #28]	@ (8006150 <prvCheckForValidListAndQueue+0x60>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d005      	beq.n	8006144 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006138:	4b05      	ldr	r3, [pc, #20]	@ (8006150 <prvCheckForValidListAndQueue+0x60>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	490b      	ldr	r1, [pc, #44]	@ (800616c <prvCheckForValidListAndQueue+0x7c>)
 800613e:	4618      	mov	r0, r3
 8006140:	f7fe fbb8 	bl	80048b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006144:	f000 f932 	bl	80063ac <vPortExitCritical>
}
 8006148:	bf00      	nop
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20000e24 	.word	0x20000e24
 8006154:	20000df4 	.word	0x20000df4
 8006158:	20000e08 	.word	0x20000e08
 800615c:	20000e1c 	.word	0x20000e1c
 8006160:	20000e20 	.word	0x20000e20
 8006164:	20000ed0 	.word	0x20000ed0
 8006168:	20000e30 	.word	0x20000e30
 800616c:	08006b9c 	.word	0x08006b9c

08006170 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	3b04      	subs	r3, #4
 8006180:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006188:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	3b04      	subs	r3, #4
 800618e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	f023 0201 	bic.w	r2, r3, #1
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	3b04      	subs	r3, #4
 800619e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80061a0:	4a08      	ldr	r2, [pc, #32]	@ (80061c4 <pxPortInitialiseStack+0x54>)
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	3b14      	subs	r3, #20
 80061aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	3b20      	subs	r3, #32
 80061b6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80061b8:	68fb      	ldr	r3, [r7, #12]
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	bc80      	pop	{r7}
 80061c2:	4770      	bx	lr
 80061c4:	080061c9 	.word	0x080061c9

080061c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80061c8:	b480      	push	{r7}
 80061ca:	b085      	sub	sp, #20
 80061cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80061ce:	2300      	movs	r3, #0
 80061d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80061d2:	4b12      	ldr	r3, [pc, #72]	@ (800621c <prvTaskExitError+0x54>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061da:	d00b      	beq.n	80061f4 <prvTaskExitError+0x2c>
	__asm volatile
 80061dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061e0:	f383 8811 	msr	BASEPRI, r3
 80061e4:	f3bf 8f6f 	isb	sy
 80061e8:	f3bf 8f4f 	dsb	sy
 80061ec:	60fb      	str	r3, [r7, #12]
}
 80061ee:	bf00      	nop
 80061f0:	bf00      	nop
 80061f2:	e7fd      	b.n	80061f0 <prvTaskExitError+0x28>
	__asm volatile
 80061f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f8:	f383 8811 	msr	BASEPRI, r3
 80061fc:	f3bf 8f6f 	isb	sy
 8006200:	f3bf 8f4f 	dsb	sy
 8006204:	60bb      	str	r3, [r7, #8]
}
 8006206:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006208:	bf00      	nop
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d0fc      	beq.n	800620a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006210:	bf00      	nop
 8006212:	bf00      	nop
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	bc80      	pop	{r7}
 800621a:	4770      	bx	lr
 800621c:	20000014 	.word	0x20000014

08006220 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006220:	4b07      	ldr	r3, [pc, #28]	@ (8006240 <pxCurrentTCBConst2>)
 8006222:	6819      	ldr	r1, [r3, #0]
 8006224:	6808      	ldr	r0, [r1, #0]
 8006226:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800622a:	f380 8809 	msr	PSP, r0
 800622e:	f3bf 8f6f 	isb	sy
 8006232:	f04f 0000 	mov.w	r0, #0
 8006236:	f380 8811 	msr	BASEPRI, r0
 800623a:	f04e 0e0d 	orr.w	lr, lr, #13
 800623e:	4770      	bx	lr

08006240 <pxCurrentTCBConst2>:
 8006240:	200008f4 	.word	0x200008f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006244:	bf00      	nop
 8006246:	bf00      	nop

08006248 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006248:	4806      	ldr	r0, [pc, #24]	@ (8006264 <prvPortStartFirstTask+0x1c>)
 800624a:	6800      	ldr	r0, [r0, #0]
 800624c:	6800      	ldr	r0, [r0, #0]
 800624e:	f380 8808 	msr	MSP, r0
 8006252:	b662      	cpsie	i
 8006254:	b661      	cpsie	f
 8006256:	f3bf 8f4f 	dsb	sy
 800625a:	f3bf 8f6f 	isb	sy
 800625e:	df00      	svc	0
 8006260:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006262:	bf00      	nop
 8006264:	e000ed08 	.word	0xe000ed08

08006268 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800626e:	4b32      	ldr	r3, [pc, #200]	@ (8006338 <xPortStartScheduler+0xd0>)
 8006270:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	b2db      	uxtb	r3, r3
 8006278:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	22ff      	movs	r2, #255	@ 0xff
 800627e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	b2db      	uxtb	r3, r3
 8006286:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006288:	78fb      	ldrb	r3, [r7, #3]
 800628a:	b2db      	uxtb	r3, r3
 800628c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006290:	b2da      	uxtb	r2, r3
 8006292:	4b2a      	ldr	r3, [pc, #168]	@ (800633c <xPortStartScheduler+0xd4>)
 8006294:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006296:	4b2a      	ldr	r3, [pc, #168]	@ (8006340 <xPortStartScheduler+0xd8>)
 8006298:	2207      	movs	r2, #7
 800629a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800629c:	e009      	b.n	80062b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800629e:	4b28      	ldr	r3, [pc, #160]	@ (8006340 <xPortStartScheduler+0xd8>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	3b01      	subs	r3, #1
 80062a4:	4a26      	ldr	r2, [pc, #152]	@ (8006340 <xPortStartScheduler+0xd8>)
 80062a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80062a8:	78fb      	ldrb	r3, [r7, #3]
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	005b      	lsls	r3, r3, #1
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80062b2:	78fb      	ldrb	r3, [r7, #3]
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ba:	2b80      	cmp	r3, #128	@ 0x80
 80062bc:	d0ef      	beq.n	800629e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80062be:	4b20      	ldr	r3, [pc, #128]	@ (8006340 <xPortStartScheduler+0xd8>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f1c3 0307 	rsb	r3, r3, #7
 80062c6:	2b04      	cmp	r3, #4
 80062c8:	d00b      	beq.n	80062e2 <xPortStartScheduler+0x7a>
	__asm volatile
 80062ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ce:	f383 8811 	msr	BASEPRI, r3
 80062d2:	f3bf 8f6f 	isb	sy
 80062d6:	f3bf 8f4f 	dsb	sy
 80062da:	60bb      	str	r3, [r7, #8]
}
 80062dc:	bf00      	nop
 80062de:	bf00      	nop
 80062e0:	e7fd      	b.n	80062de <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80062e2:	4b17      	ldr	r3, [pc, #92]	@ (8006340 <xPortStartScheduler+0xd8>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	021b      	lsls	r3, r3, #8
 80062e8:	4a15      	ldr	r2, [pc, #84]	@ (8006340 <xPortStartScheduler+0xd8>)
 80062ea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80062ec:	4b14      	ldr	r3, [pc, #80]	@ (8006340 <xPortStartScheduler+0xd8>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80062f4:	4a12      	ldr	r2, [pc, #72]	@ (8006340 <xPortStartScheduler+0xd8>)
 80062f6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	b2da      	uxtb	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006300:	4b10      	ldr	r3, [pc, #64]	@ (8006344 <xPortStartScheduler+0xdc>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a0f      	ldr	r2, [pc, #60]	@ (8006344 <xPortStartScheduler+0xdc>)
 8006306:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800630a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800630c:	4b0d      	ldr	r3, [pc, #52]	@ (8006344 <xPortStartScheduler+0xdc>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a0c      	ldr	r2, [pc, #48]	@ (8006344 <xPortStartScheduler+0xdc>)
 8006312:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006316:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006318:	f000 f8b8 	bl	800648c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800631c:	4b0a      	ldr	r3, [pc, #40]	@ (8006348 <xPortStartScheduler+0xe0>)
 800631e:	2200      	movs	r2, #0
 8006320:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006322:	f7ff ff91 	bl	8006248 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006326:	f7fe ff6d 	bl	8005204 <vTaskSwitchContext>
	prvTaskExitError();
 800632a:	f7ff ff4d 	bl	80061c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	e000e400 	.word	0xe000e400
 800633c:	20000f20 	.word	0x20000f20
 8006340:	20000f24 	.word	0x20000f24
 8006344:	e000ed20 	.word	0xe000ed20
 8006348:	20000014 	.word	0x20000014

0800634c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800634c:	b480      	push	{r7}
 800634e:	b083      	sub	sp, #12
 8006350:	af00      	add	r7, sp, #0
	__asm volatile
 8006352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006356:	f383 8811 	msr	BASEPRI, r3
 800635a:	f3bf 8f6f 	isb	sy
 800635e:	f3bf 8f4f 	dsb	sy
 8006362:	607b      	str	r3, [r7, #4]
}
 8006364:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006366:	4b0f      	ldr	r3, [pc, #60]	@ (80063a4 <vPortEnterCritical+0x58>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	3301      	adds	r3, #1
 800636c:	4a0d      	ldr	r2, [pc, #52]	@ (80063a4 <vPortEnterCritical+0x58>)
 800636e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006370:	4b0c      	ldr	r3, [pc, #48]	@ (80063a4 <vPortEnterCritical+0x58>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2b01      	cmp	r3, #1
 8006376:	d110      	bne.n	800639a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006378:	4b0b      	ldr	r3, [pc, #44]	@ (80063a8 <vPortEnterCritical+0x5c>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00b      	beq.n	800639a <vPortEnterCritical+0x4e>
	__asm volatile
 8006382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006386:	f383 8811 	msr	BASEPRI, r3
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	603b      	str	r3, [r7, #0]
}
 8006394:	bf00      	nop
 8006396:	bf00      	nop
 8006398:	e7fd      	b.n	8006396 <vPortEnterCritical+0x4a>
	}
}
 800639a:	bf00      	nop
 800639c:	370c      	adds	r7, #12
 800639e:	46bd      	mov	sp, r7
 80063a0:	bc80      	pop	{r7}
 80063a2:	4770      	bx	lr
 80063a4:	20000014 	.word	0x20000014
 80063a8:	e000ed04 	.word	0xe000ed04

080063ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80063b2:	4b12      	ldr	r3, [pc, #72]	@ (80063fc <vPortExitCritical+0x50>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10b      	bne.n	80063d2 <vPortExitCritical+0x26>
	__asm volatile
 80063ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063be:	f383 8811 	msr	BASEPRI, r3
 80063c2:	f3bf 8f6f 	isb	sy
 80063c6:	f3bf 8f4f 	dsb	sy
 80063ca:	607b      	str	r3, [r7, #4]
}
 80063cc:	bf00      	nop
 80063ce:	bf00      	nop
 80063d0:	e7fd      	b.n	80063ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80063d2:	4b0a      	ldr	r3, [pc, #40]	@ (80063fc <vPortExitCritical+0x50>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	3b01      	subs	r3, #1
 80063d8:	4a08      	ldr	r2, [pc, #32]	@ (80063fc <vPortExitCritical+0x50>)
 80063da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80063dc:	4b07      	ldr	r3, [pc, #28]	@ (80063fc <vPortExitCritical+0x50>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d105      	bne.n	80063f0 <vPortExitCritical+0x44>
 80063e4:	2300      	movs	r3, #0
 80063e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	f383 8811 	msr	BASEPRI, r3
}
 80063ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bc80      	pop	{r7}
 80063f8:	4770      	bx	lr
 80063fa:	bf00      	nop
 80063fc:	20000014 	.word	0x20000014

08006400 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006400:	f3ef 8009 	mrs	r0, PSP
 8006404:	f3bf 8f6f 	isb	sy
 8006408:	4b0d      	ldr	r3, [pc, #52]	@ (8006440 <pxCurrentTCBConst>)
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006410:	6010      	str	r0, [r2, #0]
 8006412:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006416:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800641a:	f380 8811 	msr	BASEPRI, r0
 800641e:	f7fe fef1 	bl	8005204 <vTaskSwitchContext>
 8006422:	f04f 0000 	mov.w	r0, #0
 8006426:	f380 8811 	msr	BASEPRI, r0
 800642a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800642e:	6819      	ldr	r1, [r3, #0]
 8006430:	6808      	ldr	r0, [r1, #0]
 8006432:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006436:	f380 8809 	msr	PSP, r0
 800643a:	f3bf 8f6f 	isb	sy
 800643e:	4770      	bx	lr

08006440 <pxCurrentTCBConst>:
 8006440:	200008f4 	.word	0x200008f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006444:	bf00      	nop
 8006446:	bf00      	nop

08006448 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
	__asm volatile
 800644e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006452:	f383 8811 	msr	BASEPRI, r3
 8006456:	f3bf 8f6f 	isb	sy
 800645a:	f3bf 8f4f 	dsb	sy
 800645e:	607b      	str	r3, [r7, #4]
}
 8006460:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006462:	f7fe fe15 	bl	8005090 <xTaskIncrementTick>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d003      	beq.n	8006474 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800646c:	4b06      	ldr	r3, [pc, #24]	@ (8006488 <xPortSysTickHandler+0x40>)
 800646e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006472:	601a      	str	r2, [r3, #0]
 8006474:	2300      	movs	r3, #0
 8006476:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	f383 8811 	msr	BASEPRI, r3
}
 800647e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006480:	bf00      	nop
 8006482:	3708      	adds	r7, #8
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}
 8006488:	e000ed04 	.word	0xe000ed04

0800648c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800648c:	b480      	push	{r7}
 800648e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006490:	4b0a      	ldr	r3, [pc, #40]	@ (80064bc <vPortSetupTimerInterrupt+0x30>)
 8006492:	2200      	movs	r2, #0
 8006494:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006496:	4b0a      	ldr	r3, [pc, #40]	@ (80064c0 <vPortSetupTimerInterrupt+0x34>)
 8006498:	2200      	movs	r2, #0
 800649a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800649c:	4b09      	ldr	r3, [pc, #36]	@ (80064c4 <vPortSetupTimerInterrupt+0x38>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a09      	ldr	r2, [pc, #36]	@ (80064c8 <vPortSetupTimerInterrupt+0x3c>)
 80064a2:	fba2 2303 	umull	r2, r3, r2, r3
 80064a6:	099b      	lsrs	r3, r3, #6
 80064a8:	4a08      	ldr	r2, [pc, #32]	@ (80064cc <vPortSetupTimerInterrupt+0x40>)
 80064aa:	3b01      	subs	r3, #1
 80064ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80064ae:	4b03      	ldr	r3, [pc, #12]	@ (80064bc <vPortSetupTimerInterrupt+0x30>)
 80064b0:	2207      	movs	r2, #7
 80064b2:	601a      	str	r2, [r3, #0]
}
 80064b4:	bf00      	nop
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bc80      	pop	{r7}
 80064ba:	4770      	bx	lr
 80064bc:	e000e010 	.word	0xe000e010
 80064c0:	e000e018 	.word	0xe000e018
 80064c4:	20000008 	.word	0x20000008
 80064c8:	10624dd3 	.word	0x10624dd3
 80064cc:	e000e014 	.word	0xe000e014

080064d0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80064d0:	b480      	push	{r7}
 80064d2:	b085      	sub	sp, #20
 80064d4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80064d6:	f3ef 8305 	mrs	r3, IPSR
 80064da:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2b0f      	cmp	r3, #15
 80064e0:	d915      	bls.n	800650e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80064e2:	4a17      	ldr	r2, [pc, #92]	@ (8006540 <vPortValidateInterruptPriority+0x70>)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	4413      	add	r3, r2
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80064ec:	4b15      	ldr	r3, [pc, #84]	@ (8006544 <vPortValidateInterruptPriority+0x74>)
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	7afa      	ldrb	r2, [r7, #11]
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d20b      	bcs.n	800650e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80064f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064fa:	f383 8811 	msr	BASEPRI, r3
 80064fe:	f3bf 8f6f 	isb	sy
 8006502:	f3bf 8f4f 	dsb	sy
 8006506:	607b      	str	r3, [r7, #4]
}
 8006508:	bf00      	nop
 800650a:	bf00      	nop
 800650c:	e7fd      	b.n	800650a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800650e:	4b0e      	ldr	r3, [pc, #56]	@ (8006548 <vPortValidateInterruptPriority+0x78>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006516:	4b0d      	ldr	r3, [pc, #52]	@ (800654c <vPortValidateInterruptPriority+0x7c>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	429a      	cmp	r2, r3
 800651c:	d90b      	bls.n	8006536 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800651e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006522:	f383 8811 	msr	BASEPRI, r3
 8006526:	f3bf 8f6f 	isb	sy
 800652a:	f3bf 8f4f 	dsb	sy
 800652e:	603b      	str	r3, [r7, #0]
}
 8006530:	bf00      	nop
 8006532:	bf00      	nop
 8006534:	e7fd      	b.n	8006532 <vPortValidateInterruptPriority+0x62>
	}
 8006536:	bf00      	nop
 8006538:	3714      	adds	r7, #20
 800653a:	46bd      	mov	sp, r7
 800653c:	bc80      	pop	{r7}
 800653e:	4770      	bx	lr
 8006540:	e000e3f0 	.word	0xe000e3f0
 8006544:	20000f20 	.word	0x20000f20
 8006548:	e000ed0c 	.word	0xe000ed0c
 800654c:	20000f24 	.word	0x20000f24

08006550 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b08a      	sub	sp, #40	@ 0x28
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006558:	2300      	movs	r3, #0
 800655a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800655c:	f7fe fcde 	bl	8004f1c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006560:	4b5c      	ldr	r3, [pc, #368]	@ (80066d4 <pvPortMalloc+0x184>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d101      	bne.n	800656c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006568:	f000 f924 	bl	80067b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800656c:	4b5a      	ldr	r3, [pc, #360]	@ (80066d8 <pvPortMalloc+0x188>)
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4013      	ands	r3, r2
 8006574:	2b00      	cmp	r3, #0
 8006576:	f040 8095 	bne.w	80066a4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d01e      	beq.n	80065be <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006580:	2208      	movs	r2, #8
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4413      	add	r3, r2
 8006586:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f003 0307 	and.w	r3, r3, #7
 800658e:	2b00      	cmp	r3, #0
 8006590:	d015      	beq.n	80065be <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f023 0307 	bic.w	r3, r3, #7
 8006598:	3308      	adds	r3, #8
 800659a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f003 0307 	and.w	r3, r3, #7
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00b      	beq.n	80065be <pvPortMalloc+0x6e>
	__asm volatile
 80065a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065aa:	f383 8811 	msr	BASEPRI, r3
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	f3bf 8f4f 	dsb	sy
 80065b6:	617b      	str	r3, [r7, #20]
}
 80065b8:	bf00      	nop
 80065ba:	bf00      	nop
 80065bc:	e7fd      	b.n	80065ba <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d06f      	beq.n	80066a4 <pvPortMalloc+0x154>
 80065c4:	4b45      	ldr	r3, [pc, #276]	@ (80066dc <pvPortMalloc+0x18c>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	429a      	cmp	r2, r3
 80065cc:	d86a      	bhi.n	80066a4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80065ce:	4b44      	ldr	r3, [pc, #272]	@ (80066e0 <pvPortMalloc+0x190>)
 80065d0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80065d2:	4b43      	ldr	r3, [pc, #268]	@ (80066e0 <pvPortMalloc+0x190>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065d8:	e004      	b.n	80065e4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80065da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065dc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80065de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80065e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	429a      	cmp	r2, r3
 80065ec:	d903      	bls.n	80065f6 <pvPortMalloc+0xa6>
 80065ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1f1      	bne.n	80065da <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80065f6:	4b37      	ldr	r3, [pc, #220]	@ (80066d4 <pvPortMalloc+0x184>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d051      	beq.n	80066a4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006600:	6a3b      	ldr	r3, [r7, #32]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2208      	movs	r2, #8
 8006606:	4413      	add	r3, r2
 8006608:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	6a3b      	ldr	r3, [r7, #32]
 8006610:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006614:	685a      	ldr	r2, [r3, #4]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	1ad2      	subs	r2, r2, r3
 800661a:	2308      	movs	r3, #8
 800661c:	005b      	lsls	r3, r3, #1
 800661e:	429a      	cmp	r2, r3
 8006620:	d920      	bls.n	8006664 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4413      	add	r3, r2
 8006628:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	f003 0307 	and.w	r3, r3, #7
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00b      	beq.n	800664c <pvPortMalloc+0xfc>
	__asm volatile
 8006634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006638:	f383 8811 	msr	BASEPRI, r3
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	f3bf 8f4f 	dsb	sy
 8006644:	613b      	str	r3, [r7, #16]
}
 8006646:	bf00      	nop
 8006648:	bf00      	nop
 800664a:	e7fd      	b.n	8006648 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800664c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800664e:	685a      	ldr	r2, [r3, #4]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	1ad2      	subs	r2, r2, r3
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800665e:	69b8      	ldr	r0, [r7, #24]
 8006660:	f000 f90a 	bl	8006878 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006664:	4b1d      	ldr	r3, [pc, #116]	@ (80066dc <pvPortMalloc+0x18c>)
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	4a1b      	ldr	r2, [pc, #108]	@ (80066dc <pvPortMalloc+0x18c>)
 8006670:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006672:	4b1a      	ldr	r3, [pc, #104]	@ (80066dc <pvPortMalloc+0x18c>)
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	4b1b      	ldr	r3, [pc, #108]	@ (80066e4 <pvPortMalloc+0x194>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	429a      	cmp	r2, r3
 800667c:	d203      	bcs.n	8006686 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800667e:	4b17      	ldr	r3, [pc, #92]	@ (80066dc <pvPortMalloc+0x18c>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a18      	ldr	r2, [pc, #96]	@ (80066e4 <pvPortMalloc+0x194>)
 8006684:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	4b13      	ldr	r3, [pc, #76]	@ (80066d8 <pvPortMalloc+0x188>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	431a      	orrs	r2, r3
 8006690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006692:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006696:	2200      	movs	r2, #0
 8006698:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800669a:	4b13      	ldr	r3, [pc, #76]	@ (80066e8 <pvPortMalloc+0x198>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	3301      	adds	r3, #1
 80066a0:	4a11      	ldr	r2, [pc, #68]	@ (80066e8 <pvPortMalloc+0x198>)
 80066a2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80066a4:	f7fe fc48 	bl	8004f38 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80066a8:	69fb      	ldr	r3, [r7, #28]
 80066aa:	f003 0307 	and.w	r3, r3, #7
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00b      	beq.n	80066ca <pvPortMalloc+0x17a>
	__asm volatile
 80066b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b6:	f383 8811 	msr	BASEPRI, r3
 80066ba:	f3bf 8f6f 	isb	sy
 80066be:	f3bf 8f4f 	dsb	sy
 80066c2:	60fb      	str	r3, [r7, #12]
}
 80066c4:	bf00      	nop
 80066c6:	bf00      	nop
 80066c8:	e7fd      	b.n	80066c6 <pvPortMalloc+0x176>
	return pvReturn;
 80066ca:	69fb      	ldr	r3, [r7, #28]
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3728      	adds	r7, #40	@ 0x28
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	20001b30 	.word	0x20001b30
 80066d8:	20001b44 	.word	0x20001b44
 80066dc:	20001b34 	.word	0x20001b34
 80066e0:	20001b28 	.word	0x20001b28
 80066e4:	20001b38 	.word	0x20001b38
 80066e8:	20001b3c 	.word	0x20001b3c

080066ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b086      	sub	sp, #24
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d04f      	beq.n	800679e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80066fe:	2308      	movs	r3, #8
 8006700:	425b      	negs	r3, r3
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	4413      	add	r3, r2
 8006706:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	685a      	ldr	r2, [r3, #4]
 8006710:	4b25      	ldr	r3, [pc, #148]	@ (80067a8 <vPortFree+0xbc>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4013      	ands	r3, r2
 8006716:	2b00      	cmp	r3, #0
 8006718:	d10b      	bne.n	8006732 <vPortFree+0x46>
	__asm volatile
 800671a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800671e:	f383 8811 	msr	BASEPRI, r3
 8006722:	f3bf 8f6f 	isb	sy
 8006726:	f3bf 8f4f 	dsb	sy
 800672a:	60fb      	str	r3, [r7, #12]
}
 800672c:	bf00      	nop
 800672e:	bf00      	nop
 8006730:	e7fd      	b.n	800672e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00b      	beq.n	8006752 <vPortFree+0x66>
	__asm volatile
 800673a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800673e:	f383 8811 	msr	BASEPRI, r3
 8006742:	f3bf 8f6f 	isb	sy
 8006746:	f3bf 8f4f 	dsb	sy
 800674a:	60bb      	str	r3, [r7, #8]
}
 800674c:	bf00      	nop
 800674e:	bf00      	nop
 8006750:	e7fd      	b.n	800674e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	685a      	ldr	r2, [r3, #4]
 8006756:	4b14      	ldr	r3, [pc, #80]	@ (80067a8 <vPortFree+0xbc>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4013      	ands	r3, r2
 800675c:	2b00      	cmp	r3, #0
 800675e:	d01e      	beq.n	800679e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d11a      	bne.n	800679e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	685a      	ldr	r2, [r3, #4]
 800676c:	4b0e      	ldr	r3, [pc, #56]	@ (80067a8 <vPortFree+0xbc>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	43db      	mvns	r3, r3
 8006772:	401a      	ands	r2, r3
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006778:	f7fe fbd0 	bl	8004f1c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	685a      	ldr	r2, [r3, #4]
 8006780:	4b0a      	ldr	r3, [pc, #40]	@ (80067ac <vPortFree+0xc0>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4413      	add	r3, r2
 8006786:	4a09      	ldr	r2, [pc, #36]	@ (80067ac <vPortFree+0xc0>)
 8006788:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800678a:	6938      	ldr	r0, [r7, #16]
 800678c:	f000 f874 	bl	8006878 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006790:	4b07      	ldr	r3, [pc, #28]	@ (80067b0 <vPortFree+0xc4>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	3301      	adds	r3, #1
 8006796:	4a06      	ldr	r2, [pc, #24]	@ (80067b0 <vPortFree+0xc4>)
 8006798:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800679a:	f7fe fbcd 	bl	8004f38 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800679e:	bf00      	nop
 80067a0:	3718      	adds	r7, #24
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	20001b44 	.word	0x20001b44
 80067ac:	20001b34 	.word	0x20001b34
 80067b0:	20001b40 	.word	0x20001b40

080067b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80067ba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80067be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80067c0:	4b27      	ldr	r3, [pc, #156]	@ (8006860 <prvHeapInit+0xac>)
 80067c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f003 0307 	and.w	r3, r3, #7
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00c      	beq.n	80067e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	3307      	adds	r3, #7
 80067d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f023 0307 	bic.w	r3, r3, #7
 80067da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80067dc:	68ba      	ldr	r2, [r7, #8]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	4a1f      	ldr	r2, [pc, #124]	@ (8006860 <prvHeapInit+0xac>)
 80067e4:	4413      	add	r3, r2
 80067e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80067ec:	4a1d      	ldr	r2, [pc, #116]	@ (8006864 <prvHeapInit+0xb0>)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80067f2:	4b1c      	ldr	r3, [pc, #112]	@ (8006864 <prvHeapInit+0xb0>)
 80067f4:	2200      	movs	r2, #0
 80067f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	4413      	add	r3, r2
 80067fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006800:	2208      	movs	r2, #8
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	1a9b      	subs	r3, r3, r2
 8006806:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f023 0307 	bic.w	r3, r3, #7
 800680e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	4a15      	ldr	r2, [pc, #84]	@ (8006868 <prvHeapInit+0xb4>)
 8006814:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006816:	4b14      	ldr	r3, [pc, #80]	@ (8006868 <prvHeapInit+0xb4>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	2200      	movs	r2, #0
 800681c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800681e:	4b12      	ldr	r3, [pc, #72]	@ (8006868 <prvHeapInit+0xb4>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2200      	movs	r2, #0
 8006824:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	68fa      	ldr	r2, [r7, #12]
 800682e:	1ad2      	subs	r2, r2, r3
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006834:	4b0c      	ldr	r3, [pc, #48]	@ (8006868 <prvHeapInit+0xb4>)
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	4a0a      	ldr	r2, [pc, #40]	@ (800686c <prvHeapInit+0xb8>)
 8006842:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	4a09      	ldr	r2, [pc, #36]	@ (8006870 <prvHeapInit+0xbc>)
 800684a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800684c:	4b09      	ldr	r3, [pc, #36]	@ (8006874 <prvHeapInit+0xc0>)
 800684e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006852:	601a      	str	r2, [r3, #0]
}
 8006854:	bf00      	nop
 8006856:	3714      	adds	r7, #20
 8006858:	46bd      	mov	sp, r7
 800685a:	bc80      	pop	{r7}
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	20000f28 	.word	0x20000f28
 8006864:	20001b28 	.word	0x20001b28
 8006868:	20001b30 	.word	0x20001b30
 800686c:	20001b38 	.word	0x20001b38
 8006870:	20001b34 	.word	0x20001b34
 8006874:	20001b44 	.word	0x20001b44

08006878 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006880:	4b27      	ldr	r3, [pc, #156]	@ (8006920 <prvInsertBlockIntoFreeList+0xa8>)
 8006882:	60fb      	str	r3, [r7, #12]
 8006884:	e002      	b.n	800688c <prvInsertBlockIntoFreeList+0x14>
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	60fb      	str	r3, [r7, #12]
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	687a      	ldr	r2, [r7, #4]
 8006892:	429a      	cmp	r2, r3
 8006894:	d8f7      	bhi.n	8006886 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	68ba      	ldr	r2, [r7, #8]
 80068a0:	4413      	add	r3, r2
 80068a2:	687a      	ldr	r2, [r7, #4]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d108      	bne.n	80068ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	441a      	add	r2, r3
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	68ba      	ldr	r2, [r7, #8]
 80068c4:	441a      	add	r2, r3
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d118      	bne.n	8006900 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	4b14      	ldr	r3, [pc, #80]	@ (8006924 <prvInsertBlockIntoFreeList+0xac>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d00d      	beq.n	80068f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	685a      	ldr	r2, [r3, #4]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	441a      	add	r2, r3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	601a      	str	r2, [r3, #0]
 80068f4:	e008      	b.n	8006908 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80068f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006924 <prvInsertBlockIntoFreeList+0xac>)
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	e003      	b.n	8006908 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006908:	68fa      	ldr	r2, [r7, #12]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	429a      	cmp	r2, r3
 800690e:	d002      	beq.n	8006916 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006916:	bf00      	nop
 8006918:	3714      	adds	r7, #20
 800691a:	46bd      	mov	sp, r7
 800691c:	bc80      	pop	{r7}
 800691e:	4770      	bx	lr
 8006920:	20001b28 	.word	0x20001b28
 8006924:	20001b30 	.word	0x20001b30

08006928 <memset>:
 8006928:	4603      	mov	r3, r0
 800692a:	4402      	add	r2, r0
 800692c:	4293      	cmp	r3, r2
 800692e:	d100      	bne.n	8006932 <memset+0xa>
 8006930:	4770      	bx	lr
 8006932:	f803 1b01 	strb.w	r1, [r3], #1
 8006936:	e7f9      	b.n	800692c <memset+0x4>

08006938 <_reclaim_reent>:
 8006938:	4b2d      	ldr	r3, [pc, #180]	@ (80069f0 <_reclaim_reent+0xb8>)
 800693a:	b570      	push	{r4, r5, r6, lr}
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4604      	mov	r4, r0
 8006940:	4283      	cmp	r3, r0
 8006942:	d053      	beq.n	80069ec <_reclaim_reent+0xb4>
 8006944:	69c3      	ldr	r3, [r0, #28]
 8006946:	b31b      	cbz	r3, 8006990 <_reclaim_reent+0x58>
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	b163      	cbz	r3, 8006966 <_reclaim_reent+0x2e>
 800694c:	2500      	movs	r5, #0
 800694e:	69e3      	ldr	r3, [r4, #28]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	5959      	ldr	r1, [r3, r5]
 8006954:	b9b1      	cbnz	r1, 8006984 <_reclaim_reent+0x4c>
 8006956:	3504      	adds	r5, #4
 8006958:	2d80      	cmp	r5, #128	@ 0x80
 800695a:	d1f8      	bne.n	800694e <_reclaim_reent+0x16>
 800695c:	69e3      	ldr	r3, [r4, #28]
 800695e:	4620      	mov	r0, r4
 8006960:	68d9      	ldr	r1, [r3, #12]
 8006962:	f000 f87b 	bl	8006a5c <_free_r>
 8006966:	69e3      	ldr	r3, [r4, #28]
 8006968:	6819      	ldr	r1, [r3, #0]
 800696a:	b111      	cbz	r1, 8006972 <_reclaim_reent+0x3a>
 800696c:	4620      	mov	r0, r4
 800696e:	f000 f875 	bl	8006a5c <_free_r>
 8006972:	69e3      	ldr	r3, [r4, #28]
 8006974:	689d      	ldr	r5, [r3, #8]
 8006976:	b15d      	cbz	r5, 8006990 <_reclaim_reent+0x58>
 8006978:	4629      	mov	r1, r5
 800697a:	4620      	mov	r0, r4
 800697c:	682d      	ldr	r5, [r5, #0]
 800697e:	f000 f86d 	bl	8006a5c <_free_r>
 8006982:	e7f8      	b.n	8006976 <_reclaim_reent+0x3e>
 8006984:	680e      	ldr	r6, [r1, #0]
 8006986:	4620      	mov	r0, r4
 8006988:	f000 f868 	bl	8006a5c <_free_r>
 800698c:	4631      	mov	r1, r6
 800698e:	e7e1      	b.n	8006954 <_reclaim_reent+0x1c>
 8006990:	6961      	ldr	r1, [r4, #20]
 8006992:	b111      	cbz	r1, 800699a <_reclaim_reent+0x62>
 8006994:	4620      	mov	r0, r4
 8006996:	f000 f861 	bl	8006a5c <_free_r>
 800699a:	69e1      	ldr	r1, [r4, #28]
 800699c:	b111      	cbz	r1, 80069a4 <_reclaim_reent+0x6c>
 800699e:	4620      	mov	r0, r4
 80069a0:	f000 f85c 	bl	8006a5c <_free_r>
 80069a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80069a6:	b111      	cbz	r1, 80069ae <_reclaim_reent+0x76>
 80069a8:	4620      	mov	r0, r4
 80069aa:	f000 f857 	bl	8006a5c <_free_r>
 80069ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80069b0:	b111      	cbz	r1, 80069b8 <_reclaim_reent+0x80>
 80069b2:	4620      	mov	r0, r4
 80069b4:	f000 f852 	bl	8006a5c <_free_r>
 80069b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80069ba:	b111      	cbz	r1, 80069c2 <_reclaim_reent+0x8a>
 80069bc:	4620      	mov	r0, r4
 80069be:	f000 f84d 	bl	8006a5c <_free_r>
 80069c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80069c4:	b111      	cbz	r1, 80069cc <_reclaim_reent+0x94>
 80069c6:	4620      	mov	r0, r4
 80069c8:	f000 f848 	bl	8006a5c <_free_r>
 80069cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80069ce:	b111      	cbz	r1, 80069d6 <_reclaim_reent+0x9e>
 80069d0:	4620      	mov	r0, r4
 80069d2:	f000 f843 	bl	8006a5c <_free_r>
 80069d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80069d8:	b111      	cbz	r1, 80069e0 <_reclaim_reent+0xa8>
 80069da:	4620      	mov	r0, r4
 80069dc:	f000 f83e 	bl	8006a5c <_free_r>
 80069e0:	6a23      	ldr	r3, [r4, #32]
 80069e2:	b11b      	cbz	r3, 80069ec <_reclaim_reent+0xb4>
 80069e4:	4620      	mov	r0, r4
 80069e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80069ea:	4718      	bx	r3
 80069ec:	bd70      	pop	{r4, r5, r6, pc}
 80069ee:	bf00      	nop
 80069f0:	20000018 	.word	0x20000018

080069f4 <__libc_init_array>:
 80069f4:	b570      	push	{r4, r5, r6, lr}
 80069f6:	2600      	movs	r6, #0
 80069f8:	4d0c      	ldr	r5, [pc, #48]	@ (8006a2c <__libc_init_array+0x38>)
 80069fa:	4c0d      	ldr	r4, [pc, #52]	@ (8006a30 <__libc_init_array+0x3c>)
 80069fc:	1b64      	subs	r4, r4, r5
 80069fe:	10a4      	asrs	r4, r4, #2
 8006a00:	42a6      	cmp	r6, r4
 8006a02:	d109      	bne.n	8006a18 <__libc_init_array+0x24>
 8006a04:	f000 f87e 	bl	8006b04 <_init>
 8006a08:	2600      	movs	r6, #0
 8006a0a:	4d0a      	ldr	r5, [pc, #40]	@ (8006a34 <__libc_init_array+0x40>)
 8006a0c:	4c0a      	ldr	r4, [pc, #40]	@ (8006a38 <__libc_init_array+0x44>)
 8006a0e:	1b64      	subs	r4, r4, r5
 8006a10:	10a4      	asrs	r4, r4, #2
 8006a12:	42a6      	cmp	r6, r4
 8006a14:	d105      	bne.n	8006a22 <__libc_init_array+0x2e>
 8006a16:	bd70      	pop	{r4, r5, r6, pc}
 8006a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a1c:	4798      	blx	r3
 8006a1e:	3601      	adds	r6, #1
 8006a20:	e7ee      	b.n	8006a00 <__libc_init_array+0xc>
 8006a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a26:	4798      	blx	r3
 8006a28:	3601      	adds	r6, #1
 8006a2a:	e7f2      	b.n	8006a12 <__libc_init_array+0x1e>
 8006a2c:	08006bf4 	.word	0x08006bf4
 8006a30:	08006bf4 	.word	0x08006bf4
 8006a34:	08006bf4 	.word	0x08006bf4
 8006a38:	08006bf8 	.word	0x08006bf8

08006a3c <__retarget_lock_acquire_recursive>:
 8006a3c:	4770      	bx	lr

08006a3e <__retarget_lock_release_recursive>:
 8006a3e:	4770      	bx	lr

08006a40 <memcpy>:
 8006a40:	440a      	add	r2, r1
 8006a42:	4291      	cmp	r1, r2
 8006a44:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006a48:	d100      	bne.n	8006a4c <memcpy+0xc>
 8006a4a:	4770      	bx	lr
 8006a4c:	b510      	push	{r4, lr}
 8006a4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a52:	4291      	cmp	r1, r2
 8006a54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a58:	d1f9      	bne.n	8006a4e <memcpy+0xe>
 8006a5a:	bd10      	pop	{r4, pc}

08006a5c <_free_r>:
 8006a5c:	b538      	push	{r3, r4, r5, lr}
 8006a5e:	4605      	mov	r5, r0
 8006a60:	2900      	cmp	r1, #0
 8006a62:	d040      	beq.n	8006ae6 <_free_r+0x8a>
 8006a64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a68:	1f0c      	subs	r4, r1, #4
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	bfb8      	it	lt
 8006a6e:	18e4      	addlt	r4, r4, r3
 8006a70:	f000 f83c 	bl	8006aec <__malloc_lock>
 8006a74:	4a1c      	ldr	r2, [pc, #112]	@ (8006ae8 <_free_r+0x8c>)
 8006a76:	6813      	ldr	r3, [r2, #0]
 8006a78:	b933      	cbnz	r3, 8006a88 <_free_r+0x2c>
 8006a7a:	6063      	str	r3, [r4, #4]
 8006a7c:	6014      	str	r4, [r2, #0]
 8006a7e:	4628      	mov	r0, r5
 8006a80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a84:	f000 b838 	b.w	8006af8 <__malloc_unlock>
 8006a88:	42a3      	cmp	r3, r4
 8006a8a:	d908      	bls.n	8006a9e <_free_r+0x42>
 8006a8c:	6820      	ldr	r0, [r4, #0]
 8006a8e:	1821      	adds	r1, r4, r0
 8006a90:	428b      	cmp	r3, r1
 8006a92:	bf01      	itttt	eq
 8006a94:	6819      	ldreq	r1, [r3, #0]
 8006a96:	685b      	ldreq	r3, [r3, #4]
 8006a98:	1809      	addeq	r1, r1, r0
 8006a9a:	6021      	streq	r1, [r4, #0]
 8006a9c:	e7ed      	b.n	8006a7a <_free_r+0x1e>
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	b10b      	cbz	r3, 8006aa8 <_free_r+0x4c>
 8006aa4:	42a3      	cmp	r3, r4
 8006aa6:	d9fa      	bls.n	8006a9e <_free_r+0x42>
 8006aa8:	6811      	ldr	r1, [r2, #0]
 8006aaa:	1850      	adds	r0, r2, r1
 8006aac:	42a0      	cmp	r0, r4
 8006aae:	d10b      	bne.n	8006ac8 <_free_r+0x6c>
 8006ab0:	6820      	ldr	r0, [r4, #0]
 8006ab2:	4401      	add	r1, r0
 8006ab4:	1850      	adds	r0, r2, r1
 8006ab6:	4283      	cmp	r3, r0
 8006ab8:	6011      	str	r1, [r2, #0]
 8006aba:	d1e0      	bne.n	8006a7e <_free_r+0x22>
 8006abc:	6818      	ldr	r0, [r3, #0]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	4408      	add	r0, r1
 8006ac2:	6010      	str	r0, [r2, #0]
 8006ac4:	6053      	str	r3, [r2, #4]
 8006ac6:	e7da      	b.n	8006a7e <_free_r+0x22>
 8006ac8:	d902      	bls.n	8006ad0 <_free_r+0x74>
 8006aca:	230c      	movs	r3, #12
 8006acc:	602b      	str	r3, [r5, #0]
 8006ace:	e7d6      	b.n	8006a7e <_free_r+0x22>
 8006ad0:	6820      	ldr	r0, [r4, #0]
 8006ad2:	1821      	adds	r1, r4, r0
 8006ad4:	428b      	cmp	r3, r1
 8006ad6:	bf01      	itttt	eq
 8006ad8:	6819      	ldreq	r1, [r3, #0]
 8006ada:	685b      	ldreq	r3, [r3, #4]
 8006adc:	1809      	addeq	r1, r1, r0
 8006ade:	6021      	streq	r1, [r4, #0]
 8006ae0:	6063      	str	r3, [r4, #4]
 8006ae2:	6054      	str	r4, [r2, #4]
 8006ae4:	e7cb      	b.n	8006a7e <_free_r+0x22>
 8006ae6:	bd38      	pop	{r3, r4, r5, pc}
 8006ae8:	20001c84 	.word	0x20001c84

08006aec <__malloc_lock>:
 8006aec:	4801      	ldr	r0, [pc, #4]	@ (8006af4 <__malloc_lock+0x8>)
 8006aee:	f7ff bfa5 	b.w	8006a3c <__retarget_lock_acquire_recursive>
 8006af2:	bf00      	nop
 8006af4:	20001c80 	.word	0x20001c80

08006af8 <__malloc_unlock>:
 8006af8:	4801      	ldr	r0, [pc, #4]	@ (8006b00 <__malloc_unlock+0x8>)
 8006afa:	f7ff bfa0 	b.w	8006a3e <__retarget_lock_release_recursive>
 8006afe:	bf00      	nop
 8006b00:	20001c80 	.word	0x20001c80

08006b04 <_init>:
 8006b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b06:	bf00      	nop
 8006b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b0a:	bc08      	pop	{r3}
 8006b0c:	469e      	mov	lr, r3
 8006b0e:	4770      	bx	lr

08006b10 <_fini>:
 8006b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b12:	bf00      	nop
 8006b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b16:	bc08      	pop	{r3}
 8006b18:	469e      	mov	lr, r3
 8006b1a:	4770      	bx	lr
