<profile>

<section name = "Vivado HLS Report for 'pointwise_conv2d_fix'" level="0">
<item name = "Date">Thu Jan  2 19:12:54 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.510, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">75313, 75313, 75313, 75313, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">75312, 75312, 4707, -, -, 16, no</column>
<column name=" + Loop 1.1">4704, 4704, 6, -, -, 784, no</column>
<column name="  ++ Loop 1.1.1">3, 3, 4, 1, 0, 1, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 2, 0, 264, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 28, 8, -</column>
<column name="Multiplexer">-, -, -, 119, -</column>
<column name="Register">0, -, 296, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="SeparableConv2D_0_b_s_U">pointwise_conv2d_fix_SeparableConv2D_0_b_s, 0, 13, 4, 0, 16, 13, 1, 208</column>
<column name="SeparableConv2D_0_w_s_U">pointwise_conv2d_fix_SeparableConv2D_0_w_s, 0, 15, 4, 0, 16, 15, 1, 240</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln39_fu_393_p2">*, 2, 0, 20, 32, 16</column>
<column name="add_ln24_fu_215_p2">+, 0, 0, 19, 14, 10</column>
<column name="add_ln31_fu_296_p2">+, 0, 0, 14, 10, 1</column>
<column name="add_ln39_fu_372_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln47_1_fu_454_p2">+, 0, 0, 21, 15, 15</column>
<column name="buffer_fu_412_p2">+, 0, 0, 26, 19, 19</column>
<column name="out_d_fu_227_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_fu_302_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_fu_468_p2">+, 0, 0, 15, 1, 5</column>
<column name="sub_ln39_5_fu_346_p2">-, 0, 0, 13, 11, 11</column>
<column name="sub_ln39_fu_284_p2">-, 0, 0, 13, 11, 11</column>
<column name="output_r_d0">and, 0, 0, 16, 16, 16</column>
<column name="icmp_ln24_fu_221_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln31_fu_290_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln33_fu_308_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="select_ln31_fu_360_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln32_12_fu_352_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln32_fu_314_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln46_fu_436_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln46_fu_430_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_in_d_0_phi_fu_202_p4">9, 2, 1, 2</column>
<column name="buffer_0_reg_188">9, 2, 19, 38</column>
<column name="indvar_flatten_reg_155">9, 2, 10, 20</column>
<column name="out_d_0_reg_133">9, 2, 5, 10</column>
<column name="out_h_0_reg_166">9, 2, 5, 10</column>
<column name="out_w_0_reg_177">9, 2, 5, 10</column>
<column name="phi_mul_reg_144">9, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln24_reg_484">14, 0, 14, 0</column>
<column name="add_ln31_reg_516">10, 0, 10, 0</column>
<column name="add_ln39_reg_531">11, 0, 11, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="buffer_0_reg_188">19, 0, 19, 0</column>
<column name="in_d_0_reg_198">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_155">10, 0, 10, 0</column>
<column name="input_addr_reg_536">14, 0, 14, 0</column>
<column name="input_load_reg_541">16, 0, 16, 0</column>
<column name="kernel_buffer_0_1_fu_78">32, 0, 32, 0</column>
<column name="out_d_0_reg_133">5, 0, 5, 0</column>
<column name="out_d_reg_492">5, 0, 5, 0</column>
<column name="out_h_0_reg_166">5, 0, 5, 0</column>
<column name="out_w_0_reg_177">5, 0, 5, 0</column>
<column name="phi_mul_reg_144">14, 0, 14, 0</column>
<column name="select_ln31_reg_526">5, 0, 5, 0</column>
<column name="select_ln32_reg_521">5, 0, 5, 0</column>
<column name="sext_ln34_reg_507">19, 0, 19, 0</column>
<column name="trunc_ln7_reg_546">18, 0, 18, 0</column>
<column name="zext_ln24_reg_479">14, 0, 15, 1</column>
<column name="in_d_0_reg_198">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pointwise_conv2d_fix, return value</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
