TimeQuest Timing Analyzer report for zidongmusic
Mon May 29 20:52:15 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'CLK_GEN:inst16|CLK4_1'
 13. Slow 1200mV 85C Model Setup: 'CLK_GEN:inst16|CLK10K_1'
 14. Slow 1200mV 85C Model Setup: 'CLK_GEN:inst16|CLK1M_1'
 15. Slow 1200mV 85C Model Setup: 'CLK_GEN:inst16|CLK200_1'
 16. Slow 1200mV 85C Model Setup: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 17. Slow 1200mV 85C Model Setup: 'CLK'
 18. Slow 1200mV 85C Model Hold: 'CLK_GEN:inst16|CLK1M_1'
 19. Slow 1200mV 85C Model Hold: 'CLK_GEN:inst16|CLK200_1'
 20. Slow 1200mV 85C Model Hold: 'CLK_GEN:inst16|CLK10K_1'
 21. Slow 1200mV 85C Model Hold: 'CLK'
 22. Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 24. Slow 1200mV 85C Model Hold: 'CLK_GEN:inst16|CLK4_1'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK4_1'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK1M_1'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK10K_1'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK200_1'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 85C Model Metastability Report
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK4_1'
 43. Slow 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK10K_1'
 44. Slow 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK1M_1'
 45. Slow 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK200_1'
 46. Slow 1200mV 0C Model Setup: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 47. Slow 1200mV 0C Model Setup: 'CLK'
 48. Slow 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK1M_1'
 49. Slow 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK10K_1'
 50. Slow 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK200_1'
 51. Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'CLK'
 53. Slow 1200mV 0C Model Hold: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 54. Slow 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK4_1'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK4_1'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK1M_1'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK10K_1'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK200_1'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Slow 1200mV 0C Model Metastability Report
 65. Fast 1200mV 0C Model Setup Summary
 66. Fast 1200mV 0C Model Hold Summary
 67. Fast 1200mV 0C Model Recovery Summary
 68. Fast 1200mV 0C Model Removal Summary
 69. Fast 1200mV 0C Model Minimum Pulse Width Summary
 70. Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK4_1'
 72. Fast 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK10K_1'
 73. Fast 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK1M_1'
 74. Fast 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK200_1'
 75. Fast 1200mV 0C Model Setup: 'CLK'
 76. Fast 1200mV 0C Model Setup: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 77. Fast 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK1M_1'
 78. Fast 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK200_1'
 79. Fast 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK10K_1'
 80. Fast 1200mV 0C Model Hold: 'CLK'
 81. Fast 1200mV 0C Model Hold: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 82. Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK4_1'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK4_1'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK1M_1'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK10K_1'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK200_1'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 91. Clock to Output Times
 92. Minimum Clock to Output Times
 93. Fast 1200mV 0C Model Metastability Report
 94. Multicorner Timing Analysis Summary
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Board Trace Model Assignments
 98. Input Transition Times
 99. Slow Corner Signal Integrity Metrics
100. Fast Corner Signal Integrity Metrics
101. Setup Transfers
102. Hold Transfers
103. Report TCCS
104. Report RSKM
105. Unconstrained Paths
106. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition ;
; Revision Name      ; zidongmusic                                                    ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C10E144C8                                                   ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                         ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                                                                ;
+----------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; CLK                                                                                                ; Base      ; 50.000   ; 20.0 MHz   ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { CLK }                                                                                                ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { CLK_GEN:inst16|CLK1M_1 }                                                                             ;
; CLK_GEN:inst16|CLK4_1                                                                              ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { CLK_GEN:inst16|CLK4_1 }                                                                              ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { CLK_GEN:inst16|CLK10K_1 }                                                                            ;
; CLK_GEN:inst16|CLK200_1                                                                            ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { CLK_GEN:inst16|CLK200_1 }                                                                            ;
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 20        ; 1           ;       ;        ;           ;            ; false    ; CLK    ; inst17|altpll_component|auto_generated|pll1|inclk[0] ; { inst17|altpll_component|auto_generated|pll1|clk[0] }                                                 ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] } ;
+----------------------------------------------------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 192.9 MHz  ; 192.9 MHz       ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ;                                                               ;
; 259.88 MHz ; 238.04 MHz      ; CLK_GEN:inst16|CLK4_1                                                                              ; limit due to minimum period restriction (tmin)                ;
; 298.33 MHz ; 250.0 MHz       ; CLK                                                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 334.78 MHz ; 334.78 MHz      ; CLK_GEN:inst16|CLK10K_1                                                                            ;                                                               ;
; 336.7 MHz  ; 336.7 MHz       ; CLK_GEN:inst16|CLK1M_1                                                                             ;                                                               ;
; 370.78 MHz ; 370.78 MHz      ; CLK_GEN:inst16|CLK200_1                                                                            ;                                                               ;
; 720.46 MHz ; 402.09 MHz      ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; -7.839 ; -84.024       ;
; CLK_GEN:inst16|CLK4_1                                                                              ; -2.848 ; -23.436       ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; -1.987 ; -8.276        ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; -1.970 ; -8.981        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; -1.697 ; -7.913        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -0.388 ; -0.388        ;
; CLK                                                                                                ; -0.136 ; -0.136        ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                          ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_GEN:inst16|CLK1M_1                                                                             ; -0.407 ; -0.407        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; -0.298 ; -0.298        ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; -0.295 ; -0.295        ;
; CLK                                                                                                ; -0.020 ; -0.020        ;
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; -0.020 ; -0.020        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -0.005 ; -0.005        ;
; CLK_GEN:inst16|CLK4_1                                                                              ; 0.693  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                            ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; CLK_GEN:inst16|CLK4_1                                                                              ; -3.201  ; -15.097       ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; -1.487  ; -10.409       ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; -1.487  ; -8.922        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; -1.487  ; -8.922        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -1.487  ; -1.651        ;
; CLK                                                                                                ; 24.789  ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 499.719 ; 0.000         ;
+----------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                             ; Launch Clock                                                                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -7.839  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 6.042      ;
; -7.818  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 6.021      ;
; -7.810  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 6.013      ;
; -7.553  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 5.756      ;
; -7.527  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 5.730      ;
; -7.520  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 5.723      ;
; -7.511  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 5.714      ;
; -7.322  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 5.525      ;
; -7.276  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 5.479      ;
; -7.115  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 5.318      ;
; -7.115  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.738     ; 5.318      ;
; -1.629  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 2.425      ;
; -1.618  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.065      ; 2.395      ;
; -1.483  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 2.279      ;
; -1.453  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 2.249      ;
; -1.337  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 2.133      ;
; -1.307  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 2.103      ;
; -1.278  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 2.555      ;
; -1.191  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.987      ;
; -1.161  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.957      ;
; -1.113  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 2.409      ;
; -1.083  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 2.379      ;
; -1.045  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.841      ;
; -1.015  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.811      ;
; -0.967  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 2.263      ;
; -0.937  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 2.233      ;
; -0.869  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.665      ;
; -0.821  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 2.117      ;
; -0.791  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 2.087      ;
; -0.675  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 1.971      ;
; -0.645  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 1.941      ;
; -0.529  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 1.825      ;
; -0.499  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 1.795      ;
; -0.460  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.084      ; 1.256      ;
; 0.133   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.084      ; 1.163      ;
; 497.408 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 2.493      ;
; 497.495 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 2.406      ;
; 497.552 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 2.349      ;
; 497.640 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 2.261      ;
; 497.701 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 2.200      ;
; 497.782 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 2.119      ;
; 497.844 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 2.057      ;
; 497.928 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 1.973      ;
; 497.989 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 1.912      ;
; 498.079 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]              ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.100     ; 1.822      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 498.485 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 1.455      ;
; 997.397 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.523      ;
; 997.541 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.379      ;
; 997.543 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.377      ;
; 997.573 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.347      ;
; 997.632 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.288      ;
; 997.660 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.260      ;
; 997.687 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.233      ;
; 997.689 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.231      ;
; 997.690 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.230      ;
; 997.717 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.203      ;
; 997.719 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.201      ;
; 997.776 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.144      ;
; 997.778 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.142      ;
; 997.805 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.115      ;
; 997.806 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.114      ;
; 997.833 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.087      ;
; 997.833 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.087      ;
; 997.835 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.085      ;
; 997.836 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.084      ;
; 997.863 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.057      ;
; 997.865 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.055      ;
; 997.866 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 2.054      ;
; 997.922 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.998      ;
; 997.924 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.996      ;
; 997.931 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.989      ;
; 997.947 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.973      ;
; 997.951 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.969      ;
; 997.952 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.968      ;
; 997.978 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.942      ;
; 997.979 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.941      ;
; 997.979 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.941      ;
; 997.981 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.939      ;
; 997.982 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.938      ;
; 998.009 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.911      ;
; 998.009 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.911      ;
; 998.011 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.909      ;
; 998.012 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.908      ;
; 998.068 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.852      ;
; 998.070 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.850      ;
; 998.076 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.844      ;
; 998.077 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.843      ;
; 998.093 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.827      ;
; 998.093 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.827      ;
; 998.097 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 1.823      ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_GEN:inst16|CLK4_1'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.848 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.768      ;
; -2.848 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.768      ;
; -2.848 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.768      ;
; -2.848 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.768      ;
; -2.848 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.768      ;
; -2.848 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.768      ;
; -2.848 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.768      ;
; -2.848 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.768      ;
; -2.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.672      ;
; -2.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.672      ;
; -2.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.672      ;
; -2.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.672      ;
; -2.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.672      ;
; -2.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.672      ;
; -2.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.672      ;
; -2.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.672      ;
; -2.704 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.624      ;
; -2.704 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.624      ;
; -2.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.532      ;
; -2.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.532      ;
; -2.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.532      ;
; -2.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.532      ;
; -2.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.532      ;
; -2.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.532      ;
; -2.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.532      ;
; -2.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.532      ;
; -2.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.464      ;
; -2.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.464      ;
; -2.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.464      ;
; -2.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.464      ;
; -2.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.464      ;
; -2.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.464      ;
; -2.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.464      ;
; -2.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.464      ;
; -2.461 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.381      ;
; -2.461 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.381      ;
; -2.461 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.381      ;
; -2.461 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.381      ;
; -2.461 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.381      ;
; -2.461 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.381      ;
; -2.461 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.381      ;
; -2.461 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.381      ;
; -2.407 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.327      ;
; -2.407 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.327      ;
; -2.407 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.327      ;
; -2.407 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.327      ;
; -2.407 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.327      ;
; -2.407 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.327      ;
; -2.407 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.327      ;
; -2.407 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.327      ;
; -2.312 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.232      ;
; -2.312 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.232      ;
; -2.312 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.232      ;
; -2.312 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.232      ;
; -2.312 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.232      ;
; -2.312 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.232      ;
; -2.312 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.232      ;
; -2.312 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.081     ; 3.232      ;
; -0.652 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.315      ; 2.015      ;
; -0.642 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.315      ; 2.005      ;
; -0.504 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.315      ; 1.867      ;
; -0.388 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.315      ; 1.751      ;
; -0.307 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.315      ; 1.670      ;
; -0.303 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.315      ; 1.666      ;
; -0.273 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.315      ; 1.636      ;
; -0.191 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.315      ; 1.554      ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_GEN:inst16|CLK10K_1'                                                                                                                        ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.987 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.907      ;
; -1.980 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.900      ;
; -1.845 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.765      ;
; -1.662 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.582      ;
; -1.625 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.545      ;
; -1.601 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.521      ;
; -1.589 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.509      ;
; -1.555 ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.475      ;
; -1.509 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.429      ;
; -1.483 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.403      ;
; -1.453 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.373      ;
; -1.354 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.274      ;
; -1.111 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.031      ;
; -1.104 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 2.024      ;
; -1.039 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.959      ;
; -0.947 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.867      ;
; -0.933 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.853      ;
; -0.913 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.833      ;
; -0.885 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.805      ;
; -0.817 ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.737      ;
; -0.786 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.706      ;
; -0.353 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.273      ;
; -0.345 ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.265      ;
; -0.340 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.260      ;
; -0.166 ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.081     ; 1.086      ;
; 0.210  ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.500        ; 2.846      ; 3.398      ;
; 0.574  ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; 2.846      ; 3.534      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_GEN:inst16|CLK1M_1'                                                                                                                        ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; -1.970 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.889      ;
; -1.947 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.866      ;
; -1.737 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.656      ;
; -1.625 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.544      ;
; -1.603 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.522      ;
; -1.598 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.517      ;
; -1.550 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.469      ;
; -1.500 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.419      ;
; -1.486 ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.405      ;
; -1.485 ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.404      ;
; -1.476 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.395      ;
; -1.453 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.372      ;
; -1.405 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.324      ;
; -1.361 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.280      ;
; -1.349 ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.268      ;
; -1.334 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.253      ;
; -1.332 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.251      ;
; -1.099 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 2.018      ;
; -1.063 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.982      ;
; -1.037 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.956      ;
; -1.007 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.926      ;
; -0.965 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.884      ;
; -0.939 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.858      ;
; -0.914 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.833      ;
; -0.790 ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.709      ;
; -0.439 ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.358      ;
; -0.362 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.281      ;
; -0.354 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.273      ;
; -0.339 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.258      ;
; -0.333 ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.252      ;
; -0.329 ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.248      ;
; -0.154 ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.082     ; 1.073      ;
; 0.382  ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; 0.500        ; 2.588      ; 2.968      ;
; 0.721  ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; 2.588      ; 3.129      ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_GEN:inst16|CLK200_1'                                                                                                                        ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.697 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.618      ;
; -1.687 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.608      ;
; -1.643 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.564      ;
; -1.602 ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.523      ;
; -1.596 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.517      ;
; -1.584 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.505      ;
; -1.541 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.462      ;
; -1.481 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.402      ;
; -1.449 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.370      ;
; -1.418 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.339      ;
; -1.354 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.275      ;
; -1.314 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 2.235      ;
; -1.033 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.954      ;
; -1.014 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.935      ;
; -1.004 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.925      ;
; -0.978 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.899      ;
; -0.930 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.851      ;
; -0.924 ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.845      ;
; -0.898 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.819      ;
; -0.881 ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.802      ;
; -0.792 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.713      ;
; -0.740 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.661      ;
; -0.612 ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.533      ;
; -0.352 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.273      ;
; -0.335 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.080     ; 1.256      ;
; 0.364  ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; 0.500        ; 2.318      ; 2.716      ;
; 0.742  ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; 2.318      ; 2.838      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                               ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.388 ; inst9     ; inst9   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.551     ; 0.858      ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                         ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; -0.136 ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; 0.500        ; 2.618      ; 3.506      ;
; 0.252  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; 1.000        ; 2.618      ; 3.618      ;
; 46.648 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 3.272      ;
; 46.690 ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 3.230      ;
; 46.817 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 3.103      ;
; 47.000 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 2.920      ;
; 48.604 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 1.316      ;
; 48.606 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 1.314      ;
; 48.627 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 1.293      ;
; 48.655 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 1.265      ;
; 48.661 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 1.259      ;
; 48.711 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 1.209      ;
; 48.841 ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 1.079      ;
; 48.998 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 0.922      ;
; 49.062 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[0] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 0.858      ;
; 49.062 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 0.858      ;
; 49.062 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 0.858      ;
; 49.062 ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.081     ; 0.858      ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_GEN:inst16|CLK1M_1'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; -0.407 ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 2.719      ; 2.805      ;
; -0.021 ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; -0.500       ; 2.719      ; 2.691      ;
; 0.444  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 0.758      ;
; 0.444  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 0.758      ;
; 0.631  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 0.945      ;
; 0.727  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.041      ;
; 0.727  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.041      ;
; 0.750  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.064      ;
; 0.794  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.108      ;
; 0.798  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.112      ;
; 0.798  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.112      ;
; 1.079  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.393      ;
; 1.088  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.402      ;
; 1.097  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.411      ;
; 1.124  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.438      ;
; 1.210  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.524      ;
; 1.215  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.529      ;
; 1.228  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.542      ;
; 1.354  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.668      ;
; 1.361  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.675      ;
; 1.362  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.676      ;
; 1.469  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.783      ;
; 1.479  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.793      ;
; 1.500  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.814      ;
; 1.534  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.848      ;
; 1.575  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.889      ;
; 1.617  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.931      ;
; 1.635  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 1.949      ;
; 1.730  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 2.044      ;
; 1.730  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 2.044      ;
; 1.828  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 2.142      ;
; 1.967  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 2.281      ;
; 2.165  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 2.479      ;
; 2.188  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.082      ; 2.502      ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_GEN:inst16|CLK200_1'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.298 ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 2.437      ; 2.632      ;
; 0.126  ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; -0.500       ; 2.437      ; 2.556      ;
; 0.434  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 0.746      ;
; 0.725  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.037      ;
; 0.729  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.041      ;
; 0.746  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.058      ;
; 0.749  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.061      ;
; 0.895  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.207      ;
; 1.036  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.348      ;
; 1.080  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.392      ;
; 1.106  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.418      ;
; 1.115  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.427      ;
; 1.135  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.447      ;
; 1.179  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.491      ;
; 1.180  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.492      ;
; 1.192  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.504      ;
; 1.199  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.511      ;
; 1.321  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.633      ;
; 1.449  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.761      ;
; 1.450  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.762      ;
; 1.456  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.768      ;
; 1.457  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.769      ;
; 1.651  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 1.963      ;
; 1.774  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 2.086      ;
; 1.915  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 2.227      ;
; 2.048  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 2.360      ;
; 2.055  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.080      ; 2.367      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_GEN:inst16|CLK10K_1'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.295 ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 2.987      ; 3.185      ;
; 0.115  ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; -0.500       ; 2.987      ; 3.095      ;
; 0.445  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 0.758      ;
; 0.695  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.008      ;
; 0.727  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.040      ;
; 0.729  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.042      ;
; 0.789  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.102      ;
; 1.081  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.394      ;
; 1.089  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.402      ;
; 1.098  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.411      ;
; 1.125  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.438      ;
; 1.178  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.491      ;
; 1.187  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.500      ;
; 1.188  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.501      ;
; 1.269  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.582      ;
; 1.341  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.654      ;
; 1.388  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.701      ;
; 1.508  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.821      ;
; 1.509  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.822      ;
; 1.511  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.824      ;
; 1.520  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.833      ;
; 1.521  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 1.834      ;
; 1.767  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 2.080      ;
; 1.890  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 2.203      ;
; 2.038  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 2.351      ;
; 2.211  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 2.524      ;
; 2.223  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.081      ; 2.536      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                          ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; -0.020 ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; 0.000        ; 2.714      ; 3.197      ;
; 0.410  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; -0.500       ; 2.714      ; 3.127      ;
; 0.433  ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.445  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[0] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.481  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 0.794      ;
; 0.687  ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 1.000      ;
; 0.738  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 1.051      ;
; 0.740  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.740  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 1.053      ;
; 0.745  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 1.058      ;
; 0.745  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 1.058      ;
; 0.747  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 1.060      ;
; 2.166  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 2.479      ;
; 2.336  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 2.649      ;
; 2.498  ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 2.811      ;
; 2.522  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.081      ; 2.835      ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                             ; Launch Clock                                                                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.020  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.053      ;
; 0.318   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.391      ;
; 0.327   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.400      ;
; 0.458   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.531      ;
; 0.467   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.540      ;
; 0.534   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.107      ;
; 0.598   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.671      ;
; 0.607   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.680      ;
; 0.716   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.716   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.717   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]              ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.717   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.717   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.717   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.717   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.718   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.719   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.720   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.738   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.811      ;
; 0.747   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.820      ;
; 0.837   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.410      ;
; 0.878   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.951      ;
; 0.887   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.960      ;
; 0.968   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.541      ;
; 0.977   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.550      ;
; 1.049   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 2.102      ;
; 1.070   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.383      ;
; 1.071   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.071   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.071   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.072   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.078   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.078   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.080   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.081   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.087   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.087   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.089   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.090   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.108   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.681      ;
; 1.117   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.690      ;
; 1.201   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.514      ;
; 1.202   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.202   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.203   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.210   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.211   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.211   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.212   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.218   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.218   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.221   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.534      ;
; 1.227   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.227   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.230   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.543      ;
; 1.248   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.821      ;
; 1.257   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.830      ;
; 1.341   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.654      ;
; 1.342   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.655      ;
; 1.342   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.655      ;
; 1.350   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.351   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.351   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.358   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.671      ;
; 1.358   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.671      ;
; 1.367   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.367   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.388   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.961      ;
; 1.397   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 1.970      ;
; 1.481   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.794      ;
; 1.482   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.795      ;
; 1.490   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.803      ;
; 1.491   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.804      ;
; 1.498   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.811      ;
; 1.507   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.820      ;
; 1.528   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.510      ; 2.101      ;
; 1.582   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.490      ; 2.135      ;
; 1.621   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.934      ;
; 1.630   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.943      ;
; 6.565   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 4.683      ;
; 6.566   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 4.684      ;
; 6.715   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 4.833      ;
; 6.761   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 4.879      ;
; 6.962   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 5.080      ;
; 6.985   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 5.103      ;
; 7.006   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 5.124      ;
; 7.019   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 5.137      ;
; 7.210   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 5.328      ;
; 7.214   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 5.332      ;
; 7.328   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.194     ; 5.446      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
; 500.940 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.100      ; 1.272      ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.005 ; inst9     ; inst9   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.551      ; 0.758      ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_GEN:inst16|CLK4_1'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.693 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.475      ; 1.442      ;
; 0.743 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.056      ;
; 0.748 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.061      ;
; 0.749 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.062      ;
; 0.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.065      ;
; 0.753 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.066      ;
; 0.753 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.088      ;
; 0.789 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.475      ; 1.538      ;
; 0.802 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.475      ; 1.551      ;
; 0.807 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.475      ; 1.556      ;
; 0.873 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.475      ; 1.622      ;
; 0.959 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.475      ; 1.708      ;
; 1.062 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.475      ; 1.811      ;
; 1.082 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.475      ; 1.831      ;
; 1.097 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.410      ;
; 1.104 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.417      ;
; 1.106 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.419      ;
; 1.113 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.426      ;
; 1.113 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.426      ;
; 1.114 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.427      ;
; 1.114 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.427      ;
; 1.122 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.435      ;
; 1.122 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.435      ;
; 1.123 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.436      ;
; 1.228 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.541      ;
; 1.235 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.548      ;
; 1.237 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.550      ;
; 1.244 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.557      ;
; 1.246 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.559      ;
; 1.253 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.566      ;
; 1.253 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.566      ;
; 1.254 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.567      ;
; 1.262 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.575      ;
; 1.262 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.575      ;
; 1.375 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.688      ;
; 1.377 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.690      ;
; 1.384 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.697      ;
; 1.393 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.706      ;
; 1.393 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.706      ;
; 1.402 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.715      ;
; 1.515 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.828      ;
; 1.533 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 1.846      ;
; 1.981 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.294      ;
; 1.981 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.294      ;
; 2.077 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.390      ;
; 2.077 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.390      ;
; 2.077 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.390      ;
; 2.110 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.423      ;
; 2.110 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.423      ;
; 2.110 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.423      ;
; 2.110 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.423      ;
; 2.110 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.423      ;
; 2.110 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.423      ;
; 2.220 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.533      ;
; 2.220 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.533      ;
; 2.220 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.533      ;
; 2.220 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.533      ;
; 2.220 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.533      ;
; 2.220 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.533      ;
; 2.220 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.533      ;
; 2.335 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.648      ;
; 2.443 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.756      ;
; 2.443 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.756      ;
; 2.443 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.756      ;
; 2.443 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.756      ;
; 2.514 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.827      ;
; 2.514 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.827      ;
; 2.514 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.827      ;
; 2.514 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.827      ;
; 2.514 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.081      ; 2.827      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK4_1'                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ;
; 0.171  ; 0.406        ; 0.235          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ;
; 0.340  ; 0.575        ; 0.235          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst13|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                                ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|inclk[0]                                                                                   ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|outclk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1|q                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1|q                                                                                                  ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|inclk[0]                                                                                   ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|outclk                                                                                     ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst13|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                                ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK1M_1'                                                                  ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|CLK10K_1            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[5] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|CLK10K_1            ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[0] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[1] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[2] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[3] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[4] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[5] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|CLK10K_1            ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[0] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[1] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[2] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[3] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[4] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[5] ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|inclk[0]    ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|outclk      ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK10K_1|clk                ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[0]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[1]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[2]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[3]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[4]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1|q                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1|q                   ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK10K_1|clk                ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[0]|clk     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[1]|clk     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[2]|clk     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[3]|clk     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[4]|clk     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[5]|clk     ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|inclk[0]    ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK10K_1'                                                                  ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|CLK200_1            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[4] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|CLK200_1            ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[0] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[1] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[2] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[3] ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[4] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|CLK200_1            ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[0] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[1] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[2] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[3] ;
; 0.352  ; 0.540        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[4] ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|inclk[0]   ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|outclk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK200_1|clk                ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[0]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[1]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[2]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[3]|clk     ;
; 0.492  ; 0.492        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1|q                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1|q                  ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK200_1|clk                ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[0]|clk     ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[1]|clk     ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[2]|clk     ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[3]|clk     ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[4]|clk     ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|inclk[0]   ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|outclk     ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK200_1'                                                                  ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|CLK4_1              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[4] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|CLK4_1              ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[0] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[1] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[2] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[3] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[4] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|CLK4_1              ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[0] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[1] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[2] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[3] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[4] ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK4_1|clk                  ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[0]|clk     ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[1]|clk     ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[2]|clk     ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[3]|clk     ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[4]|clk     ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|inclk[0]   ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1|q                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1|q                  ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|inclk[0]   ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|outclk     ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK4_1|clk                  ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[0]|clk     ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[1]|clk     ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[2]|clk     ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[3]|clk     ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[4]|clk     ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                              ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                        ;
; -0.164 ; 0.056        ; 0.220          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                        ;
; 0.105  ; 0.105        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                    ;
; 0.324  ; 0.324        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.420  ; 0.420        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|datab      ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.541  ; 0.729        ; 0.188          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                        ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|datab      ;
; 0.681  ; 0.681        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 24.789 ; 25.009       ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|CLK1M_1                                       ;
; 24.789 ; 25.009       ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[0]                                      ;
; 24.789 ; 25.009       ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[1]                                      ;
; 24.789 ; 25.009       ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[2]                                      ;
; 24.789 ; 25.009       ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[3]                                      ;
; 24.801 ; 24.989       ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|CLK1M_1                                       ;
; 24.801 ; 24.989       ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[0]                                      ;
; 24.801 ; 24.989       ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[1]                                      ;
; 24.801 ; 24.989       ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[2]                                      ;
; 24.801 ; 24.989       ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[3]                                      ;
; 24.929 ; 24.929       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.929 ; 24.929       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.941 ; 24.941       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|CLK1M_1|clk                                           ;
; 24.941 ; 24.941       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[0]|clk                                          ;
; 24.941 ; 24.941       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[1]|clk                                          ;
; 24.941 ; 24.941       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[2]|clk                                          ;
; 24.941 ; 24.941       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[3]|clk                                          ;
; 24.949 ; 24.949       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 24.962 ; 24.962       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                    ;
; 24.962 ; 24.962       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                      ;
; 24.972 ; 24.972       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.027 ; 25.027       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.037 ; 25.037       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                    ;
; 25.037 ; 25.037       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                      ;
; 25.051 ; 25.051       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 25.058 ; 25.058       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|CLK1M_1|clk                                           ;
; 25.058 ; 25.058       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[0]|clk                                          ;
; 25.058 ; 25.058       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[1]|clk                                          ;
; 25.058 ; 25.058       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[2]|clk                                          ;
; 25.058 ; 25.058       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[3]|clk                                          ;
; 25.071 ; 25.071       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.071 ; 25.071       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|CLK1M_1                                       ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[0]                                      ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[1]                                      ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[2]                                      ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[3]                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                              ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ;
; 499.779 ; 499.967      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst|inst1                                                                                     ;
; 499.812 ; 500.032      ; 0.220          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst|inst1                                                                                     ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst1|clk                                                                                      ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst1|clk                                                                                      ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                               ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst|inst1                                                                                     ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                            ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 8.923 ; 8.853 ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 8.307 ; 8.239 ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                 ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 216.17 MHz ; 216.17 MHz      ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ;                                                               ;
; 288.52 MHz ; 238.04 MHz      ; CLK_GEN:inst16|CLK4_1                                                                              ; limit due to minimum period restriction (tmin)                ;
; 318.07 MHz ; 250.0 MHz       ; CLK                                                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 355.75 MHz ; 355.75 MHz      ; CLK_GEN:inst16|CLK10K_1                                                                            ;                                                               ;
; 360.1 MHz  ; 360.1 MHz       ; CLK_GEN:inst16|CLK1M_1                                                                             ;                                                               ;
; 395.41 MHz ; 395.41 MHz      ; CLK_GEN:inst16|CLK200_1                                                                            ;                                                               ;
; 808.41 MHz ; 402.09 MHz      ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                          ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; -6.956 ; -74.154       ;
; CLK_GEN:inst16|CLK4_1                                                                              ; -2.466 ; -20.345       ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; -1.811 ; -7.091        ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; -1.777 ; -7.592        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; -1.529 ; -6.735        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -0.237 ; -0.237        ;
; CLK                                                                                                ; -0.085 ; -0.085        ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                           ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_GEN:inst16|CLK1M_1                                                                             ; -0.316 ; -0.316        ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; -0.254 ; -0.254        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; -0.195 ; -0.195        ;
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; -0.152 ; -0.152        ;
; CLK                                                                                                ; -0.021 ; -0.021        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.000  ; 0.000         ;
; CLK_GEN:inst16|CLK4_1                                                                              ; 0.636  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                             ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; CLK_GEN:inst16|CLK4_1                                                                              ; -3.201  ; -15.097       ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; -1.487  ; -10.409       ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; -1.487  ; -8.922        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; -1.487  ; -8.922        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -1.487  ; -1.869        ;
; CLK                                                                                                ; 24.799  ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 499.717 ; 0.000         ;
+----------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                             ; Launch Clock                                                                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -6.956  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 5.580      ;
; -6.932  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 5.556      ;
; -6.883  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 5.507      ;
; -6.702  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 5.326      ;
; -6.685  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 5.309      ;
; -6.684  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 5.308      ;
; -6.656  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 5.280      ;
; -6.443  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 5.067      ;
; -6.442  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 5.066      ;
; -6.272  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 4.896      ;
; -6.271  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.318     ; 4.895      ;
; -1.235  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 2.158      ;
; -1.228  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.199      ; 2.119      ;
; -1.109  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 2.032      ;
; -1.070  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 1.993      ;
; -0.983  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 1.906      ;
; -0.944  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 1.867      ;
; -0.905  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.199      ; 2.296      ;
; -0.857  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 1.780      ;
; -0.818  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 1.741      ;
; -0.747  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 2.170      ;
; -0.731  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 1.654      ;
; -0.708  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 2.131      ;
; -0.692  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 1.615      ;
; -0.621  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 2.044      ;
; -0.582  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 2.005      ;
; -0.566  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 1.489      ;
; -0.495  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.918      ;
; -0.456  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.879      ;
; -0.369  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.792      ;
; -0.330  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.753      ;
; -0.243  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.666      ;
; -0.211  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.231      ; 1.134      ;
; -0.204  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.627      ;
; 0.342   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.231      ; 1.081      ;
; 497.687 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 2.210      ;
; 497.730 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 2.167      ;
; 497.812 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 2.085      ;
; 497.855 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 2.042      ;
; 497.940 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 1.957      ;
; 497.976 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 1.921      ;
; 498.063 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 1.834      ;
; 498.103 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 1.794      ;
; 498.189 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 1.708      ;
; 498.233 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]              ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.105     ; 1.664      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 498.623 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.341      ;
; 997.680 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.249      ;
; 997.805 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.124      ;
; 997.806 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.123      ;
; 997.845 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.084      ;
; 997.888 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.041      ;
; 997.888 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 2.041      ;
; 997.931 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.998      ;
; 997.932 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.997      ;
; 997.933 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.996      ;
; 997.970 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.959      ;
; 997.971 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.958      ;
; 998.012 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.917      ;
; 998.013 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.916      ;
; 998.014 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.915      ;
; 998.014 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.915      ;
; 998.056 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.873      ;
; 998.057 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.872      ;
; 998.058 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.871      ;
; 998.059 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.870      ;
; 998.096 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.833      ;
; 998.097 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.832      ;
; 998.098 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.831      ;
; 998.134 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.795      ;
; 998.138 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.791      ;
; 998.139 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.790      ;
; 998.140 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.789      ;
; 998.140 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.789      ;
; 998.146 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.783      ;
; 998.182 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.747      ;
; 998.182 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.747      ;
; 998.183 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.746      ;
; 998.184 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.745      ;
; 998.185 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.744      ;
; 998.221 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.708      ;
; 998.222 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.707      ;
; 998.223 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.706      ;
; 998.224 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.705      ;
; 998.260 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.669      ;
; 998.261 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.668      ;
; 998.264 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.665      ;
; 998.265 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.664      ;
; 998.266 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.663      ;
; 998.266 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.663      ;
; 998.272 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 1.657      ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK4_1'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.466 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.396      ;
; -2.466 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.396      ;
; -2.466 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.396      ;
; -2.466 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.396      ;
; -2.466 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.396      ;
; -2.466 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.396      ;
; -2.466 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.396      ;
; -2.466 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.396      ;
; -2.391 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.321      ;
; -2.391 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.321      ;
; -2.391 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.321      ;
; -2.391 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.321      ;
; -2.391 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.321      ;
; -2.391 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.321      ;
; -2.391 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.321      ;
; -2.391 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.321      ;
; -2.342 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.272      ;
; -2.342 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.272      ;
; -2.342 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.272      ;
; -2.342 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.272      ;
; -2.342 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.272      ;
; -2.342 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.272      ;
; -2.342 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.272      ;
; -2.342 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.272      ;
; -2.260 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.190      ;
; -2.260 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.190      ;
; -2.260 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.190      ;
; -2.260 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.190      ;
; -2.260 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.190      ;
; -2.260 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.190      ;
; -2.260 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.190      ;
; -2.260 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.190      ;
; -2.204 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.134      ;
; -2.204 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.134      ;
; -2.204 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.134      ;
; -2.204 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.134      ;
; -2.204 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.134      ;
; -2.204 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.134      ;
; -2.204 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.134      ;
; -2.204 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.134      ;
; -2.140 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.070      ;
; -2.140 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.070      ;
; -2.140 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.070      ;
; -2.140 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.070      ;
; -2.140 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.070      ;
; -2.140 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.070      ;
; -2.140 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.070      ;
; -2.140 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.070      ;
; -2.085 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.015      ;
; -2.085 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.015      ;
; -2.085 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.015      ;
; -2.085 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.015      ;
; -2.085 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.015      ;
; -2.085 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.015      ;
; -2.085 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.015      ;
; -2.085 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 3.015      ;
; -2.013 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 2.943      ;
; -2.013 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 2.943      ;
; -2.013 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 2.943      ;
; -2.013 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 2.943      ;
; -2.013 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 2.943      ;
; -2.013 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 2.943      ;
; -2.013 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 2.943      ;
; -2.013 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.072     ; 2.943      ;
; -0.617 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.279      ; 1.935      ;
; -0.610 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.279      ; 1.928      ;
; -0.476 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.279      ; 1.794      ;
; -0.339 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.279      ; 1.657      ;
; -0.262 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.279      ; 1.580      ;
; -0.260 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.279      ; 1.578      ;
; -0.229 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.279      ; 1.547      ;
; -0.147 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.279      ; 1.465      ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK10K_1'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.811 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.740      ;
; -1.803 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.732      ;
; -1.661 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.590      ;
; -1.521 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.450      ;
; -1.403 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.332      ;
; -1.391 ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.320      ;
; -1.353 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.282      ;
; -1.319 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.248      ;
; -1.280 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.209      ;
; -1.271 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.200      ;
; -1.226 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.155      ;
; -1.135 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 2.064      ;
; -0.946 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.875      ;
; -0.938 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.867      ;
; -0.832 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.761      ;
; -0.752 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.681      ;
; -0.750 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.679      ;
; -0.746 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.675      ;
; -0.743 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.672      ;
; -0.656 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.585      ;
; -0.653 ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.582      ;
; -0.220 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.149      ;
; -0.209 ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.138      ;
; -0.209 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 1.138      ;
; -0.068 ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.073     ; 0.997      ;
; 0.194  ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.500        ; 2.628      ; 3.176      ;
; 0.473  ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; 2.628      ; 3.397      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK1M_1'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; -1.777 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.707      ;
; -1.744 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.674      ;
; -1.578 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.508      ;
; -1.455 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.385      ;
; -1.395 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.325      ;
; -1.350 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.280      ;
; -1.323 ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.253      ;
; -1.319 ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.249      ;
; -1.278 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.208      ;
; -1.264 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.194      ;
; -1.259 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.189      ;
; -1.224 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.154      ;
; -1.159 ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.089      ;
; -1.152 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.082      ;
; -1.147 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.077      ;
; -1.143 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.073      ;
; -1.140 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 2.070      ;
; -0.948 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.878      ;
; -0.874 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.804      ;
; -0.830 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.760      ;
; -0.825 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.755      ;
; -0.791 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.721      ;
; -0.743 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.673      ;
; -0.739 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.669      ;
; -0.611 ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.541      ;
; -0.318 ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.248      ;
; -0.226 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.156      ;
; -0.219 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.149      ;
; -0.207 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.137      ;
; -0.197 ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.127      ;
; -0.194 ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 1.124      ;
; -0.049 ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.072     ; 0.979      ;
; 0.352  ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; 0.500        ; 2.368      ; 2.758      ;
; 0.579  ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; 2.368      ; 3.031      ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK200_1'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.529 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.459      ;
; -1.520 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.450      ;
; -1.425 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.355      ;
; -1.419 ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.349      ;
; -1.348 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.278      ;
; -1.316 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.246      ;
; -1.298 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.228      ;
; -1.280 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.210      ;
; -1.250 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.180      ;
; -1.221 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.151      ;
; -1.156 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.086      ;
; -1.133 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 2.063      ;
; -0.838 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.768      ;
; -0.829 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.759      ;
; -0.828 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.758      ;
; -0.778 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.708      ;
; -0.767 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.697      ;
; -0.738 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.668      ;
; -0.733 ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.663      ;
; -0.696 ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.626      ;
; -0.615 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.545      ;
; -0.564 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.494      ;
; -0.461 ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.391      ;
; -0.219 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.149      ;
; -0.207 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.072     ; 1.137      ;
; 0.339  ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; 0.500        ; 2.106      ; 2.509      ;
; 0.599  ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; 2.106      ; 2.749      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.237 ; inst9     ; inst9   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.489     ; 0.770      ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                          ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; -0.085 ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; 0.500        ; 2.434      ; 3.251      ;
; 0.195  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; 1.000        ; 2.434      ; 3.471      ;
; 46.856 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 3.074      ;
; 46.909 ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 3.021      ;
; 47.018 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 2.912      ;
; 47.168 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 2.762      ;
; 48.742 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 1.188      ;
; 48.744 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 1.186      ;
; 48.765 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 1.165      ;
; 48.787 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 1.143      ;
; 48.796 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 1.134      ;
; 48.843 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 1.087      ;
; 48.934 ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 0.996      ;
; 49.093 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 0.837      ;
; 49.160 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[0] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 0.770      ;
; 49.160 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 0.770      ;
; 49.160 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 0.770      ;
; 49.160 ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.072     ; 0.770      ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK1M_1'                                                                                                                          ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; -0.316 ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 2.487      ; 2.626      ;
; -0.041 ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; -0.500       ; 2.487      ; 2.401      ;
; 0.397  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 0.684      ;
; 0.397  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 0.684      ;
; 0.589  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 0.876      ;
; 0.675  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 0.962      ;
; 0.677  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 0.964      ;
; 0.703  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 0.990      ;
; 0.742  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.029      ;
; 0.742  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.029      ;
; 0.744  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.031      ;
; 0.994  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.281      ;
; 0.998  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.285      ;
; 1.013  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.300      ;
; 1.041  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.328      ;
; 1.095  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.382      ;
; 1.105  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.392      ;
; 1.120  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.407      ;
; 1.232  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.519      ;
; 1.233  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.520      ;
; 1.234  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.521      ;
; 1.340  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.627      ;
; 1.358  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.645      ;
; 1.361  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.648      ;
; 1.434  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.721      ;
; 1.439  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.726      ;
; 1.477  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.764      ;
; 1.492  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.779      ;
; 1.565  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.852      ;
; 1.566  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.853      ;
; 1.641  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 1.928      ;
; 1.770  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 2.057      ;
; 1.975  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 2.262      ;
; 1.975  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.072      ; 2.262      ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK10K_1'                                                                                                                          ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.254 ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 2.758      ; 2.959      ;
; 0.070  ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; -0.500       ; 2.758      ; 2.783      ;
; 0.396  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 0.684      ;
; 0.648  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 0.936      ;
; 0.676  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 0.964      ;
; 0.678  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 0.966      ;
; 0.738  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.026      ;
; 0.995  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.283      ;
; 1.000  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.288      ;
; 1.010  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.298      ;
; 1.039  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.327      ;
; 1.075  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.363      ;
; 1.078  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.366      ;
; 1.078  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.366      ;
; 1.184  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.472      ;
; 1.254  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.542      ;
; 1.276  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.564      ;
; 1.386  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.674      ;
; 1.386  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.674      ;
; 1.393  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.681      ;
; 1.396  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.684      ;
; 1.396  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.684      ;
; 1.599  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.887      ;
; 1.689  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 1.977      ;
; 1.851  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 2.139      ;
; 1.997  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 2.285      ;
; 2.007  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.073      ; 2.295      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK200_1'                                                                                                                          ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.195 ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 2.215      ; 2.475      ;
; 0.112  ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; -0.500       ; 2.215      ; 2.282      ;
; 0.382  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 0.669      ;
; 0.674  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 0.961      ;
; 0.679  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 0.966      ;
; 0.695  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 0.982      ;
; 0.700  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 0.987      ;
; 0.841  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.128      ;
; 0.969  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.256      ;
; 0.996  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.283      ;
; 1.017  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.304      ;
; 1.032  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.319      ;
; 1.048  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.335      ;
; 1.103  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.390      ;
; 1.104  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.391      ;
; 1.108  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.395      ;
; 1.109  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.396      ;
; 1.238  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.525      ;
; 1.327  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.614      ;
; 1.331  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.618      ;
; 1.333  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.620      ;
; 1.337  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.624      ;
; 1.510  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.797      ;
; 1.630  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 1.917      ;
; 1.758  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 2.045      ;
; 1.860  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 2.147      ;
; 1.866  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.072      ; 2.153      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                             ; Launch Clock                                                                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.152  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 0.979      ;
; 0.143   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.274      ;
; 0.158   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.289      ;
; 0.265   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.396      ;
; 0.280   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.411      ;
; 0.368   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 0.999      ;
; 0.387   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.518      ;
; 0.402   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.533      ;
; 0.509   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.640      ;
; 0.524   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.655      ;
; 0.631   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.762      ;
; 0.641   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.272      ;
; 0.646   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.606      ; 1.777      ;
; 0.663   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.664   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.664   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.665   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]              ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.665   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.665   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.666   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.666   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.669   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.669   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.748   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.379      ;
; 0.763   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.394      ;
; 0.803   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.571      ; 1.899      ;
; 0.870   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.501      ;
; 0.885   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.516      ;
; 0.983   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.271      ;
; 0.984   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.272      ;
; 0.985   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 0.986   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 0.986   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 0.988   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.276      ;
; 0.989   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.277      ;
; 0.990   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 0.990   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 0.992   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.623      ;
; 0.998   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.286      ;
; 0.999   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.003   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.003   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.007   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.638      ;
; 1.078   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.366      ;
; 1.082   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.370      ;
; 1.083   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.371      ;
; 1.084   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.105   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.393      ;
; 1.106   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.107   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.108   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.110   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.111   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.112   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.114   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.745      ;
; 1.120   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.408      ;
; 1.121   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.409      ;
; 1.125   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.129   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.760      ;
; 1.200   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.488      ;
; 1.204   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.492      ;
; 1.205   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.493      ;
; 1.227   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.515      ;
; 1.228   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.516      ;
; 1.229   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.232   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.520      ;
; 1.233   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.521      ;
; 1.236   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.606      ; 1.867      ;
; 1.242   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.530      ;
; 1.243   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.531      ;
; 1.302   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.571      ; 1.898      ;
; 1.326   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.614      ;
; 1.327   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.615      ;
; 1.349   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.637      ;
; 1.354   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.642      ;
; 1.355   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.643      ;
; 1.364   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.652      ;
; 1.448   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.736      ;
; 1.476   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.764      ;
; 5.788   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.244      ;
; 5.788   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.244      ;
; 5.917   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.373      ;
; 5.954   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.410      ;
; 6.126   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.582      ;
; 6.144   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.600      ;
; 6.205   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.661      ;
; 6.214   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.670      ;
; 6.345   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.801      ;
; 6.347   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 4.803      ;
; 6.546   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 5.002      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
; 500.856 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.105      ; 1.176      ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                           ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; -0.021 ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; 0.000        ; 2.519      ; 2.963      ;
; 0.310  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; -0.500       ; 2.519      ; 2.794      ;
; 0.382  ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.397  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[0] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.445  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.732      ;
; 0.642  ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.929      ;
; 0.685  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.688  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.691  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.978      ;
; 0.694  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.981      ;
; 0.695  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.982      ;
; 0.695  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 0.982      ;
; 1.947  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 2.234      ;
; 2.126  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 2.413      ;
; 2.270  ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 2.557      ;
; 2.283  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.072      ; 2.570      ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.000 ; inst9     ; inst9   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.489      ; 0.684      ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK4_1'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.636 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.419      ; 1.305      ;
; 0.689 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 0.976      ;
; 0.694 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 0.981      ;
; 0.696 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 0.983      ;
; 0.696 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 0.983      ;
; 0.698 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 0.985      ;
; 0.700 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 0.987      ;
; 0.701 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 0.988      ;
; 0.724 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.011      ;
; 0.729 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.419      ; 1.398      ;
; 0.740 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.419      ; 1.409      ;
; 0.744 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.419      ; 1.413      ;
; 0.805 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.419      ; 1.474      ;
; 0.871 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.419      ; 1.540      ;
; 0.967 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.419      ; 1.636      ;
; 0.976 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.419      ; 1.645      ;
; 1.013 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.300      ;
; 1.015 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.302      ;
; 1.018 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.305      ;
; 1.019 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.306      ;
; 1.019 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.306      ;
; 1.020 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.307      ;
; 1.022 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.309      ;
; 1.030 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.317      ;
; 1.034 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.321      ;
; 1.035 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.322      ;
; 1.107 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.394      ;
; 1.115 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.402      ;
; 1.118 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.405      ;
; 1.137 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.424      ;
; 1.140 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.427      ;
; 1.141 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.428      ;
; 1.142 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.429      ;
; 1.144 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.431      ;
; 1.152 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.439      ;
; 1.156 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.443      ;
; 1.237 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.524      ;
; 1.240 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.527      ;
; 1.259 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.546      ;
; 1.262 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.549      ;
; 1.263 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.550      ;
; 1.278 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.565      ;
; 1.359 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.646      ;
; 1.385 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 1.672      ;
; 1.815 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.102      ;
; 1.815 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.102      ;
; 1.930 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.217      ;
; 1.930 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.217      ;
; 1.930 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.217      ;
; 1.930 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.217      ;
; 1.930 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.217      ;
; 1.930 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.217      ;
; 1.938 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.225      ;
; 1.938 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.225      ;
; 1.938 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.225      ;
; 2.072 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.359      ;
; 2.072 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.359      ;
; 2.072 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.359      ;
; 2.072 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.359      ;
; 2.072 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.359      ;
; 2.072 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.359      ;
; 2.072 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.359      ;
; 2.147 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.434      ;
; 2.247 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.534      ;
; 2.247 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.534      ;
; 2.247 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.534      ;
; 2.247 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.534      ;
; 2.332 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.619      ;
; 2.332 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.619      ;
; 2.332 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.619      ;
; 2.332 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.619      ;
; 2.332 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.072      ; 2.619      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK4_1'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ;
; 0.178  ; 0.408        ; 0.230          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ;
; 0.350  ; 0.580        ; 0.230          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst13|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                                ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|inclk[0]                                                                                   ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|outclk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1|q                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1|q                                                                                                  ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|inclk[0]                                                                                   ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|outclk                                                                                     ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst13|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                                ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK1M_1'                                                                   ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|CLK10K_1            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[5] ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|CLK10K_1            ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[0] ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[1] ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[2] ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[3] ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[4] ;
; 0.205  ; 0.421        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[5] ;
; 0.391  ; 0.575        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|CLK10K_1            ;
; 0.391  ; 0.575        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[0] ;
; 0.391  ; 0.575        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[1] ;
; 0.391  ; 0.575        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[2] ;
; 0.391  ; 0.575        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[3] ;
; 0.391  ; 0.575        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[4] ;
; 0.391  ; 0.575        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[5] ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|inclk[0]    ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|outclk      ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK10K_1|clk                ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[0]|clk     ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[1]|clk     ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[2]|clk     ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[3]|clk     ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[4]|clk     ;
; 0.475  ; 0.475        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1|q                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1|q                   ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK10K_1|clk                ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[0]|clk     ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[1]|clk     ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[2]|clk     ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[3]|clk     ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[4]|clk     ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[5]|clk     ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|inclk[0]    ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|outclk      ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK10K_1'                                                                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|CLK200_1            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[4] ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|CLK200_1            ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[0] ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[1] ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[2] ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[3] ;
; 0.185  ; 0.401        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[4] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|CLK200_1            ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[0] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[1] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[2] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[3] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[4] ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|inclk[0]   ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|outclk     ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK200_1|clk                ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[0]|clk     ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[1]|clk     ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[2]|clk     ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[3]|clk     ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1|q                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1|q                  ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK200_1|clk                ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[0]|clk     ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[1]|clk     ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[2]|clk     ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[3]|clk     ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[4]|clk     ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|inclk[0]   ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|outclk     ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK200_1'                                                                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|CLK4_1              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[4] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|CLK4_1              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[0] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[1] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[2] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[3] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[4] ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|CLK4_1              ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[0] ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[1] ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[2] ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[3] ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[4] ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK4_1|clk                  ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[0]|clk     ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[1]|clk     ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[2]|clk     ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[3]|clk     ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[4]|clk     ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|inclk[0]   ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1|q                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1|q                  ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|inclk[0]   ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|outclk     ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK4_1|clk                  ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[0]|clk     ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[1]|clk     ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[2]|clk     ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[3]|clk     ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[4]|clk     ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                              ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                        ;
; -0.326 ; -0.110       ; 0.216          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                        ;
; -0.056 ; -0.056       ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                    ;
; 0.312  ; 0.312        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|datab      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|datab      ;
; 0.723  ; 0.907        ; 0.184          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                        ;
; 0.856  ; 0.856        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 24.799 ; 25.015       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|CLK1M_1                                       ;
; 24.799 ; 24.983       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|CLK1M_1                                       ;
; 24.799 ; 25.015       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[0]                                      ;
; 24.799 ; 24.983       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[0]                                      ;
; 24.799 ; 25.015       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[1]                                      ;
; 24.799 ; 24.983       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[1]                                      ;
; 24.799 ; 25.015       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[2]                                      ;
; 24.799 ; 24.983       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[2]                                      ;
; 24.799 ; 25.015       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[3]                                      ;
; 24.799 ; 24.983       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[3]                                      ;
; 24.917 ; 24.917       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.917 ; 24.917       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.931 ; 24.931       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|CLK1M_1|clk                                           ;
; 24.931 ; 24.931       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[0]|clk                                          ;
; 24.931 ; 24.931       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[1]|clk                                          ;
; 24.931 ; 24.931       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[2]|clk                                          ;
; 24.931 ; 24.931       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[3]|clk                                          ;
; 24.949 ; 24.949       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 24.953 ; 24.953       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                    ;
; 24.953 ; 24.953       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                      ;
; 24.966 ; 24.966       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.034 ; 25.034       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.047 ; 25.047       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                    ;
; 25.047 ; 25.047       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                      ;
; 25.051 ; 25.051       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 25.068 ; 25.068       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|CLK1M_1|clk                                           ;
; 25.068 ; 25.068       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[0]|clk                                          ;
; 25.068 ; 25.068       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[1]|clk                                          ;
; 25.068 ; 25.068       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[2]|clk                                          ;
; 25.068 ; 25.068       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[3]|clk                                          ;
; 25.082 ; 25.082       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.082 ; 25.082       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                          ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|CLK1M_1                                       ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[0]                                      ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[1]                                      ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[2]                                      ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[3]                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                              ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ;
; 499.717 ; 499.933      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ;
; 499.763 ; 499.947      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst|inst1                                                                                     ;
; 499.833 ; 500.049      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst|inst1                                                                                     ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ;
; 499.879 ; 500.063      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst1|clk                                                                                      ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                              ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 499.987 ; 499.987      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst1|clk                                                                                      ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                              ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                               ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst|inst1                                                                                     ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                            ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 8.541 ; 8.366 ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 7.989 ; 7.820 ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                          ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; -2.765 ; -29.450       ;
; CLK_GEN:inst16|CLK4_1                                                                              ; -0.658 ; -5.264        ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; -0.270 ; -0.521        ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; -0.270 ; -0.515        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; -0.140 ; -0.385        ;
; CLK                                                                                                ; 0.218  ; 0.000         ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.429  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                           ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+--------+---------------+
; CLK_GEN:inst16|CLK1M_1                                                                             ; -0.319 ; -0.319        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; -0.290 ; -0.290        ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; -0.273 ; -0.273        ;
; CLK                                                                                                ; -0.161 ; -0.161        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.011  ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 0.029  ; 0.000         ;
; CLK_GEN:inst16|CLK4_1                                                                              ; 0.253  ; 0.000         ;
+----------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                             ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                              ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------+---------+---------------+
; CLK_GEN:inst16|CLK4_1                                                                              ; -1.000  ; -9.000        ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; -1.000  ; -7.000        ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; -1.000  ; -6.000        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; -1.000  ; -6.000        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -1.000  ; -1.000        ;
; CLK                                                                                                ; 24.438  ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 499.756 ; 0.000         ;
+----------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                             ; Launch Clock                                                                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.765  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.332      ;
; -2.765  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.332      ;
; -2.759  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.326      ;
; -2.659  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.226      ;
; -2.656  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.223      ;
; -2.646  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.213      ;
; -2.628  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.195      ;
; -2.552  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.119      ;
; -2.527  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.094      ;
; -2.472  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.039      ;
; -2.458  ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.360     ; 2.025      ;
; -0.593  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 1.046      ;
; -0.563  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.055     ; 1.050      ;
; -0.529  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.982      ;
; -0.525  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.978      ;
; -0.461  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.914      ;
; -0.457  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.910      ;
; -0.393  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.846      ;
; -0.389  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.842      ;
; -0.325  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.778      ;
; -0.321  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.774      ;
; -0.257  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.710      ;
; -0.092  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.055     ; 1.079      ;
; -0.085  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.089     ; 0.538      ;
; -0.067  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 1.020      ;
; -0.063  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 1.016      ;
; 0.001   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.952      ;
; 0.005   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.948      ;
; 0.069   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.884      ;
; 0.073   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.880      ;
; 0.137   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.816      ;
; 0.141   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.812      ;
; 0.205   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.748      ;
; 0.209   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.744      ;
; 0.487   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.089     ; 0.466      ;
; 498.886 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 1.098      ;
; 498.954 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 1.030      ;
; 498.972 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 1.012      ;
; 499.024 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 0.960      ;
; 499.040 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 0.944      ;
; 499.089 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 0.895      ;
; 499.108 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 0.876      ;
; 499.157 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 0.827      ;
; 499.176 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 0.808      ;
; 499.244 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]              ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.003     ; 0.740      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 499.319 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 0.595      ;
; 998.856 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.094      ;
; 998.920 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.030      ;
; 998.924 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.026      ;
; 998.924 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 1.026      ;
; 998.973 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.977      ;
; 998.988 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.962      ;
; 998.988 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.962      ;
; 998.992 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.958      ;
; 998.992 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.958      ;
; 998.994 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.956      ;
; 999.001 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.949      ;
; 999.039 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.911      ;
; 999.041 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.909      ;
; 999.056 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.894      ;
; 999.056 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.894      ;
; 999.058 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.892      ;
; 999.059 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.891      ;
; 999.060 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.890      ;
; 999.060 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.890      ;
; 999.062 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.888      ;
; 999.069 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.881      ;
; 999.069 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.881      ;
; 999.107 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.843      ;
; 999.107 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.843      ;
; 999.109 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.841      ;
; 999.123 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.827      ;
; 999.124 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.826      ;
; 999.124 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.826      ;
; 999.126 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.824      ;
; 999.127 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.823      ;
; 999.127 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.823      ;
; 999.128 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.822      ;
; 999.128 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.822      ;
; 999.130 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.820      ;
; 999.137 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.813      ;
; 999.137 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.813      ;
; 999.137 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.813      ;
; 999.174 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.776      ;
; 999.175 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.775      ;
; 999.175 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.775      ;
; 999.177 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.773      ;
; 999.205 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.745      ;
; 999.205 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.745      ;
; 999.205 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 0.745      ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK4_1'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.658 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.608      ;
; -0.658 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.608      ;
; -0.658 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.608      ;
; -0.658 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.608      ;
; -0.658 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.608      ;
; -0.658 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.608      ;
; -0.658 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.608      ;
; -0.658 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.608      ;
; -0.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.562      ;
; -0.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.562      ;
; -0.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.562      ;
; -0.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.562      ;
; -0.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.562      ;
; -0.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.562      ;
; -0.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.562      ;
; -0.612 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.562      ;
; -0.593 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.543      ;
; -0.593 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.543      ;
; -0.593 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.543      ;
; -0.593 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.543      ;
; -0.593 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.543      ;
; -0.593 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.543      ;
; -0.593 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.543      ;
; -0.593 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.543      ;
; -0.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.494      ;
; -0.519 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.469      ;
; -0.519 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.469      ;
; -0.519 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.469      ;
; -0.519 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.469      ;
; -0.519 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.469      ;
; -0.519 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.469      ;
; -0.519 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.469      ;
; -0.519 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.469      ;
; -0.477 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.427      ;
; -0.477 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.427      ;
; -0.477 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.427      ;
; -0.477 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.427      ;
; -0.477 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.427      ;
; -0.477 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.427      ;
; -0.477 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.427      ;
; -0.477 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.427      ;
; -0.453 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.403      ;
; -0.453 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.403      ;
; -0.409 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.359      ;
; -0.409 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; -0.037     ; 1.359      ;
; 0.236  ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.143      ; 0.916      ;
; 0.247  ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.143      ; 0.905      ;
; 0.304  ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.143      ; 0.848      ;
; 0.339  ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.143      ; 0.813      ;
; 0.375  ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.143      ; 0.777      ;
; 0.378  ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.143      ; 0.774      ;
; 0.391  ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.143      ; 0.761      ;
; 0.454  ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 1.000        ; 0.143      ; 0.698      ;
+--------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK10K_1'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.270 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.220      ;
; -0.265 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.215      ;
; -0.213 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.163      ;
; -0.130 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.080      ;
; -0.123 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.073      ;
; -0.121 ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.071      ;
; -0.115 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.065      ;
; -0.091 ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.041      ;
; -0.073 ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.023      ;
; -0.055 ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 1.005      ;
; -0.046 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.996      ;
; -0.004 ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.954      ;
; 0.117  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.833      ;
; 0.119  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.831      ;
; 0.122  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.828      ;
; 0.156  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.794      ;
; 0.167  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.783      ;
; 0.189  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.761      ;
; 0.198  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.752      ;
; 0.223  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.727      ;
; 0.264  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.686      ;
; 0.339  ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.500        ; 1.277      ; 1.530      ;
; 0.404  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.546      ;
; 0.408  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.542      ;
; 0.412  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.538      ;
; 0.490  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; -0.037     ; 0.460      ;
; 0.942  ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; 1.000        ; 1.277      ; 1.427      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK1M_1'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; -0.270 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.220      ;
; -0.264 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.214      ;
; -0.155 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.105      ;
; -0.126 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.076      ;
; -0.119 ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.069      ;
; -0.110 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.060      ;
; -0.105 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.055      ;
; -0.070 ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.020      ;
; -0.070 ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.020      ;
; -0.064 ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.014      ;
; -0.057 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.007      ;
; -0.050 ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 1.000      ;
; -0.041 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.991      ;
; -0.002 ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.952      ;
; 0.010  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.940      ;
; 0.015  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.935      ;
; 0.020  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.930      ;
; 0.115  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.835      ;
; 0.119  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.831      ;
; 0.131  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.819      ;
; 0.135  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.815      ;
; 0.168  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.782      ;
; 0.185  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.765      ;
; 0.200  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.750      ;
; 0.218  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.732      ;
; 0.381  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.569      ;
; 0.403  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.547      ;
; 0.404  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.546      ;
; 0.413  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.537      ;
; 0.413  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.537      ;
; 0.417  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.533      ;
; 0.429  ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; 0.500        ; 1.146      ; 1.309      ;
; 0.512  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; -0.037     ; 0.438      ;
; 1.003  ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; 1.000        ; 1.146      ; 1.235      ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_GEN:inst16|CLK200_1'                                                                                                                         ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.140 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 1.090      ;
; -0.133 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 1.083      ;
; -0.127 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 1.077      ;
; -0.125 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 1.075      ;
; -0.118 ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 1.068      ;
; -0.097 ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 1.047      ;
; -0.090 ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 1.040      ;
; -0.053 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 1.003      ;
; -0.047 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.997      ;
; -0.025 ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.975      ;
; -0.005 ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.955      ;
; 0.016  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.934      ;
; 0.123  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.827      ;
; 0.139  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.811      ;
; 0.146  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.804      ;
; 0.151  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.799      ;
; 0.165  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.785      ;
; 0.185  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.765      ;
; 0.189  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.761      ;
; 0.189  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.761      ;
; 0.214  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.736      ;
; 0.237  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.713      ;
; 0.309  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.641      ;
; 0.404  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.546      ;
; 0.415  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; -0.037     ; 0.535      ;
; 0.451  ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; 0.500        ; 1.040      ; 1.181      ;
; 1.031  ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; 1.000        ; 1.040      ; 1.101      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                          ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; 0.218  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; 0.500        ; 1.184      ; 1.548      ;
; 0.815  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; 1.000        ; 1.184      ; 1.451      ;
; 48.569 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 1.381      ;
; 48.581 ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 1.369      ;
; 48.641 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 1.309      ;
; 48.732 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 1.218      ;
; 49.385 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.565      ;
; 49.387 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.563      ;
; 49.395 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.555      ;
; 49.405 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.545      ;
; 49.414 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.536      ;
; 49.428 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.522      ;
; 49.493 ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.457      ;
; 49.566 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.384      ;
; 49.591 ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[0] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.359      ;
; 49.591 ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.359      ;
; 49.591 ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.359      ;
; 49.591 ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 50.000       ; -0.037     ; 0.359      ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                               ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.429 ; inst9     ; inst9   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.219     ; 0.359      ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK1M_1'                                                                                                                          ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+
; -0.319 ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 1.205      ; 1.095      ;
; 0.173  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.314      ;
; 0.173  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.314      ;
; 0.234  ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK1M_1 ; -0.500       ; 1.205      ; 1.148      ;
; 0.246  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.387      ;
; 0.277  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.418      ;
; 0.278  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.419      ;
; 0.290  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.431      ;
; 0.317  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.458      ;
; 0.317  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.458      ;
; 0.318  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.459      ;
; 0.427  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.568      ;
; 0.431  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.572      ;
; 0.435  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.576      ;
; 0.440  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.581      ;
; 0.490  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.631      ;
; 0.503  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.644      ;
; 0.511  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.652      ;
; 0.564  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.705      ;
; 0.578  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.719      ;
; 0.579  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.720      ;
; 0.579  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.720      ;
; 0.590  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.731      ;
; 0.614  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.755      ;
; 0.631  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.772      ;
; 0.645  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.786      ;
; 0.657  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.798      ;
; 0.658  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.799      ;
; 0.671  ; CLK_GEN:inst16|\process_1:count[5] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.812      ;
; 0.676  ; CLK_GEN:inst16|\process_1:count[4] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.817      ;
; 0.755  ; CLK_GEN:inst16|\process_1:count[2] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.896      ;
; 0.808  ; CLK_GEN:inst16|\process_1:count[3] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 0.949      ;
; 0.873  ; CLK_GEN:inst16|\process_1:count[0] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 1.014      ;
; 0.901  ; CLK_GEN:inst16|\process_1:count[1] ; CLK_GEN:inst16|CLK10K_1            ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; 0.000        ; 0.037      ; 1.042      ;
+--------+------------------------------------+------------------------------------+-------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK200_1'                                                                                                                          ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.290 ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 1.094      ; 1.013      ;
; 0.166  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.307      ;
; 0.269  ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK4_1   ; CLK_GEN:inst16|CLK200_1 ; -0.500       ; 1.094      ; 1.072      ;
; 0.278  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.419      ;
; 0.279  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.420      ;
; 0.288  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.429      ;
; 0.289  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.430      ;
; 0.345  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.486      ;
; 0.407  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.548      ;
; 0.427  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.568      ;
; 0.437  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.578      ;
; 0.447  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.588      ;
; 0.450  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.591      ;
; 0.455  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.596      ;
; 0.459  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.600      ;
; 0.476  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.617      ;
; 0.479  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.620      ;
; 0.517  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.658      ;
; 0.590  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.731      ;
; 0.591  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.732      ;
; 0.593  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.734      ;
; 0.594  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.735      ;
; 0.640  ; CLK_GEN:inst16|\process_3:count[0] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.781      ;
; 0.693  ; CLK_GEN:inst16|\process_3:count[3] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.834      ;
; 0.755  ; CLK_GEN:inst16|\process_3:count[4] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.896      ;
; 0.826  ; CLK_GEN:inst16|\process_3:count[1] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.967      ;
; 0.829  ; CLK_GEN:inst16|\process_3:count[2] ; CLK_GEN:inst16|CLK4_1              ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK200_1 ; 0.000        ; 0.037      ; 0.970      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK10K_1'                                                                                                                          ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.273 ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 1.341      ; 1.277      ;
; 0.173  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.314      ;
; 0.256  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.397      ;
; 0.279  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.420      ;
; 0.279  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.420      ;
; 0.308  ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK200_1 ; CLK_GEN:inst16|CLK10K_1 ; -0.500       ; 1.341      ; 1.358      ;
; 0.310  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.451      ;
; 0.428  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.569      ;
; 0.437  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.578      ;
; 0.440  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.581      ;
; 0.453  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.594      ;
; 0.481  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.622      ;
; 0.492  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.633      ;
; 0.492  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.633      ;
; 0.495  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.636      ;
; 0.529  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.670      ;
; 0.531  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.672      ;
; 0.611  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.752      ;
; 0.618  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.759      ;
; 0.618  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.759      ;
; 0.622  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.763      ;
; 0.622  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.763      ;
; 0.696  ; CLK_GEN:inst16|\process_2:count[4] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.837      ;
; 0.778  ; CLK_GEN:inst16|\process_2:count[2] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.919      ;
; 0.814  ; CLK_GEN:inst16|\process_2:count[3] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 0.955      ;
; 0.904  ; CLK_GEN:inst16|\process_2:count[0] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 1.045      ;
; 0.908  ; CLK_GEN:inst16|\process_2:count[1] ; CLK_GEN:inst16|CLK200_1            ; CLK_GEN:inst16|CLK10K_1 ; CLK_GEN:inst16|CLK10K_1 ; 0.000        ; 0.037      ; 1.049      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                           ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+
; -0.161 ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; 0.000        ; 1.229      ; 1.287      ;
; 0.166  ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.173  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[0] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.181  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.322      ;
; 0.256  ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.397      ;
; 0.282  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.423      ;
; 0.284  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.287  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.287  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|count[3] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.289  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[2] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.430      ;
; 0.291  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|count[1] ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 0.432      ;
; 0.394  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1  ; CLK_GEN:inst16|CLK1M_1 ; CLK         ; -0.500       ; 1.229      ; 1.342      ;
; 0.898  ; CLK_GEN:inst16|count[2] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 1.039      ;
; 0.944  ; CLK_GEN:inst16|count[0] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 1.085      ;
; 1.012  ; CLK_GEN:inst16|count[3] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 1.153      ;
; 1.044  ; CLK_GEN:inst16|count[1] ; CLK_GEN:inst16|CLK1M_1  ; CLK                    ; CLK         ; 0.000        ; 0.037      ; 1.185      ;
+--------+-------------------------+-------------------------+------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                                                                ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                       ; Latch Clock                                                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.011 ; inst9     ; inst9   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.219      ; 0.314      ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                        ; To Node                                                                                             ; Launch Clock                                                                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.029   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.425      ;
; 0.176   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.572      ;
; 0.179   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.575      ;
; 0.242   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.638      ;
; 0.245   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.641      ;
; 0.272   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.272   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.273   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]              ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.274   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.274   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.308   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.704      ;
; 0.311   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.707      ;
; 0.374   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.770      ;
; 0.377   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.773      ;
; 0.421   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.421   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.422   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.422   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.422   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.431   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.431   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.432   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.432   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.434   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.434   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.435   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.435   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.440   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.836      ;
; 0.443   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 0.839      ;
; 0.470   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.902      ;
; 0.484   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.484   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.625      ;
; 0.485   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.485   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.487   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.487   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.488   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.488   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.497   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.497   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.498   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.500   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.500   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.501   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.550   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.691      ;
; 0.550   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.691      ;
; 0.551   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.553   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.694      ;
; 0.553   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.694      ;
; 0.554   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
; 0.563   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.563   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.566   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.566   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.570   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.466      ;
; 0.616   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.757      ;
; 0.617   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.758      ;
; 0.619   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.760      ;
; 0.620   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.761      ;
; 0.629   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.632   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.773      ;
; 0.682   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.823      ;
; 0.685   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.826      ;
; 0.703   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.599      ;
; 0.766   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.662      ;
; 0.769   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.665      ;
; 0.832   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.728      ;
; 0.835   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.731      ;
; 0.898   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.794      ;
; 0.901   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.797      ;
; 0.964   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.860      ;
; 0.967   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.863      ;
; 1.015   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|inst1                                                                                     ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.947      ;
; 1.030   ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]               ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.117      ; 0.926      ;
; 2.609   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.700      ;
; 2.609   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.700      ;
; 2.676   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.767      ;
; 2.693   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.784      ;
; 2.786   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.877      ;
; 2.791   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.882      ;
; 2.805   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.896      ;
; 2.807   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.898      ;
; 2.893   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.984      ;
; 2.897   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 1.988      ;
; 2.949   ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 2.040      ;
; 500.395 ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10]              ; SPK0:inst|inst1                                                                                     ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.073      ; 0.572      ;
; 500.411 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.003      ; 0.518      ;
; 500.411 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.003      ; 0.518      ;
; 500.411 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.003      ; 0.518      ;
; 500.411 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.003      ; 0.518      ;
; 500.411 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.003      ; 0.518      ;
; 500.411 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.003      ; 0.518      ;
; 500.411 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.003      ; 0.518      ;
; 500.411 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.003      ; 0.518      ;
; 500.411 ; SPK0:inst|inst1                                                                                                  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 0.003      ; 0.518      ;
+---------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_GEN:inst16|CLK4_1'                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.253 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.224      ; 0.601      ;
; 0.285 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.426      ;
; 0.288 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.429      ;
; 0.288 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.429      ;
; 0.289 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.430      ;
; 0.290 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.431      ;
; 0.294 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.224      ; 0.642      ;
; 0.300 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.224      ; 0.648      ;
; 0.301 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.442      ;
; 0.302 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.224      ; 0.650      ;
; 0.330 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.224      ; 0.678      ;
; 0.380 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.224      ; 0.728      ;
; 0.420 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.224      ; 0.768      ;
; 0.424 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.224      ; 0.772      ;
; 0.434 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.575      ;
; 0.438 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.579      ;
; 0.439 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.580      ;
; 0.446 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.587      ;
; 0.448 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.589      ;
; 0.448 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.589      ;
; 0.448 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.589      ;
; 0.449 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.590      ;
; 0.451 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.592      ;
; 0.451 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.592      ;
; 0.497 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.638      ;
; 0.501 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.642      ;
; 0.502 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.643      ;
; 0.504 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.645      ;
; 0.505 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.646      ;
; 0.512 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.653      ;
; 0.514 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.655      ;
; 0.514 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.655      ;
; 0.515 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.656      ;
; 0.517 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.658      ;
; 0.567 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.708      ;
; 0.568 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.709      ;
; 0.570 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.711      ;
; 0.578 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.719      ;
; 0.580 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.721      ;
; 0.583 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.724      ;
; 0.633 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.774      ;
; 0.646 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.787      ;
; 0.803 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.944      ;
; 0.803 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.944      ;
; 0.820 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.961      ;
; 0.820 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.961      ;
; 0.820 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 0.961      ;
; 0.862 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.003      ;
; 0.862 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.003      ;
; 0.862 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.003      ;
; 0.862 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.003      ;
; 0.862 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.003      ;
; 0.862 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.003      ;
; 0.881 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.022      ;
; 0.881 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.022      ;
; 0.881 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.022      ;
; 0.881 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.022      ;
; 0.881 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.022      ;
; 0.881 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.022      ;
; 0.881 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.022      ;
; 0.957 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.098      ;
; 1.001 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.142      ;
; 1.001 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.142      ;
; 1.001 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.142      ;
; 1.001 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.142      ;
; 1.010 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.151      ;
; 1.010 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.151      ;
; 1.010 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.151      ;
; 1.010 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.151      ;
; 1.010 ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5] ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ; CLK_GEN:inst16|CLK4_1 ; CLK_GEN:inst16|CLK4_1 ; 0.000        ; 0.037      ; 1.151      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK4_1'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK4_1 ; Rise       ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]                       ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]                       ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]                       ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]                       ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]                       ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]                       ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]                       ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]                       ;
; 0.331  ; 0.561        ; 0.230          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst13|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                                ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|inclk[0]                                                                                   ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|outclk                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1|q                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1|q                                                                                                  ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|inclk[0]                                                                                   ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst16|CLK4_1~clkctrl|outclk                                                                                     ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst13|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                                                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                                                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                                                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                                                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                                                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                                                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                                                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK4_1 ; Rise       ; inst8|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                                                ;
+--------+--------------+----------------+------------------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK1M_1'                                                                   ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|CLK10K_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[5] ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|CLK10K_1            ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[0] ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[1] ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[2] ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[3] ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[4] ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[5] ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|CLK10K_1            ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[0] ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[1] ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[2] ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[3] ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[4] ;
; 0.340  ; 0.556        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; CLK_GEN:inst16|\process_1:count[5] ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK10K_1|clk                ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[0]|clk     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[1]|clk     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[2]|clk     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[3]|clk     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[4]|clk     ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[5]|clk     ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|inclk[0]    ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|outclk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1|q                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1|q                   ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|inclk[0]    ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK1M_1~clkctrl|outclk      ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|CLK10K_1|clk                ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[0]|clk     ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[1]|clk     ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[2]|clk     ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[3]|clk     ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[4]|clk     ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK1M_1 ; Rise       ; inst16|\process_1:count[5]|clk     ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK10K_1'                                                                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|CLK200_1            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[4] ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|CLK200_1            ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[0] ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[1] ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[2] ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[3] ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[4] ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|CLK200_1            ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[0] ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[1] ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[2] ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[3] ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; CLK_GEN:inst16|\process_2:count[4] ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK200_1|clk                ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[0]|clk     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[1]|clk     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[2]|clk     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[3]|clk     ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[4]|clk     ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|inclk[0]   ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1|q                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1|q                  ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|inclk[0]   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK10K_1~clkctrl|outclk     ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|CLK200_1|clk                ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[0]|clk     ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[1]|clk     ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[2]|clk     ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[3]|clk     ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK10K_1 ; Rise       ; inst16|\process_2:count[4]|clk     ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_GEN:inst16|CLK200_1'                                                                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|CLK4_1              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[4] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|CLK4_1              ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[0] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[1] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[2] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[3] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[4] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|CLK4_1              ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[0] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[1] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[2] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[3] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; CLK_GEN:inst16|\process_3:count[4] ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK4_1|clk                  ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[0]|clk     ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[1]|clk     ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[2]|clk     ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[3]|clk     ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[4]|clk     ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|inclk[0]   ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|outclk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1|q                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1|q                  ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|inclk[0]   ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK200_1~clkctrl|outclk     ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|CLK4_1|clk                  ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[0]|clk     ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[1]|clk     ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[2]|clk     ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[3]|clk     ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; CLK_GEN:inst16|CLK200_1 ; Rise       ; inst16|\process_3:count[4]|clk     ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]'                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                              ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                        ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                        ;
; 0.311  ; 0.527        ; 0.216          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9                                                                        ;
; 0.390  ; 0.390        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                    ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.443  ; 0.443        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|datab      ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|combout ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|cout       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cin       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10|cout      ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10~0|cin     ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cin        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1|cout       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cin        ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2|cout       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cin        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3|cout       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cin        ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4|cout       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cin        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5|cout       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cin        ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6|cout       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cin        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7|cout       ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cin        ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8|cout       ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cin        ;
; 0.496  ; 0.496        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Fall       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9|cout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|q          ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst9|clk                                                                    ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0|datab      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 24.438 ; 24.622       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|CLK1M_1                                       ;
; 24.438 ; 24.622       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[0]                                      ;
; 24.438 ; 24.622       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[1]                                      ;
; 24.438 ; 24.622       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[2]                                      ;
; 24.438 ; 24.622       ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; CLK_GEN:inst16|count[3]                                      ;
; 24.597 ; 24.597       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.597 ; 24.597       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.618 ; 24.618       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|CLK1M_1|clk                                           ;
; 24.618 ; 24.618       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[0]|clk                                          ;
; 24.618 ; 24.618       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[1]|clk                                          ;
; 24.618 ; 24.618       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[2]|clk                                          ;
; 24.618 ; 24.618       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst16|count[3]|clk                                          ;
; 24.623 ; 24.623       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 24.625 ; 24.625       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 24.642 ; 24.642       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                    ;
; 24.642 ; 24.642       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                      ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                  ;
; 25.159 ; 25.375       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|CLK1M_1                                       ;
; 25.159 ; 25.375       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[0]                                      ;
; 25.159 ; 25.375       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[1]                                      ;
; 25.159 ; 25.375       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[2]                                      ;
; 25.159 ; 25.375       ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; CLK_GEN:inst16|count[3]                                      ;
; 25.358 ; 25.358       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                    ;
; 25.358 ; 25.358       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                      ;
; 25.374 ; 25.374       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.377 ; 25.377       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                  ;
; 25.381 ; 25.381       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|CLK1M_1|clk                                           ;
; 25.381 ; 25.381       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[0]|clk                                          ;
; 25.381 ; 25.381       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[1]|clk                                          ;
; 25.381 ; 25.381       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[2]|clk                                          ;
; 25.381 ; 25.381       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst16|count[3]|clk                                          ;
; 25.401 ; 25.401       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.401 ; 25.401       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                          ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|CLK1M_1                                       ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[0]                                      ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[1]                                      ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[2]                                      ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; CLK   ; Rise       ; CLK_GEN:inst16|count[3]                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                              ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+
; 499.756 ; 499.972      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst|inst1                                                                                     ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ;
; 499.843 ; 500.027      ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst|inst1                                                                                     ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst1|clk                                                                                      ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                              ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                               ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst1|clk                                                                                      ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[10]|clk                              ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|inst|lpm_counter_component|auto_generated|counter_reg_bit[9]|clk                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[10] ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[1]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[2]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[3]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[4]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[5]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[6]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[7]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[8]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[9]  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; SPK0:inst|inst1                                                                                     ;
+---------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                            ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 3.971 ; 4.111 ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 3.726 ; 3.862 ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                               ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                    ; -7.839   ; -0.407 ; N/A      ; N/A     ; -3.201              ;
;  CLK                                                                                                ; -0.136   ; -0.161 ; N/A      ; N/A     ; 24.438              ;
;  CLK_GEN:inst16|CLK10K_1                                                                            ; -1.987   ; -0.295 ; N/A      ; N/A     ; -1.487              ;
;  CLK_GEN:inst16|CLK1M_1                                                                             ; -1.970   ; -0.407 ; N/A      ; N/A     ; -1.487              ;
;  CLK_GEN:inst16|CLK200_1                                                                            ; -1.697   ; -0.298 ; N/A      ; N/A     ; -1.487              ;
;  CLK_GEN:inst16|CLK4_1                                                                              ; -2.848   ; 0.253  ; N/A      ; N/A     ; -3.201              ;
;  SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -0.388   ; -0.005 ; N/A      ; N/A     ; -1.487              ;
;  inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; -7.839   ; -0.152 ; N/A      ; N/A     ; 499.717             ;
; Design-wide TNS                                                                                     ; -133.154 ; -1.045 ; 0.0      ; 0.0     ; -45.219             ;
;  CLK                                                                                                ; -0.136   ; -0.161 ; N/A      ; N/A     ; 0.000               ;
;  CLK_GEN:inst16|CLK10K_1                                                                            ; -8.276   ; -0.295 ; N/A      ; N/A     ; -8.922              ;
;  CLK_GEN:inst16|CLK1M_1                                                                             ; -8.981   ; -0.407 ; N/A      ; N/A     ; -10.409             ;
;  CLK_GEN:inst16|CLK200_1                                                                            ; -7.913   ; -0.298 ; N/A      ; N/A     ; -8.922              ;
;  CLK_GEN:inst16|CLK4_1                                                                              ; -23.436  ; 0.000  ; N/A      ; N/A     ; -15.097             ;
;  SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; -0.388   ; -0.005 ; N/A      ; N/A     ; -1.869              ;
;  inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; -84.024  ; -0.152 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                            ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 8.923 ; 8.853 ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                    ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+
; SPK       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 3.726 ; 3.862 ; Rise       ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ;
+-----------+----------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; SPK           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SPK           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                         ; To Clock                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                ; CLK                                                                                                ; 16       ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; CLK                                                                                                ; 1        ; 1        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; CLK_GEN:inst16|CLK1M_1                                                                             ; 45       ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; CLK_GEN:inst16|CLK1M_1                                                                             ; 1        ; 1        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK4_1                                                                              ; CLK_GEN:inst16|CLK4_1                                                                              ; 172      ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; CLK_GEN:inst16|CLK10K_1                                                                            ; 35       ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; CLK_GEN:inst16|CLK10K_1                                                                            ; 1        ; 1        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK4_1                                                                              ; CLK_GEN:inst16|CLK200_1                                                                            ; 1        ; 1        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; CLK_GEN:inst16|CLK200_1                                                                            ; 35       ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 43       ; 0        ; 0        ; 0        ;
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 55       ; 11       ; 10       ; 0        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 11       ; 11       ; 1        ; 1        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                         ; To Clock                                                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                ; CLK                                                                                                ; 16       ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; CLK                                                                                                ; 1        ; 1        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK1M_1                                                                             ; CLK_GEN:inst16|CLK1M_1                                                                             ; 45       ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; CLK_GEN:inst16|CLK1M_1                                                                             ; 1        ; 1        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK4_1                                                                              ; CLK_GEN:inst16|CLK4_1                                                                              ; 172      ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK10K_1                                                                            ; CLK_GEN:inst16|CLK10K_1                                                                            ; 35       ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; CLK_GEN:inst16|CLK10K_1                                                                            ; 1        ; 1        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK4_1                                                                              ; CLK_GEN:inst16|CLK200_1                                                                            ; 1        ; 1        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK200_1                                                                            ; CLK_GEN:inst16|CLK200_1                                                                            ; 35       ; 0        ; 0        ; 0        ;
; CLK_GEN:inst16|CLK4_1                                                                              ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 43       ; 0        ; 0        ; 0        ;
; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 55       ; 11       ; 10       ; 0        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; inst17|altpll_component|auto_generated|pll1|clk[0]                                                 ; 11       ; 11       ; 1        ; 1        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning: Tcl Script File PLL2.qip not found
    Info: set_global_assignment -name QIP_FILE PLL2.qip
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 29 20:52:03 2017
Info: Command: quartus_sta zidongmusic -c zidongmusic
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'zidongmusic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 50.000 -waveform {0.000 25.000} -name CLK CLK
    Info: create_generated_clock -source {inst17|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -duty_cycle 50.00 -name {inst17|altpll_component|auto_generated|pll1|clk[0]} {inst17|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLK_GEN:inst16|CLK4_1 CLK_GEN:inst16|CLK4_1
    Info: create_clock -period 1.000 -name CLK_GEN:inst16|CLK200_1 CLK_GEN:inst16|CLK200_1
    Info: create_clock -period 1.000 -name CLK_GEN:inst16|CLK10K_1 CLK_GEN:inst16|CLK10K_1
    Info: create_clock -period 1.000 -name CLK_GEN:inst16|CLK1M_1 CLK_GEN:inst16|CLK1M_1
    Info: create_clock -period 1.000 -name SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.839
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.839       -84.024 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -2.848       -23.436 CLK_GEN:inst16|CLK4_1 
    Info:    -1.987        -8.276 CLK_GEN:inst16|CLK10K_1 
    Info:    -1.970        -8.981 CLK_GEN:inst16|CLK1M_1 
    Info:    -1.697        -7.913 CLK_GEN:inst16|CLK200_1 
    Info:    -0.388        -0.388 SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:    -0.136        -0.136 CLK 
Info: Worst-case hold slack is -0.407
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.407        -0.407 CLK_GEN:inst16|CLK1M_1 
    Info:    -0.298        -0.298 CLK_GEN:inst16|CLK200_1 
    Info:    -0.295        -0.295 CLK_GEN:inst16|CLK10K_1 
    Info:    -0.020        -0.020 CLK 
    Info:    -0.020        -0.020 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.005        -0.005 SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:     0.693         0.000 CLK_GEN:inst16|CLK4_1 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201       -15.097 CLK_GEN:inst16|CLK4_1 
    Info:    -1.487       -10.409 CLK_GEN:inst16|CLK1M_1 
    Info:    -1.487        -8.922 CLK_GEN:inst16|CLK10K_1 
    Info:    -1.487        -8.922 CLK_GEN:inst16|CLK200_1 
    Info:    -1.487        -1.651 SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:    24.789         0.000 CLK 
    Info:   499.719         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.956
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.956       -74.154 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -2.466       -20.345 CLK_GEN:inst16|CLK4_1 
    Info:    -1.811        -7.091 CLK_GEN:inst16|CLK10K_1 
    Info:    -1.777        -7.592 CLK_GEN:inst16|CLK1M_1 
    Info:    -1.529        -6.735 CLK_GEN:inst16|CLK200_1 
    Info:    -0.237        -0.237 SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:    -0.085        -0.085 CLK 
Info: Worst-case hold slack is -0.316
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.316        -0.316 CLK_GEN:inst16|CLK1M_1 
    Info:    -0.254        -0.254 CLK_GEN:inst16|CLK10K_1 
    Info:    -0.195        -0.195 CLK_GEN:inst16|CLK200_1 
    Info:    -0.152        -0.152 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.021        -0.021 CLK 
    Info:     0.000         0.000 SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:     0.636         0.000 CLK_GEN:inst16|CLK4_1 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.201
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.201       -15.097 CLK_GEN:inst16|CLK4_1 
    Info:    -1.487       -10.409 CLK_GEN:inst16|CLK1M_1 
    Info:    -1.487        -8.922 CLK_GEN:inst16|CLK10K_1 
    Info:    -1.487        -8.922 CLK_GEN:inst16|CLK200_1 
    Info:    -1.487        -1.869 SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:    24.799         0.000 CLK 
    Info:   499.717         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK200_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK10K_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK200_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK4_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK10K_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.765
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.765       -29.450 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.658        -5.264 CLK_GEN:inst16|CLK4_1 
    Info:    -0.270        -0.521 CLK_GEN:inst16|CLK10K_1 
    Info:    -0.270        -0.515 CLK_GEN:inst16|CLK1M_1 
    Info:    -0.140        -0.385 CLK_GEN:inst16|CLK200_1 
    Info:     0.218         0.000 CLK 
    Info:     0.429         0.000 SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
Info: Worst-case hold slack is -0.319
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.319        -0.319 CLK_GEN:inst16|CLK1M_1 
    Info:    -0.290        -0.290 CLK_GEN:inst16|CLK200_1 
    Info:    -0.273        -0.273 CLK_GEN:inst16|CLK10K_1 
    Info:    -0.161        -0.161 CLK 
    Info:     0.011         0.000 SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:     0.029         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.253         0.000 CLK_GEN:inst16|CLK4_1 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000        -9.000 CLK_GEN:inst16|CLK4_1 
    Info:    -1.000        -7.000 CLK_GEN:inst16|CLK1M_1 
    Info:    -1.000        -6.000 CLK_GEN:inst16|CLK10K_1 
    Info:    -1.000        -6.000 CLK_GEN:inst16|CLK200_1 
    Info:    -1.000        -1.000 SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0] 
    Info:    24.438         0.000 CLK 
    Info:   499.756         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 248 megabytes
    Info: Processing ended: Mon May 29 20:52:15 2017
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


