<DOC>
<DOCNO>
EP-0009782
</DOCNO>
<TEXT>
<DATE>
19800416
</DATE>
<IPC-CLASSIFICATIONS>
<main>H01L-27/08</main> H01L-27/08 H01L-29/66 H01L-29/78 H01L-27/085 H01L-27/092 
</IPC-CLASSIFICATIONS>
<TITLE>
cmos semiconductor device.
</TITLE>
<APPLICANT>
tokyo shibaura electric co jp<sep>tokyo shibaura denki kabushiki kaisha<sep>kabushiki kaisha toshiba72, horikawa-cho, saiwai-kukawasaki-shi, kanagawa-ken 210jp<sep>tokyo shibaura denki kabushiki kaisha  <sep>
</APPLICANT>
<INVENTOR>
uchida yukimasa<sep>uchida, yukimasa<sep>uchida, yukimasamaeda heights 1524 511-2, maeda-cho totsuka-kuyokohama-shijp<sep>uchida, yukimasa<sep>uchida, yukimasamaeda heights 1524 511-2, maeda-cho totsuka-kuyokohama-shijp<sep>
</INVENTOR>
<ABSTRACT>
a complementary type mos transistor device is disclosed  including a p-channel type mos transistor having  source, drain and gate regions (10, 12, 20) formed in the  n-well region (6) which is formed in the surface area of a  p-type semiconductor layer (4) and an n-channel mos transistor  having source, drain and gate regions (13, 14, 22)  formed in said semiconductor layer (4).  the semiconductor  layer (4) is formed on an n-type semi-conductor body (2) and  a reverse bias voltage is applied between the semiconductor  layer (4) and the semiconductor substrate (2).  
</ABSTRACT>
</TEXT>
</DOC>
