gtwizard_ultrascale_v1_7_gthe4_channel.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/ip_0/sim/vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gtwrapper_gtwizard_gthe4.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/ip_0/sim/vid_phy_controller_0_gtwrapper_gtwizard_gthe4.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gtwrapper_gtwizard_top.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/ip_0/sim/vid_phy_controller_0_gtwrapper_gtwizard_top.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gtwrapper.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/ip_0/sim/vid_phy_controller_0_gtwrapper.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gtxe2_hdmi_txaln.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_gtxe2_hdmi_txaln.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gtxe2_hdmi_xcvr.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_gtxe2_hdmi_xcvr.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_clkdet.sv,systemverilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_clkdet.sv,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_128_to_64_conv.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_128_to_64_conv.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_64_to_128_conv.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_64_to_128_conv.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gt_usrclk_source.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_gt_usrclk_source.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gt_usrclk_source_8series.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_gt_usrclk_source_8series.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_CLOCK_MODULE.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_CLOCK_MODULE.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_CLOCK_MODULE_8series.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_CLOCK_MODULE_8series.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_plle2_drp.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_plle2_drp.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_mmcme2_drp.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_mmcme2_drp.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_mmcme3_drp.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_mmcme3_drp.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gthe4_common.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_gthe4_common.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_gtwrapper_gthe4_common_wrapper.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/hdl/src/verilog/vid_phy_controller_0_gtwrapper_gthe4_common_wrapper.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0_top.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/synth/vid_phy_controller_0_top.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
vid_phy_controller_0.v,verilog,xil_defaultlib,../../../../fft_fpga_20251.gen/sources_1/ip/vid_phy_controller_0/sim/vid_phy_controller_0.v,incdir="../../../ipstatic/hdl/src/verilog"incdir="../../../../../../../../AMD/2025.1/data/rsb/busdef"incdir="../../../ipstatic/hdl/src/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
