{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 01 10:47:00 2021 " "Info: Processing started: Fri Jan 01 10:47:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[3\] Zf 13.174 ns Longest " "Info: Longest tpd from source pin \"S\[3\]\" to destination pin \"Zf\" is 13.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns S\[3\] 1 PIN PIN_T13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T13; Fanout = 5; PIN Node = 'S\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.646 ns) + CELL(0.228 ns) 5.681 ns Equal0~0 2 COMB LCCOMB_X29_Y2_N16 31 " "Info: 2: + IC(4.646 ns) + CELL(0.228 ns) = 5.681 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 31; COMB Node = 'Equal0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.874 ns" { S[3] Equal0~0 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.366 ns) 7.092 ns Zf~3 3 COMB LCCOMB_X18_Y2_N18 4 " "Info: 3: + IC(1.045 ns) + CELL(0.366 ns) = 7.092 ns; Loc. = LCCOMB_X18_Y2_N18; Fanout = 4; COMB Node = 'Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { Equal0~0 Zf~3 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.366 ns) 8.449 ns Zf~4 4 COMB LCCOMB_X29_Y2_N30 1 " "Info: 4: + IC(0.991 ns) + CELL(0.366 ns) = 8.449 ns; Loc. = LCCOMB_X29_Y2_N30; Fanout = 1; COMB Node = 'Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { Zf~3 Zf~4 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.378 ns) 9.589 ns Zf~13 5 COMB LCCOMB_X22_Y2_N28 1 " "Info: 5: + IC(0.762 ns) + CELL(0.378 ns) = 9.589 ns; Loc. = LCCOMB_X22_Y2_N28; Fanout = 1; COMB Node = 'Zf~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { Zf~4 Zf~13 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.357 ns) 10.681 ns Zf~10 6 COMB LCCOMB_X29_Y2_N20 1 " "Info: 6: + IC(0.735 ns) + CELL(0.357 ns) = 10.681 ns; Loc. = LCCOMB_X29_Y2_N20; Fanout = 1; COMB Node = 'Zf~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { Zf~13 Zf~10 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(1.982 ns) 13.174 ns Zf 7 PIN PIN_AB7 0 " "Info: 7: + IC(0.511 ns) + CELL(1.982 ns) = 13.174 ns; Loc. = PIN_AB7; Fanout = 0; PIN Node = 'Zf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { Zf~10 Zf } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/experiment3/alu/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.484 ns ( 34.04 % ) " "Info: Total cell delay = 4.484 ns ( 34.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.690 ns ( 65.96 % ) " "Info: Total interconnect delay = 8.690 ns ( 65.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.174 ns" { S[3] Equal0~0 Zf~3 Zf~4 Zf~13 Zf~10 Zf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.174 ns" { S[3] {} S[3]~combout {} Equal0~0 {} Zf~3 {} Zf~4 {} Zf~13 {} Zf~10 {} Zf {} } { 0.000ns 0.000ns 4.646ns 1.045ns 0.991ns 0.762ns 0.735ns 0.511ns } { 0.000ns 0.807ns 0.228ns 0.366ns 0.366ns 0.378ns 0.357ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 01 10:47:00 2021 " "Info: Processing ended: Fri Jan 01 10:47:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
