sig_0 clock
sig_1 flash_clk
sig_2 flash_csb
sig_3 flash_io0
sig_4 flash_io1
sig_5 gpio
sig_6 mprj_io[0]
sig_7 mprj_io[1]
sig_8 mprj_io[2]
sig_9 mprj_io[3]
sig_10 mprj_io[4]
sig_11 mprj_io[5]
sig_12 mprj_io[6]
sig_13 mprj_io[7]
sig_14 mprj_io[8]
sig_15 mprj_io[9]
sig_16 mprj_io[10]
sig_17 mprj_io[11]
sig_18 mprj_io[12]
sig_19 mprj_io[13]
sig_20 mprj_io[14]
sig_21 mprj_io[15]
sig_22 mprj_io[16]
sig_23 mprj_io[17]
sig_24 mprj_io[18]
sig_25 mprj_io[19]
sig_26 mprj_io[20]
sig_27 mprj_io[21]
sig_28 mprj_io[22]
sig_29 mprj_io[23]
sig_30 mprj_io[24]
sig_31 mprj_io[25]
sig_32 mprj_io[26]
sig_33 mprj_io[27]
sig_34 mprj_io[28]
sig_35 mprj_io[29]
sig_36 mprj_io[30]
sig_37 mprj_io[31]
sig_38 mprj_io[32]
sig_39 mprj_io[33]
sig_40 mprj_io[34]
sig_41 mprj_io[35]
sig_42 mprj_io[36]
sig_43 mprj_io[37]
xres4v2_0 resetb
vccd_lvc_0 vccd
vdda_hvc_0 vdda
vddio_hvc_0 vddio
vddio_hvc_1 vddio
vssa_hvc_0 vssa
vssd_lvc_0 vssd
vssio_hvc_0 vssio
vssio_hvc_1 vssio
vccd_lvc_1 vccd1
vdda_hvc_1 vdda1
vssa_hvc_1 vssa1
vssd_lvc_1 vssd1
vccd_lvc_2 vccd2
vdda_hvc_2 vdda2
vdda_hvc_3 vdda2
vssa_hvc_2 vssa1
vssa_hvc_3 vssa2
vssd_lvc_2 vssd2
