Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  8 13:16:29 2020
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.518    -9179.091                   3929                20498        0.012        0.000                      0                20498       -0.402       -1.608                       4                 10484  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
SP_OV_i/DELAY_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_0_1    {0.000 1.613}        3.226           310.000         
  clkfbout_SP_OV_clk_wiz_0_1    {0.000 25.000}       50.000          20.000          
SP_OV_i/REF_CLK/inst/clk_in1    {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_1_1_1  {0.000 1.087}        2.174           460.000         
  clk_out2_SP_OV_clk_wiz_1_1_1  {0.272 1.359}        2.174           460.000         
  clk_out3_SP_OV_clk_wiz_1_1_1  {0.543 1.630}        2.174           460.000         
  clk_out4_SP_OV_clk_wiz_1_1_1  {0.815 1.902}        2.174           460.000         
  clkfbout_SP_OV_clk_wiz_1_1_1  {0.000 25.000}       50.000          20.000          
SP_OV_i/TIMER_CLK/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SP_OV_clk_wiz_1_2_1  {0.000 4.000}        8.000           125.000         
  clkfbout_SP_OV_clk_wiz_1_2_1  {0.000 5.000}        10.000          100.000         
clk_fpga_0                      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SP_OV_i/DELAY_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_0_1                                                                                                                                                      0.001        0.000                       0                    51  
  clkfbout_SP_OV_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  
SP_OV_i/REF_CLK/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_1_1_1       -1.958     -818.457                   1516                 2224        0.018        0.000                      0                 2224       -0.402       -1.608                       4                  1879  
  clk_out2_SP_OV_clk_wiz_1_1_1                                                                                                                                                    0.019        0.000                       0                    18  
  clk_out3_SP_OV_clk_wiz_1_1_1                                                                                                                                                    0.019        0.000                       0                    18  
  clk_out4_SP_OV_clk_wiz_1_1_1                                                                                                                                                    0.019        0.000                       0                    18  
  clkfbout_SP_OV_clk_wiz_1_1_1                                                                                                                                                   47.845        0.000                       0                     3  
SP_OV_i/TIMER_CLK/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SP_OV_clk_wiz_1_2_1       -0.116       -1.347                     18                  528        0.169        0.000                      0                  528        3.500        0.000                       0                   402  
  clkfbout_SP_OV_clk_wiz_1_2_1                                                                                                                                                    7.845        0.000                       0                     3  
clk_fpga_0                           -0.025       -0.025                      1                15480        0.012        0.000                      0                15480        4.020        0.000                       0                  8086  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_0_1         -3.738     -836.011                    240                  240        0.110        0.000                      0                  240  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_0_1         -3.410     -156.961                     48                   48        0.075        0.000                      0                   48  
clk_out2_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -0.829       -7.061                     15                   16        0.124        0.000                      0                   16  
clk_out3_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -1.256       -8.397                     10                   16        0.173        0.000                      0                   16  
clk_out4_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_1_1       -1.362      -11.783                     16                   16        0.448        0.000                      0                   16  
clk_out1_SP_OV_clk_wiz_1_2_1  clk_out1_SP_OV_clk_wiz_1_1_1       -3.861       -3.861                      1                    1        0.237        0.000                      0                    1  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_1_1_1       -4.518    -6289.755                   1750                 1750        0.046        0.000                      0                 1750  
clk_out1_SP_OV_clk_wiz_1_1_1  clk_out1_SP_OV_clk_wiz_1_2_1       -4.131     -988.604                    272                  272        0.129        0.000                      0                  272  
clk_fpga_0                    clk_out1_SP_OV_clk_wiz_1_2_1       -3.409     -826.545                    396                  396        0.029        0.000                      0                  396  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/DELAY_CLK/inst/clk_in1
  To Clock:  SP_OV_i/DELAY_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/DELAY_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/DELAY_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 1.613 }
Period(ns):         3.226
Sources:            { SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         3.226       0.001      IDELAYCTRL_X1Y2  SP_OV_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y149    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y147    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y148    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y145    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y146    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y143    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y144    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y141    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
Min Period  n/a     IDELAYE2/C          n/a            2.360         3.226       0.866      IDELAY_X1Y142    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         3.226       2.038      IDELAYCTRL_X1Y2  SP_OV_i/IDELAY_CTRL_WRAPPER_0/U0/IDELAYCTRL_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.226       210.134    MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_1
  To Clock:  clkfbout_SP_OV_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   SP_OV_i/DELAY_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/REF_CLK/inst/clk_in1
  To Clock:  SP_OV_i/REF_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/REF_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/REF_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :         1516  Failing Endpoints,  Worst Slack       -1.958ns,  Total Violation     -818.457ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            4  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation       -1.608ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.958ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 1.583ns (43.144%)  route 2.086ns (56.856%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 3.790 - 2.174 ) 
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.059     2.062    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X106Y100       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.419     2.481 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/Q
                         net (fo=2, routed)           1.241     3.722    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout[7]
    SLICE_X107Y94        LUT4 (Prop_lut4_I3_O)        0.297     4.019 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.019    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry_i_5_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.420 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.420    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry_n_0
    SLICE_X107Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.534 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.534    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__0_n_0
    SLICE_X107Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.648 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.648    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1_n_0
    SLICE_X107Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.762 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__2/CO[3]
                         net (fo=1, routed)           0.845     5.607    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__2_n_0
    SLICE_X104Y98        LUT6 (Prop_lut6_I0_O)        0.124     5.731 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_i_1/O
                         net (fo=1, routed)           0.000     5.731    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_i_1_n_0
    SLICE_X104Y98        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.613     3.790    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X104Y98        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                         clock pessimism              0.014     3.804    
                         clock uncertainty           -0.111     3.692    
    SLICE_X104Y98        FDRE (Setup_fdre_C_D)        0.081     3.773    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                 -1.958    

Slack (VIOLATED) :        -1.920ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.640ns (40.995%)  route 2.360ns (59.005%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 3.890 - 2.174 ) 
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.908     1.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X58Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518     2.429 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[0]/Q
                         net (fo=2, routed)           1.208     3.637    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg_n_0_[0]
    SLICE_X53Y101        LUT4 (Prop_lut4_I1_O)        0.124     3.761 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry_i_8__1/O
                         net (fo=1, routed)           0.000     3.761    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry_i_8__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.293 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.293    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.407 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.407    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.521 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.521    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.635 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           1.152     5.787    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/EN17_in
    SLICE_X54Y105        LUT6 (Prop_lut6_I3_O)        0.124     5.911 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_i_1__1/O
                         net (fo=1, routed)           0.000     5.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_i_1__1_n_0
    SLICE_X54Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.713     3.890    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X54Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg/C
                         clock pessimism              0.132     4.022    
                         clock uncertainty           -0.111     3.911    
    SLICE_X54Y105        FDRE (Setup_fdre_C_D)        0.081     3.992    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/disabled_reg
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                 -1.920    

Slack (VIOLATED) :        -1.880ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.634ns (41.009%)  route 2.351ns (58.991%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.725ns = ( 3.899 - 2.174 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.725     1.728    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X82Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y97         FDRE (Prop_fdre_C_Q)         0.478     2.206 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[5]/Q
                         net (fo=2, routed)           1.290     3.496    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc[5]
    SLICE_X82Y104        LUT4 (Prop_lut4_I3_O)        0.301     3.797 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry_i_6/O
                         net (fo=1, routed)           0.000     3.797    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry_i_6_n_0
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.177 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.177    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry_n_0
    SLICE_X82Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.294 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.294    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__0_n_0
    SLICE_X82Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.411 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.411    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__1_n_0
    SLICE_X82Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.528 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           1.060     5.589    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/EN17_in
    SLICE_X84Y107        LUT6 (Prop_lut6_I3_O)        0.124     5.713 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_i_1/O
                         net (fo=1, routed)           0.000     5.713    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_i_1_n_0
    SLICE_X84Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.722     3.899    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X84Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg/C
                         clock pessimism              0.014     3.913    
                         clock uncertainty           -0.111     3.802    
    SLICE_X84Y107        FDRE (Setup_fdre_C_D)        0.031     3.833    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/disabled_reg
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 -1.880    

Slack (VIOLATED) :        -1.770ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.630ns (42.044%)  route 2.247ns (57.956%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 3.892 - 2.174 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.716     1.719    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X62Y91         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.478     2.197 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[7]/Q
                         net (fo=2, routed)           1.319     3.516    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg_n_0_[7]
    SLICE_X54Y98         LUT4 (Prop_lut4_I3_O)        0.301     3.817 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.817    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry_i_5__0_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.193 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.193    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.310 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.311    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.428 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.428    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__1_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.545 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           0.927     5.472    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/EN17_in
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.596 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_i_1__0/O
                         net (fo=1, routed)           0.000     5.596    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_i_1__0_n_0
    SLICE_X56Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.715     3.892    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X56Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_reg/C
                         clock pessimism              0.014     3.906    
                         clock uncertainty           -0.111     3.795    
    SLICE_X56Y100        FDRE (Setup_fdre_C_D)        0.031     3.826    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/disabled_reg
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                 -1.770    

Slack (VIOLATED) :        -1.673ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.368ns (36.441%)  route 2.386ns (63.559%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 3.726 - 2.174 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.724     1.727    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X84Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.456     2.183 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=3, routed)           1.243     3.426    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/uQ[19]
    SLICE_X85Y95         LUT4 (Prop_lut4_I2_O)        0.124     3.550 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__1_i_7__2/O
                         net (fo=1, routed)           0.000     3.550    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__1_i_7__2_n_0
    SLICE_X85Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.100 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.100    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__1_n_0
    SLICE_X85Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.214 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN1_carry__2/CO[3]
                         net (fo=3, routed)           1.143     5.357    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/EN17_in
    SLICE_X86Y96         LUT6 (Prop_lut6_I4_O)        0.124     5.481 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_i_1__2/O
                         net (fo=1, routed)           0.000     5.481    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_i_1__2_n_0
    SLICE_X86Y96         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.549     3.726    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X86Y96         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg/C
                         clock pessimism              0.114     3.840    
                         clock uncertainty           -0.111     3.729    
    SLICE_X86Y96         FDRE (Setup_fdre_C_D)        0.079     3.808    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/rstc_reg
  -------------------------------------------------------------------
                         required time                          3.808    
                         arrival time                          -5.481    
  -------------------------------------------------------------------
                         slack                                 -1.673    

Slack (VIOLATED) :        -1.662ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.580ns (16.287%)  route 2.981ns (83.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.037 - 2.174 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.869     1.872    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y99        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     2.328 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/Q
                         net (fo=14, routed)          2.028     4.356    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg_0
    SLICE_X105Y99        LUT6 (Prop_lut6_I0_O)        0.124     4.480 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.953     5.433    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.860     4.037    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[6]/C
                         clock pessimism              0.014     4.051    
                         clock uncertainty           -0.111     3.940    
    SLICE_X108Y105       FDRE (Setup_fdre_C_CE)      -0.169     3.771    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[6]
  -------------------------------------------------------------------
                         required time                          3.771    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 -1.662    

Slack (VIOLATED) :        -1.662ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.580ns (16.287%)  route 2.981ns (83.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.037 - 2.174 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.869     1.872    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y99        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     2.328 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/Q
                         net (fo=14, routed)          2.028     4.356    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg_0
    SLICE_X105Y99        LUT6 (Prop_lut6_I0_O)        0.124     4.480 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.953     5.433    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.860     4.037    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/C
                         clock pessimism              0.014     4.051    
                         clock uncertainty           -0.111     3.940    
    SLICE_X108Y105       FDRE (Setup_fdre_C_CE)      -0.169     3.771    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]
  -------------------------------------------------------------------
                         required time                          3.771    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 -1.662    

Slack (VIOLATED) :        -1.662ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.580ns (16.287%)  route 2.981ns (83.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.037 - 2.174 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.869     1.872    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y99        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     2.328 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/Q
                         net (fo=14, routed)          2.028     4.356    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg_0
    SLICE_X105Y99        LUT6 (Prop_lut6_I0_O)        0.124     4.480 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.953     5.433    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.860     4.037    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[18]/C
                         clock pessimism              0.014     4.051    
                         clock uncertainty           -0.111     3.940    
    SLICE_X108Y105       FDRE (Setup_fdre_C_CE)      -0.169     3.771    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[18]
  -------------------------------------------------------------------
                         required time                          3.771    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 -1.662    

Slack (VIOLATED) :        -1.662ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.580ns (16.287%)  route 2.981ns (83.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.037 - 2.174 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.869     1.872    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y99        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     2.328 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/Q
                         net (fo=14, routed)          2.028     4.356    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg_0
    SLICE_X105Y99        LUT6 (Prop_lut6_I0_O)        0.124     4.480 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.953     5.433    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.860     4.037    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/C
                         clock pessimism              0.014     4.051    
                         clock uncertainty           -0.111     3.940    
    SLICE_X108Y105       FDRE (Setup_fdre_C_CE)      -0.169     3.771    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]
  -------------------------------------------------------------------
                         required time                          3.771    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 -1.662    

Slack (VIOLATED) :        -1.662ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.580ns (16.287%)  route 2.981ns (83.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 4.037 - 2.174 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     1.762    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.869     1.872    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X110Y99        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     2.328 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg/Q
                         net (fo=14, routed)          2.028     4.356    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/listening_reg_0
    SLICE_X105Y99        LUT6 (Prop_lut6_I0_O)        0.124     4.480 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL[7]_i_1/O
                         net (fo=40, routed)          0.953     5.433    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.860     4.037    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X108Y105       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[21]/C
                         clock pessimism              0.014     4.051    
                         clock uncertainty           -0.111     3.940    
    SLICE_X108Y105       FDRE (Setup_fdre_C_CE)      -0.169     3.771    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[21]
  -------------------------------------------------------------------
                         required time                          3.771    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                 -1.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.388ns (77.434%)  route 0.113ns (22.566%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X51Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/Q
                         net (fo=1, routed)           0.112     0.810    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/out[23]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.964 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.964    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.004 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.005    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.058 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.058    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/D[44]
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/aclk
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.040    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.401ns (78.005%)  route 0.113ns (21.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X51Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/Q
                         net (fo=1, routed)           0.112     0.810    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/out[23]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.964 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.964    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.004 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.005    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.071 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.071    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/D[46]
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/aclk
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.040    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.775%)  route 0.205ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.550     0.552    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X52Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/Q
                         net (fo=2, routed)           0.205     0.897    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel[1]
    SLICE_X49Y83         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.819     0.821    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X49Y83         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[1]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.047     0.863    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/EDELAY_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.074%)  route 0.100ns (43.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.720     0.722    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X107Y100       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y100       FDRE (Prop_fdre_C_Q)         0.128     0.850 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/Q
                         net (fo=1, routed)           0.100     0.950    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3[3]
    SLICE_X109Y99        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.908     0.910    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X109Y99        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]/C
                         clock pessimism             -0.005     0.905    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)        -0.008     0.897    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.579     0.581    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=3, routed)           0.116     0.838    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[12]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.035 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.036    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.090 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.090    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[16]
    SLICE_X55Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.934     0.936    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.036    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.424ns (78.946%)  route 0.113ns (21.054%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X51Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/Q
                         net (fo=1, routed)           0.112     0.810    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/out[23]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.964 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.964    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.004 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.005    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.094 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.094    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/D[45]
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/aclk
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.040    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.426ns (79.025%)  route 0.113ns (20.975%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X51Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[39]/Q
                         net (fo=1, routed)           0.112     0.810    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/out[23]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     0.964 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.964    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[39]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.004 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.005    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[43]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.096 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_first_add/opt_has_pipe.first_q_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.096    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/D[47]
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/aclk
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism             -0.005     0.906    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.040    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.272ns (63.384%)  route 0.157ns (36.616%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.555     0.557    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/aclk
    SLICE_X50Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[43]/Q
                         net (fo=1, routed)           0.157     0.878    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_second_add/out[27]
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.986 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_second_add/opt_has_pipe.first_q_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.986    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/D[43]
    SLICE_X48Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.827     0.829    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X48Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.105     0.929    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.272ns (63.384%)  route 0.157ns (36.616%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.637     0.639    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/aclk
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[47]/Q
                         net (fo=1, routed)           0.157     0.960    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_second_add/out[31]
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.068 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_second_add/opt_has_pipe.first_q_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.068    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/D[47]
    SLICE_X48Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.913     0.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X48Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.275ns (63.703%)  route 0.157ns (36.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.637     0.639    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/aclk
    SLICE_X50Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_first_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=1, routed)           0.157     0.960    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_second_add/out[30]
    SLICE_X48Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.071 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_second_add/opt_has_pipe.first_q_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.071    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/D[46]
    SLICE_X48Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.913     0.915    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X48Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.011    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y42     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y46     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y44     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y38     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SP_OV_i/REF_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X81Y104    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X81Y104    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X81Y104    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X81Y103    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y114    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y114    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y114    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y114    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y114    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y114    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y113    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y113    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y113    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y113    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X81Y102    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X81Y109    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X81Y109    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X81Y109    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X81Y109    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X81Y102    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X82Y101    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X55Y100    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X55Y100    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X55Y100    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out2_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y2    SP_OV_i/REF_CLK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X58Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X59Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X58Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X59Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X53Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X51Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X111Y87    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X110Y84    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X58Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X58Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X53Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X53Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y86    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y85    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X58Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X58Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y87    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y87    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y87    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X58Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X58Y77     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out3_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SP_OV_i/REF_CLK/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X59Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X59Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X59Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X59Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X53Y85     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y82     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X106Y86    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X109Y83    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y83    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y83    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y91    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y87    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y76     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y83    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y83    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y94    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y94    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y96    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X113Y96    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X53Y85     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X106Y86    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X59Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out4_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.815 1.902 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y4    SP_OV_i/REF_CLK/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X58Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X57Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X64Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X60Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X43Y83     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X112Y86    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X107Y86    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X57Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X60Y74     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y86    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y87    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y89    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X107Y86    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X111Y89    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y86     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X58Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X58Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y83     SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X110Y90    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y86    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X108Y88    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y75     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X112Y86    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X109Y90    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X58Y78     SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_1_1_1
  To Clock:  clkfbout_SP_OV_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_1_1_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SP_OV_i/TIMER_CLK/inst/clk_in1
  To Clock:  SP_OV_i/TIMER_CLK/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SP_OV_i/TIMER_CLK/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/TIMER_CLK/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_2_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_2_1

Setup :           18  Failing Endpoints,  Worst Slack       -0.116ns,  Total Violation       -1.347ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 2.898ns (37.610%)  route 4.807ns (62.390%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 9.467 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830     9.420    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464     9.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.114     9.581    
                         clock uncertainty           -0.072     9.509    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205     9.304    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 2.898ns (37.610%)  route 4.807ns (62.390%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 9.467 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830     9.420    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464     9.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/C
                         clock pessimism              0.114     9.581    
                         clock uncertainty           -0.072     9.509    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205     9.304    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 2.898ns (37.610%)  route 4.807ns (62.390%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 9.467 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830     9.420    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464     9.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/C
                         clock pessimism              0.114     9.581    
                         clock uncertainty           -0.072     9.509    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205     9.304    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 2.898ns (37.610%)  route 4.807ns (62.390%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 9.467 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830     9.420    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464     9.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/C
                         clock pessimism              0.114     9.581    
                         clock uncertainty           -0.072     9.509    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205     9.304    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.898ns (37.672%)  route 4.795ns (62.328%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 9.470 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467     9.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
                         clock pessimism              0.114     9.584    
                         clock uncertainty           -0.072     9.512    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205     9.307    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.898ns (37.672%)  route 4.795ns (62.328%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 9.470 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467     9.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.114     9.584    
                         clock uncertainty           -0.072     9.512    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205     9.307    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.898ns (37.672%)  route 4.795ns (62.328%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 9.470 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467     9.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/C
                         clock pessimism              0.114     9.584    
                         clock uncertainty           -0.072     9.512    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205     9.307    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.898ns (37.672%)  route 4.795ns (62.328%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 9.470 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467     9.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/C
                         clock pessimism              0.114     9.584    
                         clock uncertainty           -0.072     9.512    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205     9.307    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.898ns (37.672%)  route 4.795ns (62.328%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 9.470 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467     9.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.114     9.584    
                         clock uncertainty           -0.072     9.512    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205     9.307    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@8.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        7.693ns  (logic 2.898ns (37.672%)  route 4.795ns (62.328%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 9.470 - 8.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806     1.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.712     1.715    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.478     2.193 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/Q
                         net (fo=2, routed)           0.956     3.149    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[5]
    SLICE_X54Y62         LUT1 (Prop_lut1_I0_O)        0.295     3.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.444    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_i_4_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.957 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.957    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__0_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.074 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.074    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__1_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.191 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__2_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__3_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.425 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.425    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__4_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.740 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp_carry__5/O[3]
                         net (fo=2, routed)           1.184     5.924    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/minusOp[28]
    SLICE_X51Y66         LUT4 (Prop_lut4_I1_O)        0.307     6.231 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.231    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_i_6_n_0
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.629 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.838     8.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim0_carry__2_n_0
    SLICE_X53Y59         LUT2 (Prop_lut2_I0_O)        0.124     8.591 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817     9.408    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612     9.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     6.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     7.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467     9.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/C
                         clock pessimism              0.114     9.584    
                         clock uncertainty           -0.072     9.512    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205     9.307    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 -0.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.141ns (11.513%)  route 1.084ns (88.487%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.553     0.555    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X49Y63         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.084     1.779    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.094     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.152 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.477     1.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000     1.629    
    SLICE_X47Y60         FDRE (Hold_fdre_C_R)        -0.018     1.611    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.141ns (11.513%)  route 1.084ns (88.487%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.553     0.555    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X49Y63         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.084     1.779    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.094     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.152 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.477     1.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000     1.629    
    SLICE_X47Y60         FDRE (Hold_fdre_C_R)        -0.018     1.611    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.141ns (11.513%)  route 1.084ns (88.487%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.553     0.555    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X49Y63         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.084     1.779    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.094     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.152 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.477     1.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000     1.629    
    SLICE_X47Y60         FDRE (Hold_fdre_C_R)        -0.018     1.611    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.141ns (11.513%)  route 1.084ns (88.487%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.553     0.555    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X49Y63         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.084     1.779    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.094     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X53Y58         LUT2 (Prop_lut2_I1_O)        0.056     1.152 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH_i_1__1/O
                         net (fo=32, routed)          0.477     1.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X47Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000     1.629    
    SLICE_X47Y60         FDRE (Hold_fdre_C_R)        -0.018     1.611    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.658%)  route 0.134ns (27.342%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775     0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.822 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.304     1.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.267 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.134     1.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.561 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.561    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.615 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.615    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[12]
    SLICE_X52Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.094     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.056     1.152 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.514     1.666    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.329     1.337    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.105     1.442    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.260%)  route 0.134ns (26.740%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775     0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.822 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.304     1.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.267 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.134     1.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.561 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.561    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.626 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.626    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[14]
    SLICE_X52Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.094     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.056     1.152 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.514     1.666    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.329     1.337    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.105     1.442    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.373ns (74.340%)  route 0.129ns (25.660%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775     0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.822 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.264     1.086    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     1.250 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.129     1.379    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.535 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.588 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.588    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[4]
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.095     1.097    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.056     1.153 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.437     1.590    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.330     1.260    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.134     1.394    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.386ns (74.988%)  route 0.129ns (25.012%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775     0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.822 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.264     1.086    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     1.250 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.129     1.379    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.535 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.535    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.601 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.601    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[6]
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.095     1.097    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y61         LUT2 (Prop_lut2_I1_O)        0.056     1.153 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH_i_1__0/O
                         net (fo=32, routed)          0.437     1.590    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X50Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.330     1.260    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.134     1.394    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.534%)  route 0.134ns (25.466%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775     0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.822 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.304     1.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.267 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.134     1.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.561 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.561    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.651 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.651    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[13]
    SLICE_X52Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.094     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.056     1.152 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.514     1.666    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism             -0.329     1.337    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.105     1.442    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.534%)  route 0.134ns (25.466%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775     0.777    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.822 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.304     1.126    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.267 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.134     1.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X52Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.561 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.561    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.651 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.651    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[15]
    SLICE_X52Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.094     1.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y63         LUT2 (Prop_lut2_I1_O)        0.056     1.152 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.514     1.666    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.329     1.337    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.105     1.442    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_1_2_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    SP_OV_i/TIMER_CLK/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y20      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y22      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y20      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y22      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X52Y58     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X51Y58     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X51Y58     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X51Y58     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X53Y61     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y66     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y66     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y67     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y67     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y67     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y67     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y68     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y68     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_1_2_1
  To Clock:  clkfbout_SP_OV_clk_wiz_1_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_1_2_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    SP_OV_i/TIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.025ns,  Total Violation       -0.025ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 1.386ns (16.286%)  route 7.124ns (83.714%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.054     3.348    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X108Y107       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y107       FDRE (Prop_fdre_C_Q)         0.518     3.866 f  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=4, routed)           1.020     4.886    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[2]
    SLICE_X108Y107       LUT6 (Prop_lut6_I2_O)        0.124     5.010 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.843     5.854    SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[5]
    SLICE_X104Y112       LUT6 (Prop_lut6_I0_O)        0.124     5.978 r  SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.670     6.648    SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_2_0
    SLICE_X104Y112       LUT6 (Prop_lut6_I1_O)        0.124     6.772 r  SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.455     7.227    SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X104Y109       LUT5 (Prop_lut5_I4_O)        0.124     7.351 r  SP_OV_i/axi_interconnect_0/tier2_xbar_4/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.714     9.066    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[4]
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.124     9.190 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.627     9.816    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_0
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.940 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.442    10.383    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X59Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.507 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.352    11.858    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.562    12.742    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    SP_OV_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.737ns  (logic 1.602ns (18.337%)  route 7.135ns (81.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 13.024 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=79, routed)          6.341    10.821    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I3_O)        0.152    10.973 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.794    11.767    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/D[1]
    SLICE_X106Y128       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.845    13.024    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X106Y128       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                         clock pessimism              0.129    13.153    
                         clock uncertainty           -0.154    12.999    
    SLICE_X106Y128       FDRE (Setup_fdre_C_D)       -0.291    12.708    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.748ns  (logic 1.602ns (18.312%)  route 7.146ns (81.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 13.025 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=79, routed)          6.350    10.831    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X107Y124       LUT4 (Prop_lut4_I3_O)        0.152    10.983 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.796    11.779    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/D[1]
    SLICE_X107Y129       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.846    13.025    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y129       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                         clock pessimism              0.129    13.154    
                         clock uncertainty           -0.154    13.000    
    SLICE_X107Y129       FDRE (Setup_fdre_C_D)       -0.275    12.725    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.779    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 1.602ns (18.378%)  route 7.115ns (81.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=79, routed)          6.599    11.079    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X109Y114       LUT4 (Prop_lut4_I3_O)        0.152    11.231 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.516    11.748    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/D[1]
    SLICE_X110Y114       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.855    13.034    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y114       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                         clock pessimism              0.129    13.163    
                         clock uncertainty           -0.154    13.009    
    SLICE_X110Y114       FDRE (Setup_fdre_C_D)       -0.266    12.743    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 1.574ns (17.379%)  route 7.483ns (82.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=79, routed)          7.483    11.964    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X112Y146       LUT6 (Prop_lut6_I0_O)        0.124    12.088 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1/O
                         net (fo=1, routed)           0.000    12.088    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_0
    SLICE_X112Y146       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.860    13.039    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y146       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X112Y146       FDSE (Setup_fdse_C_D)        0.077    13.091    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.091    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.600ns (18.476%)  route 7.060ns (81.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 13.036 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=79, routed)          5.901    10.381    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X106Y123       LUT4 (Prop_lut4_I3_O)        0.150    10.531 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           1.159    11.691    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0/gpio_core_1/D[1]
    SLICE_X108Y143       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.857    13.036    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X108Y143       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.129    13.165    
                         clock uncertainty           -0.154    13.011    
    SLICE_X108Y143       FDRE (Setup_fdre_C_D)       -0.233    12.778    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.599ns  (logic 1.602ns (18.630%)  route 6.997ns (81.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 13.031 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=79, routed)          6.599    11.079    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X109Y114       LUT4 (Prop_lut4_I3_O)        0.152    11.231 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.399    11.630    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/D[1]
    SLICE_X109Y114       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.852    13.031    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/s_axi_aclk
    SLICE_X109Y114       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.129    13.160    
                         clock uncertainty           -0.154    13.006    
    SLICE_X109Y114       FDRE (Setup_fdre_C_D)       -0.266    12.740    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA4/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 1.600ns (18.615%)  route 6.995ns (81.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 13.039 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=79, routed)          6.199    10.680    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X109Y106       LUT4 (Prop_lut4_I3_O)        0.150    10.830 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.796    11.626    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/D[1]
    SLICE_X113Y103       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.860    13.039    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/s_axi_aclk
    SLICE_X113Y103       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                         clock pessimism              0.129    13.168    
                         clock uncertainty           -0.154    13.014    
    SLICE_X113Y103       FDRE (Setup_fdre_C_D)       -0.269    12.745    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 1.603ns (18.631%)  route 7.001ns (81.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=79, routed)          6.376    10.857    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.153    11.010 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=1, routed)           0.624    11.635    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/D[0]
    SLICE_X110Y107       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.859    13.038    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y107       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.129    13.167    
                         clock uncertainty           -0.154    13.013    
    SLICE_X110Y107       FDRE (Setup_fdre_C_D)       -0.254    12.759    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA5/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 1.740ns (20.198%)  route 6.875ns (79.802%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.701     2.995    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X62Y79         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.518     3.513 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=108, routed)         1.269     4.782    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X59Y73         LUT4 (Prop_lut4_I1_O)        0.152     4.934 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          0.974     5.908    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I1_O)        0.326     6.234 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.683     6.917    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.041 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.615     7.657    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X60Y84         LUT5 (Prop_lut5_I1_O)        0.124     7.781 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.968     8.749    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_3_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.873 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.304     9.177    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[0]_1
    SLICE_X63Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.301 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.445     9.745    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X61Y101        LUT5 (Prop_lut5_I4_O)        0.124     9.869 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.084    10.953    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X33Y102        LUT4 (Prop_lut4_I1_O)        0.124    11.077 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.532    11.610    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X33Y103        FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.653    12.832    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y103        FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X33Y103        FDRE (Setup_fdre_C_D)       -0.067    12.740    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  1.130    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.596%)  route 0.226ns (60.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.609     0.945    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X98Y97         FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.148     1.093 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.226     1.318    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/gpio_io_i_d2[9]
    SLICE_X94Y101        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.964     1.330    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X94Y101        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[9]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X94Y101        FDRE (Hold_fdre_C_D)         0.011     1.306    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.974%)  route 0.210ns (53.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.586     0.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.210     1.272    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/gpio_Data_In[10]
    SLICE_X62Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.317 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1[10]_i_1_n_0
    SLICE_X62Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.849     1.215    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1_reg[10]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.120     1.305    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[10].reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.977%)  route 0.219ns (54.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.562     0.898    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y46         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[7]/Q
                         net (fo=1, routed)           0.219     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/gpio_Data_In[7]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.302 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.302    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1[7]_i_1_n_0
    SLICE_X42Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.825     1.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     1.282    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[7].reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.860%)  route 0.202ns (49.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.551     0.887    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y66         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/Q
                         net (fo=1, routed)           0.202     1.253    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[44]
    SLICE_X50Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.298 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=2, routed)           0.000     1.298    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X50Y67         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.812     1.178    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y67         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.120     1.263    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/ip2bus_data_i_D1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.226ns (53.657%)  route 0.195ns (46.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.549     0.885    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X48Y82         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=18, routed)          0.195     1.208    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.098     1.306 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.306    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/ip2bus_data[7]
    SLICE_X50Y82         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/ip2bus_data_i_D1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.812     1.178    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/ip2bus_data_i_D1_reg[7]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121     1.264    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/ip2bus_data_i_D1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.521%)  route 0.241ns (56.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.586     0.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]/Q
                         net (fo=1, routed)           0.241     1.304    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/gpio_Data_In[14]
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.349 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.349    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1[14]_i_1_n_0
    SLICE_X62Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.848     1.214    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1_reg[14]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X62Y54         FDRE (Hold_fdre_C_D)         0.121     1.305    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[14].reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (35.989%)  route 0.263ns (64.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.609     0.945    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X98Y97         FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.148     1.093 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.263     1.356    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/gpio_io_i_d2[21]
    SLICE_X93Y100        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.963     1.329    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X93Y100        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.016     1.310    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/ip2bus_data_i_D1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.334%)  route 0.209ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.551     0.887    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/s_axi_aclk
    SLICE_X47Y83         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/ip2bus_data_i_D1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/ip2bus_data_i_D1_reg[18]/Q
                         net (fo=1, routed)           0.209     1.236    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[13]
    SLICE_X51Y83         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.813     1.179    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y83         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.046     1.190    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/CT_DATA/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.926%)  route 0.221ns (61.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.551     0.887    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y92         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=2, routed)           0.221     1.249    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/gpio_io_o[3]
    SLICE_X49Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.824     1.190    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.047     1.202    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (36.008%)  route 0.263ns (63.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.609     0.945    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X100Y98        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDRE (Prop_fdre_C_Q)         0.148     1.093 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.263     1.356    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/gpio_io_i_d2[14]
    SLICE_X101Y104       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.964     1.330    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/s_axi_aclk
    SLICE_X101Y104       FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X101Y104       FDRE (Hold_fdre_C_D)         0.013     1.308    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/TT_DELAY_DATA/U0/gpio_core_1/Dual.gpio_Data_In_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X87Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X89Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X89Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X89Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X89Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y84    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y86    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X84Y86    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y92    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :          240  Failing Endpoints,  Worst Slack       -3.738ns,  Total Violation     -836.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.738ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.871ns  (logic 0.456ns (15.884%)  route 2.415ns (84.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 95.406 - 93.548 ) 
    Source Clock Delay      (SCD):    2.058ns = ( 95.536 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.055    95.536    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y114       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456    95.992 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/Q
                         net (fo=1, routed)           2.415    98.407    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[0]
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.858    95.406    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.406    
                         clock uncertainty           -0.636    94.771    
    IDELAY_X1Y111        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    94.669    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.669    
                         arrival time                         -98.407    
  -------------------------------------------------------------------
                         slack                                 -3.738    

Slack (VIOLATED) :        -3.720ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.850ns  (logic 0.456ns (15.999%)  route 2.394ns (84.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 95.406 - 93.548 ) 
    Source Clock Delay      (SCD):    2.060ns = ( 95.538 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.057    95.538    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y138       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.456    95.994 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[22]/Q
                         net (fo=1, routed)           2.394    98.388    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/DEBUG2[2]
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.858    95.406    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.406    
                         clock uncertainty           -0.636    94.771    
    IDELAY_X1Y138        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.102    94.669    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.669    
                         arrival time                         -98.388    
  -------------------------------------------------------------------
                         slack                                 -3.720    

Slack (VIOLATED) :        -3.693ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.828ns  (logic 0.456ns (16.126%)  route 2.372ns (83.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 95.407 - 93.548 ) 
    Source Clock Delay      (SCD):    2.057ns = ( 95.535 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.054    95.535    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X107Y137       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y137       FDRE (Prop_fdre_C_Q)         0.456    95.991 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[10]/Q
                         net (fo=1, routed)           2.372    98.363    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/DEBUG1[0]
    IDELAY_X1Y140        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.859    95.407    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y140        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.407    
                         clock uncertainty           -0.636    94.772    
    IDELAY_X1Y140        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    94.670    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.670    
                         arrival time                         -98.363    
  -------------------------------------------------------------------
                         slack                                 -3.693    

Slack (VIOLATED) :        -3.693ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.823ns  (logic 0.518ns (18.348%)  route 2.305ns (81.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 95.409 - 93.548 ) 
    Source Clock Delay      (SCD):    2.063ns = ( 95.541 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.060    95.541    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y105       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.518    96.059 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/Q
                         net (fo=1, routed)           2.305    98.364    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst_0[3]
    IDELAY_X1Y105        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    95.409    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y105        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.409    
                         clock uncertainty           -0.636    94.774    
    IDELAY_X1Y105        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.102    94.672    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.672    
                         arrival time                         -98.364    
  -------------------------------------------------------------------
                         slack                                 -3.693    

Slack (VIOLATED) :        -3.688ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.818ns  (logic 0.456ns (16.184%)  route 2.362ns (83.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 95.408 - 93.548 ) 
    Source Clock Delay      (SCD):    2.063ns = ( 95.541 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.060    95.541    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X110Y106       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.456    95.997 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[14]/Q
                         net (fo=1, routed)           2.362    98.359    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/DEBUG1[4]
    IDELAY_X1Y108        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.860    95.408    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y108        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.408    
                         clock uncertainty           -0.636    94.773    
    IDELAY_X1Y108        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.102    94.671    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.671    
                         arrival time                         -98.359    
  -------------------------------------------------------------------
                         slack                                 -3.688    

Slack (VIOLATED) :        -3.676ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.809ns  (logic 0.518ns (18.443%)  route 2.291ns (81.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 95.406 - 93.548 ) 
    Source Clock Delay      (SCD):    2.058ns = ( 95.536 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.055    95.536    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y114       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.518    96.054 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/Q
                         net (fo=1, routed)           2.291    98.345    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.858    95.406    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.406    
                         clock uncertainty           -0.636    94.771    
    IDELAY_X1Y111        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    94.669    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.669    
                         arrival time                         -98.345    
  -------------------------------------------------------------------
                         slack                                 -3.676    

Slack (VIOLATED) :        -3.675ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.804ns  (logic 0.456ns (16.260%)  route 2.348ns (83.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 95.399 - 93.548 ) 
    Source Clock Delay      (SCD):    2.054ns = ( 95.532 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.051    95.532    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y132       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDRE (Prop_fdre_C_Q)         0.456    95.988 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[6]/Q
                         net (fo=1, routed)           2.348    98.337    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y131        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.851    95.399    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y131        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.399    
                         clock uncertainty           -0.636    94.764    
    IDELAY_X1Y131        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    94.662    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.662    
                         arrival time                         -98.337    
  -------------------------------------------------------------------
                         slack                                 -3.675    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.805ns  (logic 0.456ns (16.255%)  route 2.349ns (83.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 95.403 - 93.548 ) 
    Source Clock Delay      (SCD):    2.055ns = ( 95.533 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.052    95.533    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y116       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.456    95.989 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[5]/Q
                         net (fo=1, routed)           2.349    98.339    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst_0[0]
    IDELAY_X1Y115        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.855    95.403    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y115        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.403    
                         clock uncertainty           -0.636    94.768    
    IDELAY_X1Y115        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.102    94.666    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.666    
                         arrival time                         -98.339    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.671ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.804ns  (logic 0.456ns (16.260%)  route 2.348ns (83.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 95.398 - 93.548 ) 
    Source Clock Delay      (SCD):    2.049ns = ( 95.527 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.046    95.527    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y121       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.456    95.983 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[31]/Q
                         net (fo=1, routed)           2.348    98.332    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/DEBUG3[1]
    IDELAY_X1Y120        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.850    95.398    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y120        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.398    
                         clock uncertainty           -0.636    94.763    
    IDELAY_X1Y120        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    94.661    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.661    
                         arrival time                         -98.332    
  -------------------------------------------------------------------
                         slack                                 -3.671    

Slack (VIOLATED) :        -3.669ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.070ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@93.548ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@93.478ns)
  Data Path Delay:        2.804ns  (logic 0.456ns (16.260%)  route 2.348ns (83.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 95.397 - 93.548 ) 
    Source Clock Delay      (SCD):    2.046ns = ( 95.524 - 93.478 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     93.478    93.478 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.478 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    95.240    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    91.525 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    93.380    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.481 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        2.043    95.524    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y122       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456    95.980 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[16]/Q
                         net (fo=1, routed)           2.348    98.329    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     93.548    93.548 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    93.548 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    95.318    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    91.445 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    93.457    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    93.548 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.849    95.397    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y121        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    95.397    
                         clock uncertainty           -0.636    94.762    
    IDELAY_X1Y121        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.102    94.660    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         94.660    
                         arrival time                         -98.329    
  -------------------------------------------------------------------
                         slack                                 -3.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.141ns (13.034%)  route 0.941ns (86.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.716     0.718    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y114       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     0.859 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[25]/Q
                         net (fo=1, routed)           0.941     1.800    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[0]
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.994     0.994    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.994    
                         clock uncertainty            0.636     1.630    
    IDELAY_X1Y111        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.690    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.164ns (14.968%)  route 0.932ns (85.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.716     0.718    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y114       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDRE (Prop_fdre_C_Q)         0.164     0.882 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[26]/Q
                         net (fo=1, routed)           0.932     1.814    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[1]
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.994     0.994    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y111        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.994    
                         clock uncertainty            0.636     1.630    
    IDELAY_X1Y111        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.690    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.141ns (12.824%)  route 0.958ns (87.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.716     0.718    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X110Y136       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDRE (Prop_fdre_C_Q)         0.141     0.859 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[1]/Q
                         net (fo=1, routed)           0.958     1.818    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/DEBUG0[1]
    IDELAY_X1Y142        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.995     0.995    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y142        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.995    
                         clock uncertainty            0.636     1.631    
    IDELAY_X1Y142        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[1])
                                                      0.060     1.691    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.141ns (12.839%)  route 0.957ns (87.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.718     0.720    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y138       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[22]/Q
                         net (fo=1, routed)           0.957     1.818    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/DEBUG2[2]
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.994     0.994    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.994    
                         clock uncertainty            0.636     1.630    
    IDELAY_X1Y138        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.690    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.164ns (14.923%)  route 0.935ns (85.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.720     0.722    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X112Y106       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDRE (Prop_fdre_C_Q)         0.164     0.886 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[13]/Q
                         net (fo=1, routed)           0.935     1.821    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/DEBUG1[3]
    IDELAY_X1Y108        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.995     0.995    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y108        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.995    
                         clock uncertainty            0.636     1.631    
    IDELAY_X1Y108        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.691    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.141ns (12.812%)  route 0.960ns (87.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.720     0.722    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y103       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[29]/Q
                         net (fo=1, routed)           0.960     1.823    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[4]
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.996     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.636     1.632    
    IDELAY_X1Y103        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[4])
                                                      0.060     1.692    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.141ns (12.798%)  route 0.961ns (87.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.720     0.722    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X110Y104       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141     0.863 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[30]/Q
                         net (fo=1, routed)           0.961     1.824    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/DEBUG3[0]
    IDELAY_X1Y104        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.996     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y104        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.636     1.632    
    IDELAY_X1Y104        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[0])
                                                      0.060     1.692    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.141ns (12.831%)  route 0.958ns (87.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.708     0.710    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X113Y126       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141     0.851 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[2]/Q
                         net (fo=1, routed)           0.958     1.809    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/DEBUG0[2]
    IDELAY_X1Y126        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.981     0.981    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y126        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.981    
                         clock uncertainty            0.636     1.617    
    IDELAY_X1Y126        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.677    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.141ns (12.771%)  route 0.963ns (87.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.718     0.720    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X109Y142       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.141     0.861 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[27]/Q
                         net (fo=1, routed)           0.963     1.824    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst_0[2]
    IDELAY_X1Y143        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.996     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y143        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.636     1.632    
    IDELAY_X1Y143        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[2])
                                                      0.060     1.692    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.141ns (12.825%)  route 0.958ns (87.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.714ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.636ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.425ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.712     0.714    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y130       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141     0.855 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[18]/Q
                         net (fo=1, routed)           0.958     1.814    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst_0[3]
    IDELAY_X1Y129        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.985     0.985    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y129        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.985    
                         clock uncertainty            0.636     1.621    
    IDELAY_X1Y129        IDELAYE2 (Hold_idelaye2_C_CNTVALUEIN[3])
                                                      0.060     1.681    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_1

Setup :           48  Failing Endpoints,  Worst Slack       -3.410ns,  Total Violation     -156.961ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.410ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.663ns  (logic 0.518ns (31.152%)  route 1.145ns (68.848%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 92.181 - 90.323 ) 
    Source Clock Delay      (SCD):    3.348ns = ( 93.348 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.054    93.348    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y138       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDSE (Prop_fdse_C_Q)         0.518    93.866 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.145    95.011    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.858    92.181    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y138        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.181    
                         clock uncertainty           -0.483    91.698    
    IDELAY_X1Y138        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.601    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.601    
                         arrival time                         -95.011    
  -------------------------------------------------------------------
                         slack                                 -3.410    

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.651ns  (logic 0.456ns (27.626%)  route 1.195ns (72.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 92.184 - 90.323 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 93.351 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.057    93.351    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDSE (Prop_fdse_C_Q)         0.456    93.807 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.195    95.002    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/LD
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    92.184    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/RCLK
    IDELAY_X1Y103        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.184    
                         clock uncertainty           -0.483    91.701    
    IDELAY_X1Y103        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.604    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_5/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.604    
                         arrival time                         -95.002    
  -------------------------------------------------------------------
                         slack                                 -3.398    

Slack (VIOLATED) :        -3.390ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.644ns  (logic 0.518ns (31.507%)  route 1.126ns (68.493%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 92.185 - 90.323 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 93.351 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.057    93.351    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y146       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDSE (Prop_fdse_C_Q)         0.518    93.869 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.126    94.995    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/LD
    IDELAY_X1Y147        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.862    92.185    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y147        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.185    
                         clock uncertainty           -0.483    91.702    
    IDELAY_X1Y147        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.605    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.605    
                         arrival time                         -94.995    
  -------------------------------------------------------------------
                         slack                                 -3.390    

Slack (VIOLATED) :        -3.384ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.642ns  (logic 0.456ns (27.775%)  route 1.186ns (72.225%))
  Logic Levels:           0  
  Clock Path Skew:        -1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 92.178 - 90.323 ) 
    Source Clock Delay      (SCD):    3.340ns = ( 93.340 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.046    93.340    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y131       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDSE (Prop_fdse_C_Q)         0.456    93.796 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.186    94.982    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y134        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.855    92.178    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y134        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.178    
                         clock uncertainty           -0.483    91.695    
    IDELAY_X1Y134        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.598    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.598    
                         arrival time                         -94.982    
  -------------------------------------------------------------------
                         slack                                 -3.384    

Slack (VIOLATED) :        -3.379ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.630ns  (logic 0.518ns (31.773%)  route 1.112ns (68.227%))
  Logic Levels:           0  
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 92.183 - 90.323 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 93.351 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.057    93.351    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y146       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDSE (Prop_fdse_C_Q)         0.518    93.869 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.112    94.981    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y141        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.860    92.183    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y141        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.183    
                         clock uncertainty           -0.483    91.700    
    IDELAY_X1Y141        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.603    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.603    
                         arrival time                         -94.981    
  -------------------------------------------------------------------
                         slack                                 -3.379    

Slack (VIOLATED) :        -3.378ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.625ns  (logic 0.456ns (28.059%)  route 1.169ns (71.941%))
  Logic Levels:           0  
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 92.167 - 90.323 ) 
    Source Clock Delay      (SCD):    3.340ns = ( 93.340 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.046    93.340    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y131       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDSE (Prop_fdse_C_Q)         0.456    93.796 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.169    94.965    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y125        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.844    92.167    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y125        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.167    
                         clock uncertainty           -0.483    91.684    
    IDELAY_X1Y125        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.587    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.587    
                         arrival time                         -94.965    
  -------------------------------------------------------------------
                         slack                                 -3.378    

Slack (VIOLATED) :        -3.378ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.632ns  (logic 0.518ns (31.741%)  route 1.114ns (68.259%))
  Logic Levels:           0  
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 92.182 - 90.323 ) 
    Source Clock Delay      (SCD):    3.348ns = ( 93.348 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.054    93.348    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y138       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDSE (Prop_fdse_C_Q)         0.518    93.866 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.114    94.980    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/LD
    IDELAY_X1Y140        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.859    92.182    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y140        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.182    
                         clock uncertainty           -0.483    91.699    
    IDELAY_X1Y140        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.602    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.602    
                         arrival time                         -94.980    
  -------------------------------------------------------------------
                         slack                                 -3.378    

Slack (VIOLATED) :        -3.375ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.628ns  (logic 0.518ns (31.815%)  route 1.110ns (68.185%))
  Logic Levels:           0  
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 92.184 - 90.323 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 93.351 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.057    93.351    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y146       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDSE (Prop_fdse_C_Q)         0.518    93.869 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.110    94.979    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y146        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.861    92.184    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y146        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.184    
                         clock uncertainty           -0.483    91.701    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.604    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.604    
                         arrival time                         -94.979    
  -------------------------------------------------------------------
                         slack                                 -3.375    

Slack (VIOLATED) :        -3.353ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.415%)  route 1.149ns (71.585%))
  Logic Levels:           0  
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 92.183 - 90.323 ) 
    Source Clock Delay      (SCD):    3.351ns = ( 93.351 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.057    93.351    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDSE (Prop_fdse_C_Q)         0.456    93.807 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.149    94.956    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/LD
    IDELAY_X1Y107        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.860    92.183    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/RCLK
    IDELAY_X1Y107        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.183    
                         clock uncertainty           -0.483    91.700    
    IDELAY_X1Y107        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.603    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_1/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.603    
                         arrival time                         -94.956    
  -------------------------------------------------------------------
                         slack                                 -3.353    

Slack (VIOLATED) :        -3.351ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.323ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@90.323ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        1.607ns  (logic 0.456ns (28.376%)  route 1.151ns (71.624%))
  Logic Levels:           0  
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 92.176 - 90.323 ) 
    Source Clock Delay      (SCD):    3.340ns = ( 93.340 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.046    93.340    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y131       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDSE (Prop_fdse_C_Q)         0.456    93.796 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.151    94.947    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/LD
    IDELAY_X1Y132        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                     90.323    90.323 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    90.323 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.770    92.093    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    88.219 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    90.232    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    90.323 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          1.853    92.176    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y132        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000    92.176    
                         clock uncertainty           -0.483    91.693    
    IDELAY_X1Y132        IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.097    91.596    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         91.596    
                         arrival time                         -94.947    
  -------------------------------------------------------------------
                         slack                                 -3.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.939%)  route 0.366ns (69.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.716     1.052    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y138       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDSE (Prop_fdse_C_Q)         0.164     1.216 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.366     1.582    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/LD
    IDELAY_X1Y133        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.989     0.989    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/RCLK
    IDELAY_X1Y133        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.989    
                         clock uncertainty            0.483     1.472    
    IDELAY_X1Y133        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.507    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_1/U0/IODELAY_BLK_i/IDELAY_WRAPPER_7/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.164ns (28.459%)  route 0.412ns (71.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.718     1.054    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X112Y146       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDSE (Prop_fdse_C_Q)         0.164     1.218 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.412     1.630    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.997     0.997    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y149        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.997    
                         clock uncertainty            0.483     1.480    
    IDELAY_X1Y149        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.515    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_0/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.340%)  route 0.438ns (75.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.718     1.054    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDSE (Prop_fdse_C_Q)         0.141     1.195 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.438     1.633    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y106        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.996     0.996    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y106        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.996    
                         clock uncertainty            0.483     1.479    
    IDELAY_X1Y106        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.514    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.524%)  route 0.434ns (75.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.711     1.047    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y131       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDSE (Prop_fdse_C_Q)         0.141     1.188 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.434     1.622    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/LD
    IDELAY_X1Y128        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.984     0.984    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/RCLK
    IDELAY_X1Y128        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.984    
                         clock uncertainty            0.483     1.467    
    IDELAY_X1Y128        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.502    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_6/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.257%)  route 0.440ns (75.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.714     1.050    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y115       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDSE (Prop_fdse_C_Q)         0.141     1.191 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.440     1.631    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/LD
    IDELAY_X1Y113        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.991     0.991    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y113        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.991    
                         clock uncertainty            0.483     1.474    
    IDELAY_X1Y113        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.509    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_4/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.289%)  route 0.440ns (75.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.711     1.047    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y131       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDSE (Prop_fdse_C_Q)         0.141     1.188 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.440     1.628    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/LD
    IDELAY_X1Y129        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.985     0.985    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/RCLK
    IDELAY_X1Y129        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.985    
                         clock uncertainty            0.483     1.468    
    IDELAY_X1Y129        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.503    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_3/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.868%)  route 0.450ns (76.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.711     1.047    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y131       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDSE (Prop_fdse_C_Q)         0.141     1.188 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.450     1.638    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/LD
    IDELAY_X1Y130        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.986     0.986    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/RCLK
    IDELAY_X1Y130        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.986    
                         clock uncertainty            0.483     1.469    
    IDELAY_X1Y130        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.504    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_2/U0/IODELAY_BLK_i/IDELAY_WRAPPER_4/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.141ns (23.514%)  route 0.459ns (76.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.718     1.054    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDSE (Prop_fdse_C_Q)         0.141     1.195 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.459     1.654    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y110        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.994     0.994    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y110        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.994    
                         clock uncertainty            0.483     1.477    
    IDELAY_X1Y110        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.512    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.442%)  route 0.460ns (76.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.706     1.042    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/s_axi_aclk
    SLICE_X111Y126       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDSE (Prop_fdse_C_Q)         0.141     1.183 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.460     1.643    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/LD
    IDELAY_X1Y126        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.981     0.981    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/RCLK
    IDELAY_X1Y126        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.981    
                         clock uncertainty            0.483     1.464    
    IDELAY_X1Y126        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.499    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/IDELAY_WRAPPER_0/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
                            (rising edge-triggered cell IDELAYE2 clocked by clk_out1_SP_OV_clk_wiz_0_1  {rise@0.000ns fall@1.613ns period=3.226ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.125%)  route 0.469ns (76.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.205ns
    Phase Error              (PE):    0.298ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.718     1.054    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/s_axi_aclk
    SLICE_X110Y105       FDSE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y105       FDSE (Prop_fdse_C_Q)         0.141     1.195 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_UTIL5/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.469     1.664    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/LD
    IDELAY_X1Y108        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/LD
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.945     0.945    SP_OV_i/DELAY_CLK/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  SP_OV_i/DELAY_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    SP_OV_i/DELAY_CLK/inst/clk_out1_SP_OV_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  SP_OV_i/DELAY_CLK/inst/clkout1_buf/O
                         net (fo=49, routed)          0.995     0.995    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/RCLK
    IDELAY_X1Y108        IDELAYE2                                     r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst/C
                         clock pessimism              0.000     0.995    
                         clock uncertainty            0.483     1.478    
    IDELAY_X1Y108        IDELAYE2 (Hold_idelaye2_C_LD)
                                                      0.035     1.513    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_5/U0/IODELAY_BLK_i/IDELAY_WRAPPER_2/U0/IDELAYE2_inst
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           15  Failing Endpoints,  Worst Slack       -0.829ns,  Total Violation       -7.061ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.829ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.980ns  (logic 0.459ns (46.832%)  route 0.521ns (53.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.223 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.861     3.223    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X110Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.459     3.682 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.521     4.203    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg_n_0_[5]
    SLICE_X111Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.683     3.860    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    SLICE_X111Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[5]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.081     3.374    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[5]
  -------------------------------------------------------------------
                         required time                          3.374    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                 -0.829    

Slack (VIOLATED) :        -0.821ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.985ns  (logic 0.459ns (46.593%)  route 0.526ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 3.225 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.863     3.225    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X111Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDRE (Prop_fdre_C_Q)         0.459     3.684 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.526     4.210    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg_n_0_[5]
    SLICE_X110Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.684     3.861    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    SLICE_X110Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[5]/C
                         clock pessimism             -0.174     3.687    
                         clock uncertainty           -0.231     3.456    
    SLICE_X110Y86        FDRE (Setup_fdre_C_D)       -0.067     3.389    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[5]
  -------------------------------------------------------------------
                         required time                          3.389    
                         arrival time                          -4.210    
  -------------------------------------------------------------------
                         slack                                 -0.821    

Slack (VIOLATED) :        -0.779ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.931ns  (logic 0.459ns (49.317%)  route 0.472ns (50.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.223 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.861     3.223    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X110Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.459     3.682 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.472     4.153    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ddata[5]
    SLICE_X110Y85        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.684     3.861    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    SLICE_X110Y85        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[5]/C
                         clock pessimism             -0.174     3.687    
                         clock uncertainty           -0.231     3.456    
    SLICE_X110Y85        FDRE (Setup_fdre_C_D)       -0.081     3.375    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[5]
  -------------------------------------------------------------------
                         required time                          3.375    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 -0.779    

Slack (VIOLATED) :        -0.754ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.954ns  (logic 0.459ns (48.101%)  route 0.495ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 3.651 - 2.174 ) 
    Source Clock Delay      (SCD):    1.640ns = ( 2.999 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.637     2.999    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[5]
    SLICE_X51Y86         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.459     3.458 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[5]/Q
                         net (fo=1, routed)           0.495     3.953    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[5]
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.474     3.651    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]/C
                         clock pessimism             -0.174     3.477    
                         clock uncertainty           -0.231     3.246    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)       -0.047     3.199    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[5]
  -------------------------------------------------------------------
                         required time                          3.199    
                         arrival time                          -3.953    
  -------------------------------------------------------------------
                         slack                                 -0.754    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.958ns  (logic 0.459ns (47.899%)  route 0.499ns (52.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 3.700 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 3.057 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.695     3.057    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X59Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.459     3.516 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.499     4.015    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[5]
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.523     3.700    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]/C
                         clock pessimism             -0.174     3.526    
                         clock uncertainty           -0.231     3.295    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)       -0.013     3.282    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[5]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.688ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.861ns  (logic 0.524ns (60.842%)  route 0.337ns (39.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 3.861 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 3.225 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.863     3.225    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X112Y85        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.524     3.749 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.337     4.086    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg_n_0_[5]
    SLICE_X111Y85        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.684     3.861    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X111Y85        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[5]/C
                         clock pessimism             -0.174     3.687    
                         clock uncertainty           -0.231     3.456    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)       -0.058     3.398    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[5]
  -------------------------------------------------------------------
                         required time                          3.398    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                 -0.688    

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.802ns  (logic 0.459ns (57.242%)  route 0.343ns (42.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.223 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.861     3.223    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X110Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.459     3.682 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.343     4.025    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[5]
    SLICE_X111Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.683     3.860    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X111Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[5]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.067     3.388    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[5]
  -------------------------------------------------------------------
                         required time                          3.388    
                         arrival time                          -4.025    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.597ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.790ns  (logic 0.459ns (58.133%)  route 0.331ns (41.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 3.700 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 3.057 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.121    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -0.594 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     1.261    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.695     3.057    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X59Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.459     3.516 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.331     3.846    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[5]
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.523     3.700    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]/C
                         clock pessimism             -0.174     3.526    
                         clock uncertainty           -0.231     3.295    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)       -0.045     3.250    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -3.846    
  -------------------------------------------------------------------
                         slack                                 -0.597    

Slack (VIOLATED) :        -0.391ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        1.647ns  (logic 0.456ns (27.694%)  route 1.191ns (72.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 2.139 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.034    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.681 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.174    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.864     2.139    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X111Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.456     2.595 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           1.191     3.785    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[1]
    SLICE_X110Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.685     3.862    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X110Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[1]/C
                         clock pessimism             -0.174     3.688    
                         clock uncertainty           -0.231     3.457    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)       -0.062     3.395    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[1]
  -------------------------------------------------------------------
                         required time                          3.395    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (VIOLATED) :        -0.163ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        1.426ns  (logic 0.518ns (36.321%)  route 0.908ns (63.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 3.700 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 1.970 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.034    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.681 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.174    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          1.695     1.970    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X58Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.518     2.488 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.908     3.396    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[1]
    SLICE_X56Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.523     3.700    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X56Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism             -0.174     3.526    
                         clock uncertainty           -0.231     3.295    
    SLICE_X56Y74         FDRE (Setup_fdre_C_D)       -0.062     3.233    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.233    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                 -0.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.942%)  route 0.330ns (70.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns = ( 0.823 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.550     0.823    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[1]
    SLICE_X53Y86         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     0.964 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[1]/Q
                         net (fo=1, routed)           0.330     1.294    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[1]
    SLICE_X52Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.816     0.818    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X52Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.231     1.098    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.072     1.170    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.629%)  route 0.351ns (71.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.637ns = ( 0.908 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.635     0.908    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X111Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141     1.049 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.351     1.401    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ddata[1]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.908     0.910    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[1]/C
                         clock pessimism              0.049     0.959    
                         clock uncertainty            0.231     1.190    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.046     1.236    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.708%)  route 0.353ns (68.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.571ns = ( 0.842 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.569     0.842    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X58Y77         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.164     1.006 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.353     1.360    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[1]
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.834     0.836    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]/C
                         clock pessimism              0.049     0.885    
                         clock uncertainty            0.231     1.116    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.064     1.180    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.553ns  (logic 0.164ns (29.648%)  route 0.389ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.568ns = ( 0.839 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.566     0.839    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X58Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.164     1.003 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.389     1.393    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[1]
    SLICE_X56Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.833     0.835    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X56Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.231     1.115    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.071     1.186    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.038%)  route 0.422ns (74.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns = ( 0.910 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.637     0.910    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X111Y92        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141     1.051 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.422     1.474    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg_n_0_[1]
    SLICE_X111Y91        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    SLICE_X111Y91        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[1]/C
                         clock pessimism              0.049     0.960    
                         clock uncertainty            0.231     1.191    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.072     1.263    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.539%)  route 0.434ns (75.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns = ( 0.910 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.637     0.910    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X111Y92        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141     1.051 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.434     1.485    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg_n_0_[1]
    SLICE_X111Y91        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    SLICE_X111Y91        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[1]/C
                         clock pessimism              0.049     0.960    
                         clock uncertainty            0.231     1.191    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.070     1.261    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.153%)  route 0.443ns (75.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.637ns = ( 0.908 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.635     0.908    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X111Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141     1.049 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.443     1.492    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg_n_0_[1]
    SLICE_X108Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.903     0.905    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X108Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[1]/C
                         clock pessimism              0.049     0.954    
                         clock uncertainty            0.231     1.185    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.052     1.237    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 rise@0.272ns)
  Data Path Delay:        0.676ns  (logic 0.141ns (20.871%)  route 0.535ns (79.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.637ns = ( 0.908 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.851    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.270 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.248    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.635     0.908    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X111Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141     1.049 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.535     1.584    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[1]
    SLICE_X110Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.906     0.908    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X110Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[1]/C
                         clock pessimism              0.049     0.957    
                         clock uncertainty            0.231     1.188    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.071     1.259    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.756%)  route 0.116ns (44.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.994 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.938    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.817 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.335    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.634     1.994    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X110Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.146     2.140 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.116     2.256    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[5]
    SLICE_X111Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.904     0.906    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X111Y84        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[5]/C
                         clock pessimism              0.049     0.955    
                         clock uncertainty            0.231     1.186    
    SLICE_X111Y84        FDRE (Hold_fdre_C_D)         0.070     1.256    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SP_OV_clk_wiz_1_1_1  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out2_SP_OV_clk_wiz_1_1_1 fall@1.359ns)
  Data Path Delay:        0.266ns  (logic 0.167ns (62.725%)  route 0.099ns (37.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.994 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.938    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.817 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     1.335    SP_OV_i/REF_CLK/inst/clk_out2_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SP_OV_i/REF_CLK/inst/clkout2_buf/O
                         net (fo=16, routed)          0.634     1.994    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X112Y85        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDRE (Prop_fdre_C_Q)         0.167     2.161 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.099     2.261    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg_n_0_[5]
    SLICE_X111Y85        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.905     0.907    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X111Y85        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[5]/C
                         clock pessimism              0.049     0.956    
                         clock uncertainty            0.231     1.187    
    SLICE_X111Y85        FDRE (Hold_fdre_C_D)         0.072     1.259    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  1.001    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           10  Failing Endpoints,  Worst Slack       -1.256ns,  Total Violation       -8.397ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.256ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.128ns  (logic 0.524ns (46.466%)  route 0.604ns (53.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 3.651 - 2.174 ) 
    Source Clock Delay      (SCD):    1.648ns = ( 3.278 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.645     3.278    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[6]
    SLICE_X42Y82         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.524     3.802 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[6]/Q
                         net (fo=1, routed)           0.604     4.406    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[6]
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.474     3.651    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]/C
                         clock pessimism             -0.174     3.477    
                         clock uncertainty           -0.231     3.246    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)       -0.095     3.151    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[6]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                 -1.256    

Slack (VIOLATED) :        -1.234ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        1.132ns  (logic 0.524ns (46.300%)  route 0.608ns (53.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 3.865 - 2.174 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 3.500 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.867     3.500    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X112Y91        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.524     4.024 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.608     4.632    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[6]
    SLICE_X111Y91        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.688     3.865    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X111Y91        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[6]/C
                         clock pessimism             -0.174     3.691    
                         clock uncertainty           -0.231     3.460    
    SLICE_X111Y91        FDRE (Setup_fdre_C_D)       -0.061     3.399    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[6]
  -------------------------------------------------------------------
                         required time                          3.399    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                 -1.234    

Slack (VIOLATED) :        -1.069ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.986ns  (logic 0.459ns (46.575%)  route 0.527ns (53.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 3.497 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.864     3.497    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X113Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.459     3.956 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.527     4.483    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg_n_0_[6]
    SLICE_X110Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.685     3.862    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X110Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[6]/C
                         clock pessimism             -0.174     3.688    
                         clock uncertainty           -0.231     3.457    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)       -0.043     3.414    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[6]
  -------------------------------------------------------------------
                         required time                          3.414    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                 -1.069    

Slack (VIOLATED) :        -1.051ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.979ns  (logic 0.459ns (46.872%)  route 0.520ns (53.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 3.491 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.858     3.491    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X109Y83        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDRE (Prop_fdre_C_Q)         0.459     3.950 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.520     4.471    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ddata[6]
    SLICE_X108Y83        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.679     3.856    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    SLICE_X108Y83        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[6]/C
                         clock pessimism             -0.174     3.682    
                         clock uncertainty           -0.231     3.451    
    SLICE_X108Y83        FDRE (Setup_fdre_C_D)       -0.031     3.420    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[6]
  -------------------------------------------------------------------
                         required time                          3.420    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 -1.051    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.980ns  (logic 0.459ns (46.824%)  route 0.521ns (53.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 3.700 - 2.174 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 3.330 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.697     3.330    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X59Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.459     3.789 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.521     4.311    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[6]
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.523     3.700    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]/C
                         clock pessimism             -0.174     3.526    
                         clock uncertainty           -0.231     3.295    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)       -0.013     3.282    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[6]
  -------------------------------------------------------------------
                         required time                          3.282    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -0.952ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.844ns  (logic 0.459ns (54.382%)  route 0.385ns (45.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 3.856 - 2.174 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 3.491 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.858     3.491    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X107Y83        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.459     3.950 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.385     4.335    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg_n_0_[6]
    SLICE_X106Y83        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.679     3.856    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    SLICE_X106Y83        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[6]/C
                         clock pessimism             -0.174     3.682    
                         clock uncertainty           -0.231     3.451    
    SLICE_X106Y83        FDRE (Setup_fdre_C_D)       -0.067     3.384    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[6]
  -------------------------------------------------------------------
                         required time                          3.384    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 -0.952    

Slack (VIOLATED) :        -0.895ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.796ns  (logic 0.459ns (57.646%)  route 0.337ns (42.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 3.863 - 2.174 ) 
    Source Clock Delay      (SCD):    1.868ns = ( 3.498 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.865     3.498    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X113Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.459     3.957 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.337     4.295    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg_n_0_[6]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.686     3.863    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[6]/C
                         clock pessimism             -0.174     3.689    
                         clock uncertainty           -0.231     3.458    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.058     3.400    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[6]
  -------------------------------------------------------------------
                         required time                          3.400    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                 -0.895    

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.771ns  (logic 0.459ns (59.520%)  route 0.312ns (40.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 3.700 - 2.174 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 3.330 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.392    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -0.323 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     1.532    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.697     3.330    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X59Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.459     3.789 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.312     4.102    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[6]
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.523     3.700    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                         clock pessimism             -0.174     3.526    
                         clock uncertainty           -0.231     3.295    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)       -0.045     3.250    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.293%)  route 0.492ns (48.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 3.863 - 2.174 ) 
    Source Clock Delay      (SCD):    1.868ns = ( 2.411 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.305    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.410 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.445    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.865     2.411    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X112Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.518     2.929 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.492     3.421    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[2]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.686     3.863    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[2]/C
                         clock pessimism             -0.174     3.689    
                         clock uncertainty           -0.231     3.458    
    SLICE_X111Y88        FDRE (Setup_fdre_C_D)       -0.081     3.377    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[2]
  -------------------------------------------------------------------
                         required time                          3.377    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.536%)  route 0.568ns (55.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 3.700 - 2.174 ) 
    Source Clock Delay      (SCD):    1.698ns = ( 2.241 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.305    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.410 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855     0.445    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          1.695     2.241    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X59Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.456     2.697 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.568     3.265    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[2]
    SLICE_X56Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.523     3.700    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X56Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism             -0.174     3.526    
                         clock uncertainty           -0.231     3.295    
    SLICE_X56Y74         FDRE (Setup_fdre_C_D)       -0.043     3.252    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.252    
                         arrival time                          -3.265    
  -------------------------------------------------------------------
                         slack                                 -0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.640ns = ( 1.183 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.638     1.183    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X113Y96        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y96        FDRE (Prop_fdre_C_Q)         0.141     1.324 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.112     1.436    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg_n_0_[2]
    SLICE_X113Y97        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.911     0.913    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    SLICE_X113Y97        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[2]/C
                         clock pessimism              0.049     0.962    
                         clock uncertainty            0.231     1.193    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.070     1.263    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns = ( 1.095 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.550     1.095    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[2]
    SLICE_X53Y85         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141     1.236 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[2]/Q
                         net (fo=1, routed)           0.116     1.352    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[2]
    SLICE_X52Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.816     0.818    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X52Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]/C
                         clock pessimism              0.049     0.867    
                         clock uncertainty            0.231     1.098    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.075     1.173    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns = ( 1.181 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.636     1.181    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X112Y89        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDRE (Prop_fdre_C_Q)         0.164     1.345 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.112     1.457    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg_n_0_[2]
    SLICE_X112Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X112Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[2]/C
                         clock pessimism              0.049     0.960    
                         clock uncertainty            0.231     1.191    
    SLICE_X112Y90        FDRE (Hold_fdre_C_D)         0.059     1.250    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns = ( 1.111 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.566     1.111    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X59Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     1.252 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.164     1.416    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[2]
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.834     0.836    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]/C
                         clock pessimism              0.049     0.885    
                         clock uncertainty            0.231     1.116    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.064     1.180    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns = ( 1.183 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.638     1.183    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X113Y94        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141     1.324 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.170     1.494    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg_n_0_[2]
    SLICE_X112Y94        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.910     0.912    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    SLICE_X112Y94        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[2]/C
                         clock pessimism              0.049     0.961    
                         clock uncertainty            0.231     1.192    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.059     1.251    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.914%)  route 0.180ns (56.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns = ( 1.178 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.633     1.178    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X106Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDRE (Prop_fdre_C_Q)         0.141     1.319 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.180     1.499    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ddata[2]
    SLICE_X108Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.902     0.904    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    SLICE_X108Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[2]/C
                         clock pessimism              0.049     0.953    
                         clock uncertainty            0.231     1.184    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.059     1.243    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.831%)  route 0.179ns (52.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns = ( 1.181 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.636     1.181    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X112Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164     1.345 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.179     1.524    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[2]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.908     0.910    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[2]/C
                         clock pessimism              0.049     0.959    
                         clock uncertainty            0.231     1.190    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.066     1.256    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 rise@0.543ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.620%)  route 0.215ns (60.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.568ns = ( 1.111 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.123    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     0.002 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     0.519    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.566     1.111    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X59Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     1.252 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.215     1.467    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[2]
    SLICE_X56Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.833     0.835    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X56Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.231     1.115    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.076     1.191    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             1.251ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.533%)  route 0.099ns (40.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.638ns = ( 2.268 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     2.210    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     1.089 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.606    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.636     2.268    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X113Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.146     2.414 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.099     2.513    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg_n_0_[6]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.908     0.910    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    SLICE_X111Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[6]/C
                         clock pessimism              0.049     0.959    
                         clock uncertainty            0.231     1.190    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.072     1.262    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SP_OV_clk_wiz_1_1_1  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out3_SP_OV_clk_wiz_1_1_1 fall@1.630ns)
  Data Path Delay:        0.252ns  (logic 0.146ns (57.897%)  route 0.106ns (42.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.569ns = ( 2.199 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     2.210    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122     1.089 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     1.606    SP_OV_i/REF_CLK/inst/clk_out3_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SP_OV_i/REF_CLK/inst/clkout3_buf/O
                         net (fo=16, routed)          0.567     2.199    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X59Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.146     2.345 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.106     2.451    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[6]
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.833     0.835    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.231     1.115    
    SLICE_X58Y75         FDRE (Hold_fdre_C_D)         0.076     1.191    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  1.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :           16  Failing Endpoints,  Worst Slack       -1.362ns,  Total Violation      -11.783ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.362ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.992ns  (logic 0.524ns (52.832%)  route 0.468ns (47.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 3.862 - 2.174 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 3.769 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.864     3.769    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X112Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.524     4.293 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.468     4.761    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg_n_0_[7]
    SLICE_X110Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.685     3.862    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    SLICE_X110Y87        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[7]/C
                         clock pessimism             -0.174     3.688    
                         clock uncertainty           -0.231     3.457    
    SLICE_X110Y87        FDRE (Setup_fdre_C_D)       -0.058     3.399    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[7]
  -------------------------------------------------------------------
                         required time                          3.399    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                 -1.362    

Slack (VIOLATED) :        -1.314ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.913ns  (logic 0.459ns (50.293%)  route 0.454ns (49.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 3.651 - 2.174 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 3.554 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.649     3.554    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[7]
    SLICE_X47Y86         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.459     4.013 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[7]/Q
                         net (fo=1, routed)           0.454     4.467    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[7]
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.474     3.651    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]/C
                         clock pessimism             -0.174     3.477    
                         clock uncertainty           -0.231     3.246    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)       -0.093     3.153    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[7]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                 -1.314    

Slack (VIOLATED) :        -1.309ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.971ns  (logic 0.459ns (47.257%)  route 0.512ns (52.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 3.700 - 2.174 ) 
    Source Clock Delay      (SCD):    1.700ns = ( 3.602 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.697     3.602    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X60Y74         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.459     4.061 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.512     4.573    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[7]
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.523     3.700    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]/C
                         clock pessimism             -0.174     3.526    
                         clock uncertainty           -0.231     3.295    
    SLICE_X58Y75         FDRE (Setup_fdre_C_D)       -0.030     3.265    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.265    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                 -1.309    

Slack (VIOLATED) :        -1.264ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.938ns  (logic 0.459ns (48.927%)  route 0.479ns (51.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 3.702 - 2.174 ) 
    Source Clock Delay      (SCD):    1.704ns = ( 3.606 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.701     3.606    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X57Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.459     4.065 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.479     4.544    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[7]
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.525     3.702    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]/C
                         clock pessimism             -0.174     3.528    
                         clock uncertainty           -0.231     3.297    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.016     3.281    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 -1.264    

Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.922ns  (logic 0.459ns (49.789%)  route 0.463ns (50.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.766 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.861     3.766    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X107Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.459     4.225 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.463     4.688    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg_n_0_[7]
    SLICE_X108Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.681     3.858    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    SLICE_X108Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[7]/C
                         clock pessimism             -0.174     3.684    
                         clock uncertainty           -0.231     3.453    
    SLICE_X108Y86        FDRE (Setup_fdre_C_D)       -0.028     3.425    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[7]
  -------------------------------------------------------------------
                         required time                          3.425    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.791ns  (logic 0.459ns (58.027%)  route 0.332ns (41.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 3.864 - 2.174 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 3.771 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.866     3.771    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X111Y89        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.459     4.230 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.332     4.562    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg_n_0_[7]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.687     3.864    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[7]/C
                         clock pessimism             -0.174     3.690    
                         clock uncertainty           -0.231     3.459    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)       -0.081     3.378    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[7]
  -------------------------------------------------------------------
                         required time                          3.378    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.171ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.791ns  (logic 0.459ns (58.027%)  route 0.332ns (41.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 3.864 - 2.174 ) 
    Source Clock Delay      (SCD):    1.869ns = ( 3.771 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.866     3.771    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X111Y89        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.459     4.230 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.332     4.562    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[7]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.687     3.864    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[7]/C
                         clock pessimism             -0.174     3.690    
                         clock uncertainty           -0.231     3.459    
    SLICE_X111Y90        FDRE (Setup_fdre_C_D)       -0.067     3.392    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[7]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 -1.171    

Slack (VIOLATED) :        -1.142ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.783ns  (logic 0.459ns (58.620%)  route 0.324ns (41.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 3.858 - 2.174 ) 
    Source Clock Delay      (SCD):    1.864ns = ( 3.766 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     3.664    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -0.051 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     1.804    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.861     3.766    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X107Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.459     4.225 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.324     4.549    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ddata[7]
    SLICE_X108Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.681     3.858    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    SLICE_X108Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[7]/C
                         clock pessimism             -0.174     3.684    
                         clock uncertainty           -0.231     3.453    
    SLICE_X108Y86        FDRE (Setup_fdre_C_D)       -0.045     3.408    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[7]
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                 -1.142    

Slack (VIOLATED) :        -0.427ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.719%)  route 0.615ns (54.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.686ns = ( 3.860 - 2.174 ) 
    Source Clock Delay      (SCD):    1.866ns = ( 2.681 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.577    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.138 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.717    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.863     2.681    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X108Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.518     3.199 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.615     3.814    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg_n_0_[3]
    SLICE_X109Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.683     3.860    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X109Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[3]/C
                         clock pessimism             -0.174     3.686    
                         clock uncertainty           -0.231     3.455    
    SLICE_X109Y88        FDRE (Setup_fdre_C_D)       -0.067     3.388    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[3]
  -------------------------------------------------------------------
                         required time                          3.388    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                 -0.427    

Slack (VIOLATED) :        -0.368ns  (required time - arrival time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@2.174ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.918%)  route 0.632ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 3.651 - 2.174 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 2.464 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762     2.577    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.715    -1.138 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855     0.717    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          1.646     2.464    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[3]
    SLICE_X43Y83         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.456     2.920 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/Q
                         net (fo=1, routed)           0.632     3.552    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[3]
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570     3.744    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.395 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.474     3.651    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/C
                         clock pessimism             -0.174     3.477    
                         clock uncertainty           -0.231     3.246    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)       -0.062     3.184    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]
  -------------------------------------------------------------------
                         required time                          3.184    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 -0.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns = ( 1.453 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.636     1.453    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X109Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        FDRE (Prop_fdre_C_Q)         0.141     1.594 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.112     1.706    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg_n_0_[3]
    SLICE_X109Y91        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.906     0.908    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[0]
    SLICE_X109Y91        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[3]/C
                         clock pessimism              0.049     0.957    
                         clock uncertainty            0.231     1.188    
    SLICE_X109Y91        FDRE (Hold_fdre_C_D)         0.070     1.258    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/DLINE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns = ( 1.450 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.633     1.450    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X109Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.110     1.701    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg_n_0_[3]
    SLICE_X108Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.902     0.904    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[0]
    SLICE_X108Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[3]/C
                         clock pessimism              0.049     0.953    
                         clock uncertainty            0.231     1.184    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.063     1.247    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/DLINE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.636ns = ( 1.451 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.634     1.451    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X112Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.615 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.101     1.716    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/ddata[3]
    SLICE_X110Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.905     0.907    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[0]
    SLICE_X110Y86        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[3]/C
                         clock pessimism              0.049     0.956    
                         clock uncertainty            0.231     1.187    
    SLICE_X110Y86        FDRE (Hold_fdre_C_D)         0.066     1.253    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/DLINE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns = ( 1.454 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.637     1.454    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X110Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141     1.595 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.174     1.769    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[3]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[3]/C
                         clock pessimism              0.049     0.960    
                         clock uncertainty            0.231     1.191    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.070     1.261    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.690%)  route 0.166ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.571ns = ( 1.386 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.569     1.386    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X58Y78         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.164     1.550 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.166     1.716    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[7]_0[3]
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.834     0.836    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y76         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]/C
                         clock pessimism              0.049     0.885    
                         clock uncertainty            0.231     1.116    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.075     1.191    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.632%)  route 0.182ns (56.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.570ns = ( 1.385 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.568     1.385    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X64Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.141     1.526 r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/CT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.182     1.708    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/D[3]
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.833     0.835    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/CLK
    SLICE_X58Y75         FDRE                                         r  SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.231     1.115    
    SLICE_X58Y75         FDRE (Hold_fdre_C_D)         0.059     1.174    SP_OV_i/SCS_CT_AXI_PERIPH_wr_0/U0/SCS_CT_AXI_PERIPH_i/SCS_CT_wrapper_0/U0/SCS_CT_i/PH_CT_0/U0/pdel1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.517%)  route 0.235ns (62.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns = ( 1.370 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.553     1.370    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/SCS_CLKS[3]
    SLICE_X43Y83         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.511 r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/delayln/idline_reg[3]/Q
                         net (fo=1, routed)           0.235     1.746    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/DELAY[3]
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.820     0.822    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/MCLK
    SLICE_X48Y84         FDRE                                         r  SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]/C
                         clock pessimism              0.049     0.871    
                         clock uncertainty            0.231     1.102    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.071     1.173    SP_OV_i/SCS_ST_AXI_PERIPH_wr_0/U0/SCS_ST_AXI_PERIPH_i/SCS_ST_0/U0/pdel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 rise@0.815ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.050%)  route 0.226ns (57.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.637ns = ( 1.452 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     1.395    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     0.273 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     0.791    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.635     1.452    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X108Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.164     1.616 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.226     1.842    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg_n_0_[3]
    SLICE_X109Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.905     0.907    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X109Y88        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[3]/C
                         clock pessimism              0.049     0.956    
                         clock uncertainty            0.231     1.187    
    SLICE_X109Y88        FDRE (Hold_fdre_C_D)         0.070     1.257    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             1.537ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns = ( 2.540 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     2.482    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     1.360 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.878    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.636     2.540    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X111Y89        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.146     2.686 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.112     2.798    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg_n_0_[7]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[0]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[7]/C
                         clock pessimism              0.049     0.960    
                         clock uncertainty            0.231     1.191    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.070     1.261    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/DLINE_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SP_OV_clk_wiz_1_1_1  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out4_SP_OV_clk_wiz_1_1_1 fall@1.902ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.638ns = ( 2.540 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SP_OV_clk_wiz_1_1_1 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     2.482    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.122     1.360 f  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518     1.878    SP_OV_i/REF_CLK/inst/clk_out4_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SP_OV_i/REF_CLK/inst/clkout4_buf/O
                         net (fo=16, routed)          0.636     2.540    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X111Y89        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y89        FDRE (Prop_fdre_C_Q)         0.146     2.686 r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.112     2.798    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg_n_0_[7]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.909     0.911    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[0]
    SLICE_X111Y90        FDRE                                         r  SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[7]/C
                         clock pessimism              0.049     0.960    
                         clock uncertainty            0.231     1.191    
    SLICE_X111Y90        FDRE (Hold_fdre_C_D)         0.066     1.257    SP_OV_i/SCS_TT_AXI_PERIPH_wr_0/U0/SCS_TT_AXI_PERIPH_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/DLINE_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  1.541    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_2_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :            1  Failing Endpoint ,  Worst Slack       -3.861ns,  Total Violation       -3.861ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.861ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@176.087ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@176.000ns)
  Data Path Delay:        3.313ns  (logic 0.704ns (21.252%)  route 2.609ns (78.748%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 177.624 - 176.087 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 177.713 - 176.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                    176.000   176.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   176.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.806   177.806    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   174.013 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.902    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   176.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.710   177.713    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X57Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456   178.169 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           1.511   179.680    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op1[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124   179.804 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           1.097   180.902    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124   181.026 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000   181.026    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X56Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                    176.087   176.087 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   176.087 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570   177.657    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349   174.308 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   175.999    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   176.090 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.534   177.624    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X56Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000   177.624    
                         clock uncertainty           -0.491   177.133    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)        0.031   177.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                        177.164    
                         arrival time                        -181.026    
  -------------------------------------------------------------------
                         slack                                 -3.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.231ns (21.192%)  route 0.859ns (78.808%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.597     0.597    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.573     0.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X56Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           0.489     1.204    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_reg_1[0]
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.249 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.370     1.620    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.665 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000     1.665    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X56Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.843     0.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X56Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.491     1.336    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.092     1.428    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_1_1_1

Setup :         1750  Failing Endpoints,  Worst Slack       -4.518ns,  Total Violation    -6289.755ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.518ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.013ns  (logic 1.596ns (52.975%)  route 1.417ns (47.025%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 32.155 - 30.435 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 33.201 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.907    33.201    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDRE (Prop_fdre_C_Q)         0.456    33.657 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.647    34.304    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL0[2]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.124    34.428 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_36/O
                         net (fo=1, routed)           0.000    34.428    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_36_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.978 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.978    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21_n_0
    SLICE_X64Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.092 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.092    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12_n_0
    SLICE_X64Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.206 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.206    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3_n_0
    SLICE_X64Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.320 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.770    36.090    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2_n_0
    SLICE_X63Y105        LUT2 (Prop_lut2_I0_O)        0.124    36.214 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1/O
                         net (fo=1, routed)           0.000    36.214    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1_n_0
    SLICE_X63Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.717    32.155    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X63Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/C
                         clock pessimism              0.000    32.155    
                         clock uncertainty           -0.490    31.665    
    SLICE_X63Y105        FDRE (Setup_fdre_C_D)        0.031    31.696    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]
  -------------------------------------------------------------------
                         required time                         31.696    
                         arrival time                         -36.214    
  -------------------------------------------------------------------
                         slack                                 -4.518    

Slack (VIOLATED) :        -4.418ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.911ns  (logic 1.596ns (54.831%)  route 1.315ns (45.169%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 32.154 - 30.435 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 33.200 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.906    33.200    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    33.656 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.575    34.231    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL1[2]
    SLICE_X61Y103        LUT4 (Prop_lut4_I1_O)        0.124    34.355 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_36/O
                         net (fo=1, routed)           0.000    34.355    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_36_n_0
    SLICE_X61Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.905 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.905    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21_n_0
    SLICE_X61Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.019 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.019    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X61Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.133 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.133    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.247 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.740    35.987    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X61Y107        LUT2 (Prop_lut2_I0_O)        0.124    36.111 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000    36.111    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.716    32.154    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X61Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    32.154    
                         clock uncertainty           -0.490    31.664    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)        0.029    31.693    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         31.693    
                         arrival time                         -36.111    
  -------------------------------------------------------------------
                         slack                                 -4.418    

Slack (VIOLATED) :        -4.382ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.066ns  (logic 1.568ns (51.134%)  route 1.498ns (48.866%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 32.161 - 30.435 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 33.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.722    33.016    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y98         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDRE (Prop_fdre_C_Q)         0.456    33.472 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.742    34.214    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL3[0]
    SLICE_X82Y99         LUT4 (Prop_lut4_I1_O)        0.124    34.338 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_37/O
                         net (fo=1, routed)           0.000    34.338    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_37_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.851 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.001    34.851    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_21_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.968 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.968    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_12_n_0
    SLICE_X82Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.085 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.085    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.202 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.756    35.958    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts0
    SLICE_X81Y101        LUT2 (Prop_lut2_I0_O)        0.124    36.082 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1/O
                         net (fo=1, routed)           0.000    36.082    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1_n_0
    SLICE_X81Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.723    32.161    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X81Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.000    32.161    
                         clock uncertainty           -0.490    31.671    
    SLICE_X81Y101        FDRE (Setup_fdre_C_D)        0.029    31.700    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                         31.700    
                         arrival time                         -36.082    
  -------------------------------------------------------------------
                         slack                                 -4.382    

Slack (VIOLATED) :        -4.355ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.850ns  (logic 1.568ns (55.023%)  route 1.282ns (44.977%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 32.154 - 30.435 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 33.200 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.906    33.200    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y104        FDRE (Prop_fdre_C_Q)         0.456    33.656 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.680    34.336    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL2[0]
    SLICE_X58Y104        LUT4 (Prop_lut4_I1_O)        0.124    34.460 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_37/O
                         net (fo=1, routed)           0.000    34.460    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_37_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    34.973 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.973    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.090 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.090    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.207 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.207    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.324 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.602    35.926    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2_n_0
    SLICE_X61Y107        LUT2 (Prop_lut2_I0_O)        0.124    36.050 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1/O
                         net (fo=1, routed)           0.000    36.050    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.716    32.154    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X61Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    32.154    
                         clock uncertainty           -0.490    31.664    
    SLICE_X61Y107        FDRE (Setup_fdre_C_D)        0.031    31.695    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         31.695    
                         arrival time                         -36.050    
  -------------------------------------------------------------------
                         slack                                 -4.355    

Slack (VIOLATED) :        -4.267ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.527ns  (logic 0.580ns (22.953%)  route 1.947ns (77.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 32.286 - 30.435 ) 
    Source Clock Delay      (SCD):    3.331ns = ( 33.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.037    33.331    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456    33.787 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=48, routed)          1.132    34.919    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[3]
    SLICE_X108Y123       LUT4 (Prop_lut4_I3_O)        0.124    35.043 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1/O
                         net (fo=5, routed)           0.815    35.858    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1_n_0
    SLICE_X111Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.848    32.286    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[35]/C
                         clock pessimism              0.000    32.286    
                         clock uncertainty           -0.490    31.796    
    SLICE_X111Y123       FDRE (Setup_fdre_C_CE)      -0.205    31.591    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[35]
  -------------------------------------------------------------------
                         required time                         31.591    
                         arrival time                         -35.858    
  -------------------------------------------------------------------
                         slack                                 -4.267    

Slack (VIOLATED) :        -4.267ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.527ns  (logic 0.580ns (22.953%)  route 1.947ns (77.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 32.286 - 30.435 ) 
    Source Clock Delay      (SCD):    3.331ns = ( 33.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.037    33.331    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456    33.787 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=48, routed)          1.132    34.919    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[3]
    SLICE_X108Y123       LUT4 (Prop_lut4_I3_O)        0.124    35.043 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1/O
                         net (fo=5, routed)           0.815    35.858    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1_n_0
    SLICE_X111Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.848    32.286    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[36]/C
                         clock pessimism              0.000    32.286    
                         clock uncertainty           -0.490    31.796    
    SLICE_X111Y123       FDRE (Setup_fdre_C_CE)      -0.205    31.591    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[36]
  -------------------------------------------------------------------
                         required time                         31.591    
                         arrival time                         -35.858    
  -------------------------------------------------------------------
                         slack                                 -4.267    

Slack (VIOLATED) :        -4.267ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.527ns  (logic 0.580ns (22.953%)  route 1.947ns (77.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 32.286 - 30.435 ) 
    Source Clock Delay      (SCD):    3.331ns = ( 33.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.037    33.331    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456    33.787 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=48, routed)          1.132    34.919    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[3]
    SLICE_X108Y123       LUT4 (Prop_lut4_I3_O)        0.124    35.043 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1/O
                         net (fo=5, routed)           0.815    35.858    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1_n_0
    SLICE_X111Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.848    32.286    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X111Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[37]/C
                         clock pessimism              0.000    32.286    
                         clock uncertainty           -0.490    31.796    
    SLICE_X111Y123       FDRE (Setup_fdre_C_CE)      -0.205    31.591    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[37]
  -------------------------------------------------------------------
                         required time                         31.591    
                         arrival time                         -35.858    
  -------------------------------------------------------------------
                         slack                                 -4.267    

Slack (VIOLATED) :        -4.222ns  (required time - arrival time)
  Source:                 SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.734ns  (logic 0.828ns (30.289%)  route 1.906ns (69.711%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 31.971 - 30.435 ) 
    Source Clock Delay      (SCD):    3.001ns = ( 33.001 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.707    33.001    SP_OV_i/T_UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y63         FDRE                                         r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.456    33.457 r  SP_OV_i/T_UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.375    33.832    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/ex_stop_en
    SLICE_X56Y63         LUT3 (Prop_lut3_I2_O)        0.124    33.956 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_i_3/O
                         net (fo=1, routed)           0.433    34.389    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_reg_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.124    34.513 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           1.097    35.611    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/EX_TRIG_CTL_0/U0/stopped
    SLICE_X56Y65         LUT2 (Prop_lut2_I0_O)        0.124    35.735 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000    35.735    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg_1
    SLICE_X56Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.534    31.971    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X56Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.000    31.971    
                         clock uncertainty           -0.490    31.482    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)        0.031    31.513    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                         31.513    
                         arrival time                         -35.735    
  -------------------------------------------------------------------
                         slack                                 -4.222    

Slack (VIOLATED) :        -4.220ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.480ns  (logic 0.580ns (23.391%)  route 1.900ns (76.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 32.286 - 30.435 ) 
    Source Clock Delay      (SCD):    3.331ns = ( 33.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.037    33.331    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456    33.787 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=48, routed)          1.132    34.919    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[3]
    SLICE_X108Y123       LUT4 (Prop_lut4_I3_O)        0.124    35.043 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1/O
                         net (fo=5, routed)           0.768    35.811    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1_n_0
    SLICE_X110Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.848    32.286    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X110Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[38]/C
                         clock pessimism              0.000    32.286    
                         clock uncertainty           -0.490    31.796    
    SLICE_X110Y123       FDRE (Setup_fdre_C_CE)      -0.205    31.591    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[38]
  -------------------------------------------------------------------
                         required time                         31.591    
                         arrival time                         -35.811    
  -------------------------------------------------------------------
                         slack                                 -4.220    

Slack (VIOLATED) :        -4.220ns  (required time - arrival time)
  Source:                 SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.480ns  (logic 0.580ns (23.391%)  route 1.900ns (76.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 32.286 - 30.435 ) 
    Source Clock Delay      (SCD):    3.331ns = ( 33.331 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        2.037    33.331    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/s_axi_aclk
    SLICE_X107Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456    33.787 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/DD_DATA3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=48, routed)          1.132    34.919    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/STAGE[3]
    SLICE_X108Y123       LUT4 (Prop_lut4_I3_O)        0.124    35.043 r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1/O
                         net (fo=5, routed)           0.768    35.811    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps[39]_i_1_n_0
    SLICE_X110Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.570    32.005    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    28.656 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    30.347    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.848    32.286    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/MCLK
    SLICE_X110Y123       FDRE                                         r  SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[39]/C
                         clock pessimism              0.000    32.286    
                         clock uncertainty           -0.490    31.796    
    SLICE_X110Y123       FDRE (Setup_fdre_C_CE)      -0.205    31.591    SP_OV_i/DD_AXI_PERIPH_wrapper_0/U0/DD_AXI_PERIPH_i/IODELAY_BLK_wrapper_3/U0/IODELAY_BLK_i/DD_CTRL_0/U0/all_taps_reg[39]
  -------------------------------------------------------------------
                         required time                         31.591    
                         arrival time                         -35.811    
  -------------------------------------------------------------------
                         slack                                 -4.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.061%)  route 0.279ns (62.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.659     0.995    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.279     1.438    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC1[22]
    SLICE_X54Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.848     0.850    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X54Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[22]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.490     1.340    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.052     1.392    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.128ns (24.677%)  route 0.391ns (75.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.555     0.891    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.391     1.409    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/s_axis_config_tdata[26]
    SLICE_X50Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.822     0.824    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X50Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.490     1.314    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.035     1.349    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.398%)  route 0.437ns (75.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.638     0.974    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.437     1.552    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/s_axis_config_tdata[35]
    SLICE_X38Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.911     0.913    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/aclk
    SLICE_X38Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[35]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.490     1.403    
    SLICE_X38Y107        FDRE (Hold_fdre_C_D)         0.088     1.491    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.179%)  route 0.419ns (74.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.583     0.919    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.419     1.479    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[6]
    SLICE_X85Y93         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.854     0.856    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X85Y93         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[6]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.490     1.346    
    SLICE_X85Y93         FDRE (Hold_fdre_C_D)         0.070     1.416    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.128ns (24.547%)  route 0.393ns (75.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.555     0.891    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y95         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.393     1.412    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/s_axis_config_tdata[25]
    SLICE_X50Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.822     0.824    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X50Y94         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.490     1.314    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.035     1.349    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.164ns (28.918%)  route 0.403ns (71.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.584     0.920    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X86Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.403     1.487    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[29]
    SLICE_X85Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.855     0.857    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X85Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[29]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.490     1.347    
    SLICE_X85Y97         FDRE (Hold_fdre_C_D)         0.076     1.423    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.024%)  route 0.401ns (73.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.636     0.972    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y111        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y111        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.401     1.514    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/s_axis_config_tdata[20]
    SLICE_X47Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.911     0.913    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X47Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                         clock pessimism              0.000     0.913    
                         clock uncertainty            0.490     1.403    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.047     1.450    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.504%)  route 0.412ns (74.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.662     0.998    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.412     1.551    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/DC1[11]
    SLICE_X58Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.936     0.938    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/clk
    SLICE_X58Y102        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[11]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.490     1.428    
    SLICE_X58Y102        FDRE (Hold_fdre_C_D)         0.059     1.487    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_1/U0/pipelined_dc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.301%)  route 0.416ns (74.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.583     0.919    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y93         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.416     1.476    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[5]
    SLICE_X85Y93         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.854     0.856    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X85Y93         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[5]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.490     1.346    
    SLICE_X85Y93         FDRE (Hold_fdre_C_D)         0.066     1.412    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.128ns (24.907%)  route 0.386ns (75.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.916    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.386     1.430    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/DC2[2]
    SLICE_X60Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.846     0.846    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.851     0.853    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/clk
    SLICE_X60Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[2]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.490     1.343    
    SLICE_X60Y97         FDRE (Hold_fdre_C_D)         0.022     1.365    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_2/U0/pipelined_dc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_1_1_1
  To Clock:  clk_out1_SP_OV_clk_wiz_1_2_1

Setup :          272  Failing Endpoints,  Worst Slack       -4.131ns,  Total Violation     -988.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.131ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.459ns  (logic 0.900ns (26.018%)  route 2.559ns (73.982%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 25.537 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.946    29.008    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.534    25.537    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                         clock pessimism              0.000    25.537    
                         clock uncertainty           -0.491    25.046    
    SLICE_X54Y63         FDRE (Setup_fdre_C_CE)      -0.169    24.877    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]
  -------------------------------------------------------------------
                         required time                         24.877    
                         arrival time                         -29.008    
  -------------------------------------------------------------------
                         slack                                 -4.131    

Slack (VIOLATED) :        -4.121ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.343ns  (logic 0.900ns (26.923%)  route 2.443ns (73.077%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 25.467 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830    28.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464    25.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.000    25.467    
                         clock uncertainty           -0.491    24.976    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    24.771    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                         24.771    
                         arrival time                         -28.892    
  -------------------------------------------------------------------
                         slack                                 -4.121    

Slack (VIOLATED) :        -4.121ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.343ns  (logic 0.900ns (26.923%)  route 2.443ns (73.077%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 25.467 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830    28.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464    25.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/C
                         clock pessimism              0.000    25.467    
                         clock uncertainty           -0.491    24.976    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    24.771    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                         24.771    
                         arrival time                         -28.892    
  -------------------------------------------------------------------
                         slack                                 -4.121    

Slack (VIOLATED) :        -4.121ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.343ns  (logic 0.900ns (26.923%)  route 2.443ns (73.077%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 25.467 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830    28.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464    25.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/C
                         clock pessimism              0.000    25.467    
                         clock uncertainty           -0.491    24.976    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    24.771    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                         24.771    
                         arrival time                         -28.892    
  -------------------------------------------------------------------
                         slack                                 -4.121    

Slack (VIOLATED) :        -4.121ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.343ns  (logic 0.900ns (26.923%)  route 2.443ns (73.077%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 25.467 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830    28.892    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464    25.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/C
                         clock pessimism              0.000    25.467    
                         clock uncertainty           -0.491    24.976    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    24.771    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                         24.771    
                         arrival time                         -28.892    
  -------------------------------------------------------------------
                         slack                                 -4.121    

Slack (VIOLATED) :        -4.105ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.330ns  (logic 0.900ns (27.024%)  route 2.430ns (72.976%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 25.470 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    28.879    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    25.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
                         clock pessimism              0.000    25.470    
                         clock uncertainty           -0.491    24.979    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    24.774    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                         24.774    
                         arrival time                         -28.879    
  -------------------------------------------------------------------
                         slack                                 -4.105    

Slack (VIOLATED) :        -4.105ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.330ns  (logic 0.900ns (27.024%)  route 2.430ns (72.976%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 25.470 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    28.879    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    25.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.000    25.470    
                         clock uncertainty           -0.491    24.979    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    24.774    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                         24.774    
                         arrival time                         -28.879    
  -------------------------------------------------------------------
                         slack                                 -4.105    

Slack (VIOLATED) :        -4.105ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.330ns  (logic 0.900ns (27.024%)  route 2.430ns (72.976%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 25.470 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    28.879    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    25.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/C
                         clock pessimism              0.000    25.470    
                         clock uncertainty           -0.491    24.979    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    24.774    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                         24.774    
                         arrival time                         -28.879    
  -------------------------------------------------------------------
                         slack                                 -4.105    

Slack (VIOLATED) :        -4.105ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.330ns  (logic 0.900ns (27.024%)  route 2.430ns (72.976%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 25.470 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    28.879    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    25.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/C
                         clock pessimism              0.000    25.470    
                         clock uncertainty           -0.491    24.979    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    24.774    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                         24.774    
                         arrival time                         -28.879    
  -------------------------------------------------------------------
                         slack                                 -4.105    

Slack (VIOLATED) :        -4.105ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@24.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@23.913ns)
  Data Path Delay:        3.330ns  (logic 0.900ns (27.024%)  route 2.430ns (72.976%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 25.470 - 24.000 ) 
    Source Clock Delay      (SCD):    1.636ns = ( 25.549 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                     23.913    23.913 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    23.913 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.762    25.675    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    21.960 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    23.815    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.916 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        1.633    25.549    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.456    26.005 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.679    26.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.118    26.802 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    27.736    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    28.062 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    28.879    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    24.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    25.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    22.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    25.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    25.470    
                         clock uncertainty           -0.491    24.979    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    24.774    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         24.774    
                         arrival time                         -28.879    
  -------------------------------------------------------------------
                         slack                                 -4.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.189ns (22.620%)  route 0.647ns (77.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.405     1.385    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[10]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.491     1.310    
    SLICE_X50Y64         FDRE (Hold_fdre_C_R)        -0.053     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.189ns (22.620%)  route 0.647ns (77.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.405     1.385    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[11]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.491     1.310    
    SLICE_X50Y64         FDRE (Hold_fdre_C_R)        -0.053     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.189ns (22.620%)  route 0.647ns (77.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.405     1.385    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.491     1.310    
    SLICE_X50Y64         FDRE (Hold_fdre_C_R)        -0.053     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.189ns (22.620%)  route 0.647ns (77.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.405     1.385    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[2]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.491     1.310    
    SLICE_X50Y64         FDRE (Hold_fdre_C_R)        -0.053     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.189ns (22.620%)  route 0.647ns (77.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.405     1.385    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[3]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.491     1.310    
    SLICE_X50Y64         FDRE (Hold_fdre_C_R)        -0.053     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.189ns (22.620%)  route 0.647ns (77.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.405     1.385    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[4]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.491     1.310    
    SLICE_X50Y64         FDRE (Hold_fdre_C_R)        -0.053     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.189ns (22.620%)  route 0.647ns (77.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.405     1.385    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.817     0.819    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[5]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.491     1.310    
    SLICE_X50Y64         FDRE (Hold_fdre_C_R)        -0.053     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.189ns (21.249%)  route 0.700ns (78.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.459     1.439    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.846     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.491     1.339    
    SLICE_X54Y58         FDRE (Hold_fdre_C_R)        -0.053     1.286    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.189ns (21.249%)  route 0.700ns (78.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.459     1.439    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.846     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[16]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.491     1.339    
    SLICE_X54Y58         FDRE (Hold_fdre_C_R)        -0.053     1.286    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_1_1  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_out1_SP_OV_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.189ns (21.249%)  route 0.700ns (78.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.491ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.319ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.580     0.580    SP_OV_i/REF_CLK/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1877, routed)        0.548     0.550    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X53Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     0.691 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.242     0.932    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I1_O)        0.048     0.980 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.459     1.439    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.846     0.848    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[17]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.491     1.339    
    SLICE_X54Y58         FDRE (Hold_fdre_C_R)        -0.053     1.286    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/pipelined_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_1_2_1

Setup :          396  Failing Endpoints,  Worst Slack       -3.409ns,  Total Violation     -826.545ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.409ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.516ns  (logic 0.932ns (26.509%)  route 2.584ns (73.491%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 33.537 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.946    36.512    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.534    33.537    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                         clock pessimism              0.000    33.537    
                         clock uncertainty           -0.265    33.272    
    SLICE_X54Y63         FDRE (Setup_fdre_C_CE)      -0.169    33.103    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]
  -------------------------------------------------------------------
                         required time                         33.103    
                         arrival time                         -36.512    
  -------------------------------------------------------------------
                         slack                                 -3.409    

Slack (VIOLATED) :        -3.399ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.400ns  (logic 0.932ns (27.415%)  route 2.468ns (72.585%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 33.467 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830    36.396    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464    33.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.000    33.467    
                         clock uncertainty           -0.265    33.202    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    32.997    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                         32.997    
                         arrival time                         -36.396    
  -------------------------------------------------------------------
                         slack                                 -3.399    

Slack (VIOLATED) :        -3.399ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.400ns  (logic 0.932ns (27.415%)  route 2.468ns (72.585%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 33.467 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830    36.396    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464    33.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/C
                         clock pessimism              0.000    33.467    
                         clock uncertainty           -0.265    33.202    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    32.997    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                         32.997    
                         arrival time                         -36.396    
  -------------------------------------------------------------------
                         slack                                 -3.399    

Slack (VIOLATED) :        -3.399ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.400ns  (logic 0.932ns (27.415%)  route 2.468ns (72.585%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 33.467 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830    36.396    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464    33.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/C
                         clock pessimism              0.000    33.467    
                         clock uncertainty           -0.265    33.202    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    32.997    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                         32.997    
                         arrival time                         -36.396    
  -------------------------------------------------------------------
                         slack                                 -3.399    

Slack (VIOLATED) :        -3.399ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.400ns  (logic 0.932ns (27.415%)  route 2.468ns (72.585%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.467ns = ( 33.467 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.830    36.396    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.464    33.467    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/C
                         clock pessimism              0.000    33.467    
                         clock uncertainty           -0.265    33.202    
    SLICE_X51Y63         FDRE (Setup_fdre_C_CE)      -0.205    32.997    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                         32.997    
                         arrival time                         -36.396    
  -------------------------------------------------------------------
                         slack                                 -3.399    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.387ns  (logic 0.932ns (27.517%)  route 2.455ns (72.483%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 33.470 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    36.383    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    33.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
                         clock pessimism              0.000    33.470    
                         clock uncertainty           -0.265    33.205    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    33.000    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                         33.000    
                         arrival time                         -36.383    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.387ns  (logic 0.932ns (27.517%)  route 2.455ns (72.483%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 33.470 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    36.383    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    33.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.000    33.470    
                         clock uncertainty           -0.265    33.205    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    33.000    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                         33.000    
                         arrival time                         -36.383    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.387ns  (logic 0.932ns (27.517%)  route 2.455ns (72.483%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 33.470 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    36.383    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    33.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/C
                         clock pessimism              0.000    33.470    
                         clock uncertainty           -0.265    33.205    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    33.000    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                         33.000    
                         arrival time                         -36.383    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.387ns  (logic 0.932ns (27.517%)  route 2.455ns (72.483%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 33.470 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    36.383    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    33.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]/C
                         clock pessimism              0.000    33.470    
                         clock uncertainty           -0.265    33.205    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    33.000    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                         33.000    
                         arrival time                         -36.383    
  -------------------------------------------------------------------
                         slack                                 -3.383    

Slack (VIOLATED) :        -3.383ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.387ns  (logic 0.932ns (27.517%)  route 2.455ns (72.483%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 33.470 - 32.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 32.996 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.702    32.996    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.456    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.703    34.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op1[0]
    SLICE_X52Y67         LUT2 (Prop_lut2_I0_O)        0.150    34.305 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.935    35.240    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X53Y59         LUT2 (Prop_lut2_I1_O)        0.326    35.566 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.817    36.383    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    32.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        1.612    33.612    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    30.187 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    31.912    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.003 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.467    33.470    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    33.470    
                         clock uncertainty           -0.265    33.205    
    SLICE_X53Y59         FDRE (Setup_fdre_C_CE)      -0.205    33.000    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         33.000    
                         arrival time                         -36.383    
  -------------------------------------------------------------------
                         slack                                 -3.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.975%)  route 0.152ns (48.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.573     0.909    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.152     1.224    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[4]
    SLICE_X54Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.845     0.847    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.265     1.112    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.083     1.195    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.242%)  route 0.171ns (54.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.171     1.199    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[26]
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.822     0.824    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[26]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.265     1.089    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.075     1.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.227%)  route 0.185ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.573     0.909    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.185     1.235    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[6]
    SLICE_X54Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.842     0.844    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X54Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.265     1.109    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.085     1.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.560%)  route 0.116ns (47.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.116     1.131    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[22]
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.822     0.824    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.265     1.089    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)        -0.007     1.082    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.291%)  route 0.185ns (56.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.185     1.213    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[25]
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.821     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.265     1.088    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.075     1.163    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.666%)  route 0.182ns (56.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.182     1.211    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[27]
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.821     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.265     1.088    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.071     1.159    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.083%)  route 0.186ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.554     0.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.186     1.217    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[21]
    SLICE_X52Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.821     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X52Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.265     1.088    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.076     1.164    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.002%)  route 0.187ns (56.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.555     0.891    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.187     1.218    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[7]
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.822     0.824    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[7]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.265     1.089    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.076     1.165    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.691%)  route 0.189ns (57.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.555     0.891    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.189     1.221    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[6]
    SLICE_X52Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.822     0.824    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X52Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.265     1.089    
    SLICE_X52Y56         FDRE (Hold_fdre_C_D)         0.078     1.167    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_1_2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_1_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_1_2_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.317%)  route 0.185ns (56.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.554     0.890    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.185     1.215    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[20]
    SLICE_X52Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_1_2_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8089, routed)        0.864     0.864    SP_OV_i/TIMER_CLK/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_1_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.821     0.823    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X52Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.265     1.088    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.071     1.159    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.056    





