#include "Valu1.h" // Generated by Verilator
#include "verilated.h"
#include "verilated_vcd_c.h"

#include <iostream>
#include <iomanip>

#include "utils/colors.h"
#include "utils/utils.h"

unsigned int inputs1[5] = {10, 32, 48, 64, 1024};
unsigned int inputs2[5] = {0x7FFFF000, 4096, 0xAAAAAAAA, 0x55555555, 0};

char *module = (char *)"ALU1";

// Main
int main(int argc, char **argv)
{
    Verilated::commandArgs(argc, argv);

    // Instantiate model
    Valu1 *tb = new Valu1;

    // Setup waveform tracing
    Verilated::traceEverOn(true);
    VerilatedVcdC *tfp = new VerilatedVcdC;
    tb->trace(tfp, 99);
    tfp->open("simout/alu0.vcd");

    initial_print(module);

    // Reset sequence
    tb->rst_n = 0;
    stick(tb, tfp);
    tb->rst_n = 1;
    stick(tb, tfp);
    stick(tb, tfp);
    stick(tb, tfp);

    int cycle = 0;

    // Formal calculation test
    for (int i = 0; i < 5; i++)
    {
        tb->cmd = i;
        tb->i_rd = 0x1F;

        for (int ii = 0; ii < 5; ii++)
        {
            for (int iii = 0; iii < 5; iii++)
            {
                cycle += 1;
                tb->arg0 = inputs1[ii];
                tb->arg1 = inputs2[iii];
                stick(tb, tfp);
                stick(tb, tfp);
                stick(tb, tfp);
                stick(tb, tfp);

                equality_print((char *)"Busy", cycle, tb->busy, 1);
                equality_print((char *)"Valid", cycle, tb->valid, 1);
                equality_print((char *)"RD", cycle, tb->o_rd, 0x1F);

                switch (i)
                {
                case 0: // ADD
                    equality_print((char *)"Add", cycle, tb->res, (inputs1[ii] + inputs2[iii]));
                    break;

                case 1: // SUB
                    equality_print((char *)"Sub", cycle, tb->res, (inputs1[ii] - inputs2[iii]));
                    break;

                case 2: // AND
                    equality_print((char *)"And", cycle, tb->res, (inputs1[ii] & inputs2[iii]));
                    break;

                case 3: // OR
                    equality_print((char *)"Or ", cycle, tb->res, (inputs1[ii] | inputs2[iii]));
                    break;

                case 4: // XOR
                    equality_print((char *)"Or ", cycle, tb->res, (inputs1[ii] ^ inputs2[iii]));
                    break;
                }

                tb->clear = 1;
            }
        }
    }

    // Overflow test
    tb->cmd = 0;
    tb->i_rd = 0x1F;
    tb->arg0 = 0xFFFFFFFF;
    tb->arg1 = 0xFFFFFFFF;
    cycle += 1;
    stick(tb, tfp);
    stick(tb, tfp);
    stick(tb, tfp);
    stick(tb, tfp);

    equality_print((char *)"Overflow", cycle, tb->o_error, 1);

    final_print(module);

    tfp->close();

    uint64_t fail, pass;
    get_counts(&pass, &fail);

    delete tb;
    return fail;
}
