
/*******************************************************************************
*        Software       : TSMC MEMORY COMPILER 2010.02.00.a.210a
*        Technology     : 65nm CMOS LOGIC Low Power LowK Cu 1P9M 1.2V
*                         Standard-Vt logic, High Density SRAM 6T bit cell
*        Memory Type    : TSMC 65nm Low Power SP SRAM Without Redundancy
*        Library Name   : ts1n65lphsa1024x64m4f_210a ( user specify: TS1N65LPHSA1024X64M4F)
*        Generated Time : 2022/02/24, 21:11:02
*******************************************************************************

*******************************************************************************
*
*STATEMENT OF USE
*
*This information contains confidential and proprietary information of TSMC.
*No part of this information may be reproduced, transmitted, transcribed,
*stored in a retrieval system, or translated into any human or computer
*language, in any form or by any means, electronic, mechanical, magnetic,
*optical, chemical, manual, or otherwise, without the prior written permission
*of TSMC. This information was prepared for informational purpose and is for
*use by TSMC's customers only. TSMC reserves the right to make changes in the
*information at any time and without notice.
*
*******************************************************************************/
//* Template Version : S_09_32901   

MemoryTemplate (TS1N65LPHSA1024X64M4F) {

      CellName        : TS1N65LPHSA1024X64M4F;
      Algorithm       : SMarchCHKBvcd;
      logicalPorts    : 1rw;
      NumberOfWords   : 1024;
      MinHold         : 0.5;
      MilliWattsPerMegaHertz : 0.037;
      

      Port (CLK)  {
          Function: Clock;
      }
      Port (CEB)  {
                    Function: Select;
			  Polarity: ActiveLow;	

      }

      Port (WEB) {
          Function: WriteEnable; 
	    Polarity: ActiveLow;

      }
      Port (BWEB[63:0]) {
          Function: GroupWriteEnable; 
	    Polarity: ActiveLow;

      }

      Port (D[63:0]) { 
          Function: Data; 
          Direction:   Input;
      }
      Port (Q[63:0]) { 
          Function: Data; 
          Direction:   Output; 
      }
      port (A[9:0]) {
          function:    address;
      }



      Port (WTSEL[2:0]) {
	    Direction: Input	;
          function:    None;
          SafeValue:	0;
      }
      Port (RTSEL[1:0]) {
            Direction: Input    ;
	  function:    None;
	  SafeValue:    1;
      }

// 256 rows by 4 columns.
      AddressCounter {
          Function ( Address ) {
	      LogicalAddressMap {
                  ColumnAddress[1:0]:Address[1:0];  // number of columns
	          RowAddress[7:0]:Address[9:2];  // number of rows
	      }
	  }
	  Function ( ColumnAddress ) {
              CountRange[0:3];
	  }
	  Function  ( RowAddress ) {
              CountRange[0:255];
	  }
      }

      OperationSet : syncWR;
      bitGrouping : 1;
}
