LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all; 

ENTITY RAM128_32 IS
	PORT
	(
		address	        : IN STD_LOGIC_VECTOR (6 DOWNTO 0);
		clock		: IN STD_LOGIC  := '1';
		data		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
		wren		: IN STD_LOGIC ;
		q		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
	);
END RAM128_32;

ARCHITECTURE BEHAVIORAL OF RAM128_32 IS
-- DEFINE THE NEW TYPE FOR THE 128 BY 32 RAM
type RAM_ARRAY is array (0 to 127) of std_logic_vector (31 downto 0);
signal RAM: RAM_ARRAY;
begin
	process(wren, clock)
	begin
		if(clock = '1') then
			if(wren = '1') then
				RAM(to_integer(unsigned(address))) <= data;
			end if;
		end if;
	end process;
	process(clock)
	begin
		q <= RAM(to_integer(unsigned(address)));
	end process;
end architecture behavioral;
