{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_wr.v@436:472@HdlStmProcess", "\n  assign axi_mem_eot_s = axi_last_transaction_d & ~axi_last_transaction;\n  assign axi_mem_rvalid_s =  axi_mem_read_en & axi_wready_s;\n  assign axi_mem_last_s = (axi_wvalid_counter == axi_awlen) ? axi_mem_rvalid_s : 1'b0;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_mem_rvalid <= 1'b0;\n      axi_mem_rvalid_d <= 1'b0;\n      axi_mem_last <= 1'b0;\n      axi_mem_last_d <= 1'b0;\n      axi_mem_rdata <= 'b0;\n      axi_mem_raddr <= 'b0;\n      axi_wvalid_counter <= 4'b0;\n      axi_mem_last_read_toggle <= 1'b1;\n    end else begin\n      axi_mem_rvalid <= axi_mem_rvalid_s;\n      axi_mem_rvalid_d <= axi_mem_rvalid;\n      axi_mem_last <= axi_mem_last_s;\n      axi_mem_last_d <= axi_mem_last;\n      axi_mem_rdata <= axi_mem_rdata_s;\n      if (axi_mem_rvalid_s == 1'b1) begin\n        axi_mem_raddr <= axi_mem_raddr + 1;\n        axi_wvalid_counter <= (axi_wvalid_counter == axi_awlen) ? 4'b0 : axi_wvalid_counter + 1;\n      end\n      if (axi_mem_eot_s == 1'b1) begin\n        axi_mem_raddr <= 'b0;\n        axi_mem_last_read_toggle <= ~axi_mem_last_read_toggle;\n      end\n      axi_mem_raddr_g <= b2g(axi_mem_raddr);\n    end\n  end\n\n\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[450, "      axi_mem_raddr_g <= 8'b0;\n"]]}}