--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml pcreg.twx pcreg.ncd -o pcreg.twr pcreg.pcf -ucf pcreg_ucf.ucf

Design file:              pcreg.ncd
Physical constraint file: pcreg.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock IOput
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_in<0>  |    0.052(F)|      FAST  |    3.179(F)|      SLOW  |IOput_IBUF_BUFG   |   0.000|
data_in<1>  |   -0.209(F)|      FAST  |    2.288(F)|      SLOW  |IOput_IBUF_BUFG   |   0.000|
data_in<2>  |   -0.459(F)|      FAST  |    2.478(F)|      SLOW  |IOput_IBUF_BUFG   |   0.000|
data_in<3>  |    0.266(F)|      FAST  |    1.872(F)|      SLOW  |IOput_IBUF_BUFG   |   0.000|
number<0>   |    0.175(F)|      FAST  |    3.032(F)|      SLOW  |IOput_IBUF_BUFG   |   0.000|
number<1>   |    0.237(F)|      FAST  |    2.660(F)|      SLOW  |IOput_IBUF_BUFG   |   0.000|
number<2>   |    0.216(F)|      FAST  |    2.780(F)|      SLOW  |IOput_IBUF_BUFG   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ena         |    4.907(R)|      SLOW  |   -2.970(R)|      FAST  |clk_BUFGP         |   0.000|
number<0>   |    2.553(R)|      SLOW  |   -0.998(R)|      SLOW  |clk_BUFGP         |   0.000|
number<1>   |    2.849(R)|      SLOW  |   -1.273(R)|      SLOW  |clk_BUFGP         |   0.000|
number<2>   |    2.899(R)|      SLOW  |   -0.999(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    4.274(R)|      SLOW  |   -2.616(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |         6.328(R)|      SLOW  |         2.992(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1> |         6.328(R)|      SLOW  |         2.992(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2> |         6.378(R)|      SLOW  |         3.042(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3> |         6.378(R)|      SLOW  |         3.042(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IOput          |    4.357|    6.878|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 04 20:54:16 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 208 MB



