

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_222_20'
================================================================
* Date:           Wed Feb 26 23:19:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|       33|  30.000 ns|  0.330 us|    1|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_222_20  |        1|       31|         2|          1|          1|  1 ~ 31|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3238|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     220|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     220|   3301|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln222_fu_196_p2      |         +|   0|  0|   14|           7|           7|
    |k_6_fu_186_p2            |         +|   0|  0|   13|           5|           1|
    |sub_ln224_fu_162_p2      |         -|   0|  0|   18|           1|          11|
    |and_ln227_fu_267_p2      |       and|   0|  0|  128|         128|         128|
    |icmp_ln222_fu_202_p2     |      icmp|   0|  0|   13|           5|           5|
    |lshr_ln224_fu_152_p2     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln226_fu_234_p2     |      lshr|   0|  0|  423|           8|         128|
    |lshr_ln227_fu_242_p2     |      lshr|   0|  0|  423|         128|         128|
    |output_axie4_data_2_out  |        or|   0|  0|  128|         128|         128|
    |cond_i113156_fu_247_p3   |    select|   0|  0|  128|           1|         128|
    |cond_i85_fu_254_p3       |    select|   0|  0|  128|           1|         128|
    |shl_ln224_fu_176_p2      |       shl|   0|  0|  423|         128|         128|
    |shl_ln226_fu_221_p2      |       shl|   0|  0|  423|           8|         128|
    |shl_ln227_fu_229_p2      |       shl|   0|  0|  423|         128|         128|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln227_fu_261_p2      |       xor|   0|  0|  128|         128|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 3238|         933|        1308|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add38353_fu_64                    |   9|          2|    7|         14|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add38353_load    |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_5              |   9|          2|    5|         10|
    |k_fu_60                           |   9|          2|    5|         10|
    |output_axie4_data_1_fu_56         |   9|          2|  128|        256|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|  154|        308|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add38353_fu_64                    |    7|   0|    7|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln222_reg_334                |    1|   0|    1|          0|
    |k_fu_60                           |    5|   0|    5|          0|
    |output_axie4_data_1_fu_56         |  128|   0|  128|          0|
    |pixel_val_reg_329                 |    8|   0|    8|          0|
    |tmp_1_reg_306                     |    1|   0|    1|          0|
    |trunc_ln224_reg_318               |    8|   0|    8|          0|
    |zext_ln224_1_reg_323              |   29|   0|  128|         99|
    |zext_ln224_reg_312                |   29|   0|  128|         99|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  220|   0|  418|        198|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|empty                           |   in|    5|     ap_none|                                     empty|        scalar|
|output_axie4_data               |   in|  128|     ap_none|                         output_axie4_data|        scalar|
|input_axie4_data                |   in|  128|     ap_none|                          input_axie4_data|        scalar|
|sub_ln222                       |   in|    5|     ap_none|                                 sub_ln222|        scalar|
|output_axie4_data_2_out         |  out|  128|      ap_vld|                   output_axie4_data_2_out|       pointer|
|output_axie4_data_2_out_ap_vld  |  out|    1|      ap_vld|                   output_axie4_data_2_out|       pointer|
+--------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_axie4_data_1 = alloca i32 1" [filter_kernel.cpp:220]   --->   Operation 5 'alloca' 'output_axie4_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter_kernel.cpp:222]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add38353 = alloca i32 1"   --->   Operation 7 'alloca' 'add38353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln222_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sub_ln222"   --->   Operation 8 'read' 'sub_ln222_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %input_axie4_data"   --->   Operation 9 'read' 'input_axie4_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_axie4_data_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %output_axie4_data"   --->   Operation 10 'read' 'output_axie4_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_cast = sext i5 %tmp"   --->   Operation 12 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%store_ln0 = store i7 %p_cast, i7 %add38353"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%store_ln222 = store i5 0, i5 %k" [filter_kernel.cpp:222]   --->   Operation 14 'store' 'store_ln222' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (1.14ns)   --->   "%store_ln220 = store i128 %output_axie4_data_read, i128 %output_axie4_data_1" [filter_kernel.cpp:220]   --->   Operation 15 'store' 'store_ln220' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body387_ifconv"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_5 = load i5 %k" [filter_kernel.cpp:222]   --->   Operation 17 'load' 'k_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add38353_load = load i7 %add38353" [filter_kernel.cpp:224]   --->   Operation 18 'load' 'add38353_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add38353_load, i3 0" [filter_kernel.cpp:224]   --->   Operation 19 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i10 %shl_ln5" [filter_kernel.cpp:224]   --->   Operation 20 'sext' 'sext_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add38353_load, i32 6" [filter_kernel.cpp:224]   --->   Operation 21 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln224_1 = sext i10 %shl_ln5" [filter_kernel.cpp:224]   --->   Operation 22 'sext' 'sext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i32 %sext_ln224_1" [filter_kernel.cpp:224]   --->   Operation 23 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.21ns)   --->   "%lshr_ln224 = lshr i128 %input_axie4_data_read, i128 %zext_ln224" [filter_kernel.cpp:224]   --->   Operation 24 'lshr' 'lshr_ln224' <Predicate = true> <Delay = 3.21> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i128 %lshr_ln224" [filter_kernel.cpp:224]   --->   Operation 25 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.62ns)   --->   "%sub_ln224 = sub i11 0, i11 %sext_ln224" [filter_kernel.cpp:224]   --->   Operation 26 'sub' 'sub_ln224' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln224_2 = sext i11 %sub_ln224" [filter_kernel.cpp:224]   --->   Operation 27 'sext' 'sext_ln224_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln224_1 = zext i32 %sext_ln224_2" [filter_kernel.cpp:224]   --->   Operation 28 'zext' 'zext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.21ns)   --->   "%shl_ln224 = shl i128 %input_axie4_data_read, i128 %zext_ln224_1" [filter_kernel.cpp:224]   --->   Operation 29 'shl' 'shl_ln224' <Predicate = true> <Delay = 3.21> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pixel_val = trunc i128 %shl_ln224" [filter_kernel.cpp:224]   --->   Operation 30 'trunc' 'pixel_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.46ns)   --->   "%k_6 = add i5 %k_5, i5 1" [filter_kernel.cpp:222]   --->   Operation 31 'add' 'k_6' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i5 %k_6" [filter_kernel.cpp:220]   --->   Operation 32 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.46ns)   --->   "%add_ln222 = add i7 %zext_ln220, i7 %p_cast" [filter_kernel.cpp:222]   --->   Operation 33 'add' 'add_ln222' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.46ns)   --->   "%icmp_ln222 = icmp_eq  i5 %k_6, i5 %sub_ln222_read" [filter_kernel.cpp:222]   --->   Operation 34 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%store_ln222 = store i7 %add_ln222, i7 %add38353" [filter_kernel.cpp:222]   --->   Operation 35 'store' 'store_ln222' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 36 [1/1] (1.14ns)   --->   "%store_ln222 = store i5 %k_6, i5 %k" [filter_kernel.cpp:222]   --->   Operation 36 'store' 'store_ln222' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln222, void %for.body387_ifconv, void %for.end407.loopexit.exitStub" [filter_kernel.cpp:222]   --->   Operation 37 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.64>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%output_axie4_data_3 = load i128 %output_axie4_data_1" [filter_kernel.cpp:227]   --->   Operation 38 'load' 'output_axie4_data_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:220]   --->   Operation 39 'specpipeline' 'specpipeline_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [filter_kernel.cpp:222]   --->   Operation 40 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31, i64 0"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.61ns)   --->   "%shl_ln226 = shl i128 255, i128 %zext_ln224" [filter_kernel.cpp:226]   --->   Operation 42 'shl' 'shl_ln226' <Predicate = (!tmp_1)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i8 %trunc_ln224" [filter_kernel.cpp:227]   --->   Operation 43 'zext' 'zext_ln227' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.61ns)   --->   "%shl_ln227 = shl i128 %zext_ln227, i128 %zext_ln224" [filter_kernel.cpp:227]   --->   Operation 44 'shl' 'shl_ln227' <Predicate = (!tmp_1)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.61ns)   --->   "%lshr_ln226 = lshr i128 255, i128 %zext_ln224_1" [filter_kernel.cpp:226]   --->   Operation 45 'lshr' 'lshr_ln226' <Predicate = (tmp_1)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln227_1 = zext i8 %pixel_val" [filter_kernel.cpp:227]   --->   Operation 46 'zext' 'zext_ln227_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.61ns)   --->   "%lshr_ln227 = lshr i128 %zext_ln227_1, i128 %zext_ln224_1" [filter_kernel.cpp:227]   --->   Operation 47 'lshr' 'lshr_ln227' <Predicate = (tmp_1)> <Delay = 2.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%cond_i113156 = select i1 %tmp_1, i128 %lshr_ln226, i128 %shl_ln226" [filter_kernel.cpp:224]   --->   Operation 48 'select' 'cond_i113156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node output_axie4_data_4)   --->   "%cond_i85 = select i1 %tmp_1, i128 %lshr_ln227, i128 %shl_ln227" [filter_kernel.cpp:224]   --->   Operation 49 'select' 'cond_i85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%xor_ln227 = xor i128 %cond_i113156, i128 340282366920938463463374607431768211455" [filter_kernel.cpp:227]   --->   Operation 50 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.44ns) (out node of the LUT)   --->   "%and_ln227 = and i128 %output_axie4_data_3, i128 %xor_ln227" [filter_kernel.cpp:227]   --->   Operation 51 'and' 'and_ln227' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.44ns) (out node of the LUT)   --->   "%output_axie4_data_4 = or i128 %and_ln227, i128 %cond_i85" [filter_kernel.cpp:227]   --->   Operation 52 'or' 'output_axie4_data_4' <Predicate = true> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.14ns)   --->   "%store_ln220 = store i128 %output_axie4_data_4, i128 %output_axie4_data_1" [filter_kernel.cpp:220]   --->   Operation 53 'store' 'store_ln220' <Predicate = true> <Delay = 1.14>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln227 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %output_axie4_data_2_out, i128 %output_axie4_data_4" [filter_kernel.cpp:227]   --->   Operation 54 'write' 'write_ln227' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln222)> <Delay = 1.14>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_axie4_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_axie4_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln222]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_axie4_data_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_axie4_data_1    (alloca           ) [ 011]
k                      (alloca           ) [ 010]
add38353               (alloca           ) [ 010]
sub_ln222_read         (read             ) [ 000]
input_axie4_data_read  (read             ) [ 000]
output_axie4_data_read (read             ) [ 000]
tmp                    (read             ) [ 000]
p_cast                 (sext             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln222            (store            ) [ 000]
store_ln220            (store            ) [ 000]
br_ln0                 (br               ) [ 000]
k_5                    (load             ) [ 000]
add38353_load          (load             ) [ 000]
shl_ln5                (bitconcatenate   ) [ 000]
sext_ln224             (sext             ) [ 000]
tmp_1                  (bitselect        ) [ 011]
sext_ln224_1           (sext             ) [ 000]
zext_ln224             (zext             ) [ 011]
lshr_ln224             (lshr             ) [ 000]
trunc_ln224            (trunc            ) [ 011]
sub_ln224              (sub              ) [ 000]
sext_ln224_2           (sext             ) [ 000]
zext_ln224_1           (zext             ) [ 011]
shl_ln224              (shl              ) [ 000]
pixel_val              (trunc            ) [ 011]
k_6                    (add              ) [ 000]
zext_ln220             (zext             ) [ 000]
add_ln222              (add              ) [ 000]
icmp_ln222             (icmp             ) [ 011]
store_ln222            (store            ) [ 000]
store_ln222            (store            ) [ 000]
br_ln222               (br               ) [ 000]
output_axie4_data_3    (load             ) [ 000]
specpipeline_ln220     (specpipeline     ) [ 000]
specloopname_ln222     (specloopname     ) [ 000]
speclooptripcount_ln0  (speclooptripcount) [ 000]
shl_ln226              (shl              ) [ 000]
zext_ln227             (zext             ) [ 000]
shl_ln227              (shl              ) [ 000]
lshr_ln226             (lshr             ) [ 000]
zext_ln227_1           (zext             ) [ 000]
lshr_ln227             (lshr             ) [ 000]
cond_i113156           (select           ) [ 000]
cond_i85               (select           ) [ 000]
xor_ln227              (xor              ) [ 000]
and_ln227              (and              ) [ 000]
output_axie4_data_4    (or               ) [ 000]
store_ln220            (store            ) [ 000]
write_ln227            (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_axie4_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_axie4_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_axie4_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_axie4_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub_ln222">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln222"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_axie4_data_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_axie4_data_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="output_axie4_data_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_axie4_data_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="k_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="add38353_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add38353/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sub_ln222_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln222_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_axie4_data_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="0"/>
<pin id="77" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_axie4_data_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_axie4_data_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="128" slack="0"/>
<pin id="82" dir="0" index="1" bw="128" slack="0"/>
<pin id="83" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_axie4_data_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln227_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="0" index="2" bw="128" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln227/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="5" slack="0"/>
<pin id="105" dir="0" index="1" bw="7" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln222_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln220_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="128" slack="0"/>
<pin id="115" dir="0" index="1" bw="128" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="k_5_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_5/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add38353_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add38353_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="shl_ln5_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln224_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln224/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sext_ln224_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln224_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln224_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="lshr_ln224_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="128" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln224/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln224_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="128" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_ln224_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln224/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln224_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln224_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln224_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln224_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shl_ln224_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln224/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="pixel_val_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixel_val/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="k_6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln220_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln222_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln222_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="5" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln222_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln222_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="output_axie4_data_3_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="128" slack="1"/>
<pin id="220" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_axie4_data_3/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="shl_ln226_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln226/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln227_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shl_ln227_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln227/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="lshr_ln226_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln226/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln227_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln227_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="lshr_ln227_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln227/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="cond_i113156_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="128" slack="0"/>
<pin id="250" dir="0" index="2" bw="128" slack="0"/>
<pin id="251" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_i113156/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cond_i85_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="128" slack="0"/>
<pin id="257" dir="0" index="2" bw="128" slack="0"/>
<pin id="258" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_i85/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xor_ln227_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="128" slack="0"/>
<pin id="263" dir="0" index="1" bw="128" slack="0"/>
<pin id="264" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln227/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="and_ln227_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="128" slack="0"/>
<pin id="269" dir="0" index="1" bw="128" slack="0"/>
<pin id="270" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln227/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="output_axie4_data_4_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="128" slack="0"/>
<pin id="275" dir="0" index="1" bw="128" slack="0"/>
<pin id="276" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_axie4_data_4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln220_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="0" index="1" bw="128" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="output_axie4_data_1_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="128" slack="0"/>
<pin id="287" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="output_axie4_data_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="k_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="299" class="1005" name="add38353_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add38353 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="zext_ln224_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="128" slack="1"/>
<pin id="314" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln224 "/>
</bind>
</comp>

<comp id="318" class="1005" name="trunc_ln224_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln224 "/>
</bind>
</comp>

<comp id="323" class="1005" name="zext_ln224_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="128" slack="1"/>
<pin id="325" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln224_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="pixel_val_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="1"/>
<pin id="331" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_val "/>
</bind>
</comp>

<comp id="334" class="1005" name="icmp_ln222_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="86" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="80" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="121" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="124" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="74" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="132" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="74" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="118" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="99" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="186" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="68" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="196" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="186" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="234" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="221" pin="2"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="242" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="229" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="247" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="218" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="254" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="273" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="56" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="295"><net_src comp="60" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="302"><net_src comp="64" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="309"><net_src comp="136" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="315"><net_src comp="148" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="321"><net_src comp="158" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="326"><net_src comp="172" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="332"><net_src comp="182" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="337"><net_src comp="202" pin="2"/><net_sink comp="334" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_axie4_data_2_out | {2 }
 - Input state : 
	Port: filter_kernel_Pipeline_VITIS_LOOP_222_20 : empty | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_222_20 : output_axie4_data | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_222_20 : input_axie4_data | {1 }
	Port: filter_kernel_Pipeline_VITIS_LOOP_222_20 : sub_ln222 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln222 : 1
		k_5 : 1
		add38353_load : 1
		shl_ln5 : 2
		sext_ln224 : 3
		tmp_1 : 2
		sext_ln224_1 : 3
		zext_ln224 : 4
		lshr_ln224 : 5
		trunc_ln224 : 6
		sub_ln224 : 4
		sext_ln224_2 : 5
		zext_ln224_1 : 6
		shl_ln224 : 7
		pixel_val : 8
		k_6 : 2
		zext_ln220 : 3
		add_ln222 : 4
		icmp_ln222 : 3
		store_ln222 : 5
		store_ln222 : 3
		br_ln222 : 4
	State 2
		shl_ln227 : 1
		lshr_ln227 : 1
		cond_i113156 : 1
		cond_i85 : 2
		xor_ln227 : 2
		and_ln227 : 2
		output_axie4_data_4 : 2
		store_ln220 : 2
		write_ln227 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |         lshr_ln224_fu_152         |    0    |   423   |
|   lshr   |         lshr_ln226_fu_234         |    0    |    84   |
|          |         lshr_ln227_fu_242         |    0    |    84   |
|----------|-----------------------------------|---------|---------|
|          |          shl_ln224_fu_176         |    0    |   423   |
|    shl   |          shl_ln226_fu_221         |    0    |    84   |
|          |          shl_ln227_fu_229         |    0    |    84   |
|----------|-----------------------------------|---------|---------|
|  select  |        cond_i113156_fu_247        |    0    |   128   |
|          |          cond_i85_fu_254          |    0    |   128   |
|----------|-----------------------------------|---------|---------|
|    xor   |          xor_ln227_fu_261         |    0    |   128   |
|----------|-----------------------------------|---------|---------|
|    and   |          and_ln227_fu_267         |    0    |   128   |
|----------|-----------------------------------|---------|---------|
|    or    |     output_axie4_data_4_fu_273    |    0    |   128   |
|----------|-----------------------------------|---------|---------|
|    add   |             k_6_fu_186            |    0    |    13   |
|          |          add_ln222_fu_196         |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|    sub   |          sub_ln224_fu_162         |    0    |    17   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln222_fu_202         |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|          |     sub_ln222_read_read_fu_68     |    0    |    0    |
|   read   |  input_axie4_data_read_read_fu_74 |    0    |    0    |
|          | output_axie4_data_read_read_fu_80 |    0    |    0    |
|          |           tmp_read_fu_86          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |      write_ln227_write_fu_92      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |            p_cast_fu_99           |    0    |    0    |
|   sext   |         sext_ln224_fu_132         |    0    |    0    |
|          |        sext_ln224_1_fu_144        |    0    |    0    |
|          |        sext_ln224_2_fu_168        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|           shl_ln5_fu_124          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|            tmp_1_fu_136           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         zext_ln224_fu_148         |    0    |    0    |
|          |        zext_ln224_1_fu_172        |    0    |    0    |
|   zext   |         zext_ln220_fu_192         |    0    |    0    |
|          |         zext_ln227_fu_226         |    0    |    0    |
|          |        zext_ln227_1_fu_239        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln224_fu_158        |    0    |    0    |
|          |          pixel_val_fu_182         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   1878  |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add38353_reg_299     |    7   |
|     icmp_ln222_reg_334    |    1   |
|         k_reg_292         |    5   |
|output_axie4_data_1_reg_285|   128  |
|     pixel_val_reg_329     |    8   |
|       tmp_1_reg_306       |    1   |
|    trunc_ln224_reg_318    |    8   |
|    zext_ln224_1_reg_323   |   128  |
|     zext_ln224_reg_312    |   128  |
+---------------------------+--------+
|           Total           |   414  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1878  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   414  |    -   |
+-----------+--------+--------+
|   Total   |   414  |  1878  |
+-----------+--------+--------+
