// Seed: 2076298170
module module_0;
  logic [-1 : $realtime] id_1 = id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output wor   id_2,
    output wire  id_3,
    output uwire id_4
);
  assign id_2 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_11 = 32'd95,
    parameter id_6  = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  inout wire _id_11;
  module_0 modCall_1 ();
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : -1] id_14 = -1;
  wire [id_11 : id_6] id_15, id_16;
  wire [-1 : -1] id_17;
endmodule
