{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614708788146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614708788147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 13:13:07 2021 " "Processing started: Tue Mar 02 13:13:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614708788147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1614708788147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1614708788147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1614708788407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1614708791516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1614708791516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708791580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708791580 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1614708793333 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708793334 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clkin clkin" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1614708793396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 14 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 14 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1614708793396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1614708793396 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708793396 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708793396 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk " "create_clock -period 1.000 -name vt:vt0\|vga:vga0\|vgaclk vt:vt0\|vga:vga0\|vgaclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614708793411 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuclk cpuclk " "create_clock -period 1.000 -name cpuclk cpuclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614708793411 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " "create_clock -period 1.000 -name LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1614708793411 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708793411 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708793531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708793531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708793531 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614708793531 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1614708793624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708793673 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1614708793677 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1614708793761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614708799948 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614708799948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.917 " "Worst-case setup slack is -27.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708799958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708799958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.917         -105805.880 cpuclk  " "  -27.917         -105805.880 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708799958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.628           -2017.502 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -27.628           -2017.502 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708799958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.670            -664.423 vt:vt0\|vga:vga0\|vgaclk  " "  -11.670            -664.423 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708799958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.758           -1799.520 clkin  " "   -6.758           -1799.520 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708799958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.279            -276.623 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "   -4.279            -276.623 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708799958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708799958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 cpuclk  " "    0.187               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 clkin  " "    0.319               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "    0.359               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.359               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.368               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708800434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614708800448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614708800465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -9526.495 cpuclk  " "   -3.166           -9526.495 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -360.685 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -360.685 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -68.557 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "   -0.538             -68.557 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.428               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.021               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.021               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.784               0.000 clkin  " "    8.784               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708800493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708800493 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614708800897 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708800897 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1614708800914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1614708801008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1614708814089 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708815560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708815560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708815560 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614708815560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708815627 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614708817077 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614708817077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.611 " "Worst-case setup slack is -27.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.611         -104141.250 cpuclk  " "  -27.611         -104141.250 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.442           -2006.204 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -27.442           -2006.204 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.300            -655.915 vt:vt0\|vga:vga0\|vgaclk  " "  -11.300            -655.915 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.306           -1610.997 clkin  " "   -6.306           -1610.997 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.212            -276.388 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "   -4.212            -276.388 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708817087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.112 " "Worst-case hold slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.480 clkin  " "   -0.112              -0.480 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 cpuclk  " "    0.295               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.311               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "    0.377               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.386               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708817568 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614708817579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614708817589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166           -9284.170 cpuclk  " "   -3.166           -9284.170 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -356.480 vt:vt0\|vga:vga0\|vgaclk  " "   -2.636            -356.480 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -67.286 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "   -0.538             -67.286 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.428               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.912               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    4.912               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.725               0.000 clkin  " "    8.725               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708817603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708817603 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614708818020 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708818020 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1614708818034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1614708818451 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1614708829721 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708830891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708830891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708830891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614708830891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708830955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614708831462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614708831462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.594 " "Worst-case setup slack is -15.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.594          -55850.778 cpuclk  " "  -15.594          -55850.778 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.167           -1101.932 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -15.167           -1101.932 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.650            -309.912 vt:vt0\|vga:vga0\|vgaclk  " "   -6.650            -309.912 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008            -745.530 clkin  " "   -3.008            -745.530 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000            -118.645 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "   -2.000            -118.645 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708831471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.048 " "Worst-case hold slack is 0.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 clkin  " "    0.048               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.103               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "    0.107               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 cpuclk  " "    0.136               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708831946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614708831958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614708831968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -3439.150 cpuclk  " "   -2.636           -3439.150 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -241.080 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -241.080 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.249 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "   -0.020              -0.249 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.428               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.261               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.261               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.536               0.000 clkin  " "    8.536               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708831984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708831984 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614708832372 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708832372 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1614708832389 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708833228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708833228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1614708833228 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1614708833228 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708833298 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1614708833877 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1614708833877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.862 " "Worst-case setup slack is -12.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708833886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708833886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.862            -936.179 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "  -12.862            -936.179 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708833886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.711          -46192.909 cpuclk  " "  -12.711          -46192.909 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708833886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.717            -278.941 vt:vt0\|vga:vga0\|vgaclk  " "   -5.717            -278.941 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708833886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.391            -598.000 clkin  " "   -2.391            -598.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708833886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.633             -96.856 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "   -1.633             -96.856 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708833886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708833886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.221 " "Worst-case hold slack is -0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.221              -8.309 clkin  " "   -0.221              -8.309 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "    0.083               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 vt:vt0\|vga:vga0\|vgaclk  " "    0.084               0.000 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 cpuclk  " "    0.141               0.000 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708834394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614708834405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614708834422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -3404.305 cpuclk  " "   -2.636           -3404.305 cpuclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -237.391 vt:vt0\|vga:vga0\|vgaclk  " "   -2.174            -237.391 vt:vt0\|vga:vga0\|vgaclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk  " "    0.037               0.000 LEDMatrix:t_LEDMatrix\|virtual_clock:vclock\|virt_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.428               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.255               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.255               0.000 pll0\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.461               0.000 clkin  " "    8.461               0.000 clkin " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1614708834440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1614708834440 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1614708834868 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1614708834868 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614708837426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614708837429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5513 " "Peak virtual memory: 5513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614708837741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 13:13:57 2021 " "Processing ended: Tue Mar 02 13:13:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614708837741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614708837741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614708837741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614708837741 ""}
