
build/debug/BMS-Firmware-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08008000  08008000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a18  08008190  08008190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  0800fba8  0800fba8  00008ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fde8  0800fde8  00009080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800fde8  0800fde8  00009080  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800fde8  0800fde8  00009080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800fde8  0800fde8  00008de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800fdf0  0800fdf0  00008df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800fdf8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004554  20000080  0800fe78  00009080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200045d4  0800fe78  000095d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009080  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  000090b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002f425  00000000  00000000  000090e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005c7a  00000000  00000000  0003850e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00018225  00000000  00000000  0003e188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001e90  00000000  00000000  000563b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001b2d  00000000  00000000  00058240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000248a8  00000000  00000000  00059d6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000ac99  00000000  00000000  0007e615  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000056e0  00000000  00000000  000892b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  0008e990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08008190 <__do_global_dtors_aux>:
 8008190:	b510      	push	{r4, lr}
 8008192:	4c05      	ldr	r4, [pc, #20]	@ (80081a8 <__do_global_dtors_aux+0x18>)
 8008194:	7823      	ldrb	r3, [r4, #0]
 8008196:	b933      	cbnz	r3, 80081a6 <__do_global_dtors_aux+0x16>
 8008198:	4b04      	ldr	r3, [pc, #16]	@ (80081ac <__do_global_dtors_aux+0x1c>)
 800819a:	b113      	cbz	r3, 80081a2 <__do_global_dtors_aux+0x12>
 800819c:	4804      	ldr	r0, [pc, #16]	@ (80081b0 <__do_global_dtors_aux+0x20>)
 800819e:	f3af 8000 	nop.w
 80081a2:	2301      	movs	r3, #1
 80081a4:	7023      	strb	r3, [r4, #0]
 80081a6:	bd10      	pop	{r4, pc}
 80081a8:	20000080 	.word	0x20000080
 80081ac:	00000000 	.word	0x00000000
 80081b0:	0800fb8c 	.word	0x0800fb8c

080081b4 <frame_dummy>:
 80081b4:	b508      	push	{r3, lr}
 80081b6:	4b03      	ldr	r3, [pc, #12]	@ (80081c4 <frame_dummy+0x10>)
 80081b8:	b11b      	cbz	r3, 80081c2 <frame_dummy+0xe>
 80081ba:	4903      	ldr	r1, [pc, #12]	@ (80081c8 <frame_dummy+0x14>)
 80081bc:	4803      	ldr	r0, [pc, #12]	@ (80081cc <frame_dummy+0x18>)
 80081be:	f3af 8000 	nop.w
 80081c2:	bd08      	pop	{r3, pc}
 80081c4:	00000000 	.word	0x00000000
 80081c8:	20000084 	.word	0x20000084
 80081cc:	0800fb8c 	.word	0x0800fb8c

080081d0 <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80081d0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80081d4:	4905      	ldr	r1, [pc, #20]	@ (80081ec <__NVIC_SystemReset+0x1c>)
 80081d6:	68ca      	ldr	r2, [r1, #12]
 80081d8:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80081dc:	4b04      	ldr	r3, [pc, #16]	@ (80081f0 <__NVIC_SystemReset+0x20>)
 80081de:	4313      	orrs	r3, r2
 80081e0:	60cb      	str	r3, [r1, #12]
 80081e2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80081e6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80081e8:	e7fd      	b.n	80081e6 <__NVIC_SystemReset+0x16>
 80081ea:	bf00      	nop
 80081ec:	e000ed00 	.word	0xe000ed00
 80081f0:	05fa0004 	.word	0x05fa0004

080081f4 <CAN_TransmitMessage>:
  * @brief  Transmit single message to CAN hardware
  * @param  msg: Pointer to message structure
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef CAN_TransmitMessage(CAN_Message_t *msg)
{
 80081f4:	b530      	push	{r4, r5, lr}
 80081f6:	b089      	sub	sp, #36	@ 0x24
 80081f8:	4605      	mov	r5, r0
    uint32_t TxMailbox;
    HAL_StatusTypeDef status;
    uint8_t retry_count = 0;
    
    // Configure TX header for extended ID
    TxHeader.ExtId = msg->id;
 80081fa:	6803      	ldr	r3, [r0, #0]
 80081fc:	9303      	str	r3, [sp, #12]
    TxHeader.StdId = 0;
 80081fe:	2400      	movs	r4, #0
 8008200:	9402      	str	r4, [sp, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 8008202:	9405      	str	r4, [sp, #20]
    TxHeader.IDE = CAN_ID_EXT;
 8008204:	2304      	movs	r3, #4
 8008206:	9304      	str	r3, [sp, #16]
    TxHeader.DLC = msg->length;
 8008208:	7b03      	ldrb	r3, [r0, #12]
 800820a:	9306      	str	r3, [sp, #24]
    TxHeader.TransmitGlobalTime = DISABLE;
 800820c:	f88d 401c 	strb.w	r4, [sp, #28]
    
    // Attempt transmission with retries
    while (retry_count < CAN_MAX_RETRIES) {
 8008210:	2c02      	cmp	r4, #2
 8008212:	d814      	bhi.n	800823e <CAN_TransmitMessage+0x4a>
        status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, msg->data, &TxMailbox);
 8008214:	ab01      	add	r3, sp, #4
 8008216:	1d2a      	adds	r2, r5, #4
 8008218:	a902      	add	r1, sp, #8
 800821a:	480d      	ldr	r0, [pc, #52]	@ (8008250 <CAN_TransmitMessage+0x5c>)
 800821c:	f003 fe92 	bl	800bf44 <HAL_CAN_AddTxMessage>
        
        if (status == HAL_OK) {
 8008220:	4603      	mov	r3, r0
 8008222:	b138      	cbz	r0, 8008234 <CAN_TransmitMessage+0x40>
            can_stats.tx_success_count++;
            return HAL_OK;
        }
        
        retry_count++;
 8008224:	3401      	adds	r4, #1
 8008226:	b2e4      	uxtb	r4, r4
        
        // Brief delay before retry (1ms)
        if (retry_count < CAN_MAX_RETRIES) {
 8008228:	2c02      	cmp	r4, #2
 800822a:	d808      	bhi.n	800823e <CAN_TransmitMessage+0x4a>
            osDelay(1);
 800822c:	2001      	movs	r0, #1
 800822e:	f001 f8dd 	bl	80093ec <osDelay>
 8008232:	e7ed      	b.n	8008210 <CAN_TransmitMessage+0x1c>
            can_stats.tx_success_count++;
 8008234:	4907      	ldr	r1, [pc, #28]	@ (8008254 <CAN_TransmitMessage+0x60>)
 8008236:	680a      	ldr	r2, [r1, #0]
 8008238:	3201      	adds	r2, #1
 800823a:	600a      	str	r2, [r1, #0]
            return HAL_OK;
 800823c:	e004      	b.n	8008248 <CAN_TransmitMessage+0x54>
        }
    }
    
    // All retries failed
    can_stats.tx_error_count++;
 800823e:	4a05      	ldr	r2, [pc, #20]	@ (8008254 <CAN_TransmitMessage+0x60>)
 8008240:	6853      	ldr	r3, [r2, #4]
 8008242:	3301      	adds	r3, #1
 8008244:	6053      	str	r3, [r2, #4]
    return HAL_ERROR;
 8008246:	2301      	movs	r3, #1
}
 8008248:	4618      	mov	r0, r3
 800824a:	b009      	add	sp, #36	@ 0x24
 800824c:	bd30      	pop	{r4, r5, pc}
 800824e:	bf00      	nop
 8008250:	20003d4c 	.word	0x20003d4c
 8008254:	2000009c 	.word	0x2000009c

08008258 <CAN_ProcessTxQueue>:
/**
  * @brief  Process TX queue and transmit messages
  * @retval None
  */
static void CAN_ProcessTxQueue(void)
{
 8008258:	b500      	push	{lr}
 800825a:	b087      	sub	sp, #28
    CAN_Message_t msg;
    
    // Try to send as many messages as possible
    while (osMessageQueueGet(CANTxQueueHandle, &msg, NULL, 0) == osOK) {
 800825c:	2300      	movs	r3, #0
 800825e:	461a      	mov	r2, r3
 8008260:	a901      	add	r1, sp, #4
 8008262:	4806      	ldr	r0, [pc, #24]	@ (800827c <CAN_ProcessTxQueue+0x24>)
 8008264:	6800      	ldr	r0, [r0, #0]
 8008266:	f001 f9fd 	bl	8009664 <osMessageQueueGet>
 800826a:	b920      	cbnz	r0, 8008276 <CAN_ProcessTxQueue+0x1e>
        // Transmit the message
        if (CAN_TransmitMessage(&msg) != HAL_OK) {
 800826c:	a801      	add	r0, sp, #4
 800826e:	f7ff ffc1 	bl	80081f4 <CAN_TransmitMessage>
 8008272:	2800      	cmp	r0, #0
 8008274:	d0f2      	beq.n	800825c <CAN_ProcessTxQueue+0x4>
            // If transmission failed, could re-queue message here if desired
            // For now, we just count it as an error
            break;  // Stop processing queue if hardware is busy
        }
    }
}
 8008276:	b007      	add	sp, #28
 8008278:	f85d fb04 	ldr.w	pc, [sp], #4
 800827c:	200000bc 	.word	0x200000bc

08008280 <CAN_SendMessage>:
    if (length > 8 || id > 0x1FFFFFFF) {
 8008280:	2a08      	cmp	r2, #8
 8008282:	d82a      	bhi.n	80082da <CAN_SendMessage+0x5a>
{
 8008284:	b570      	push	{r4, r5, r6, lr}
 8008286:	b086      	sub	sp, #24
 8008288:	460e      	mov	r6, r1
 800828a:	4614      	mov	r4, r2
 800828c:	461d      	mov	r5, r3
    if (length > 8 || id > 0x1FFFFFFF) {
 800828e:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 8008292:	d302      	bcc.n	800829a <CAN_SendMessage+0x1a>
        return HAL_ERROR;
 8008294:	2001      	movs	r0, #1
}
 8008296:	b006      	add	sp, #24
 8008298:	bd70      	pop	{r4, r5, r6, pc}
    msg.id = id;
 800829a:	9001      	str	r0, [sp, #4]
    msg.length = length;
 800829c:	f88d 2010 	strb.w	r2, [sp, #16]
    msg.priority = priority;
 80082a0:	f88d 3011 	strb.w	r3, [sp, #17]
    msg.timestamp = osKernelGetTickCount();
 80082a4:	f001 f83e 	bl	8009324 <osKernelGetTickCount>
 80082a8:	9005      	str	r0, [sp, #20]
    if (data != NULL && length > 0) {
 80082aa:	b106      	cbz	r6, 80082ae <CAN_SendMessage+0x2e>
 80082ac:	b94c      	cbnz	r4, 80082c2 <CAN_SendMessage+0x42>
    if (osMessageQueuePut(CANTxQueueHandle, &msg, priority, CAN_TX_TIMEOUT_MS) != osOK) {
 80082ae:	2364      	movs	r3, #100	@ 0x64
 80082b0:	462a      	mov	r2, r5
 80082b2:	a901      	add	r1, sp, #4
 80082b4:	480a      	ldr	r0, [pc, #40]	@ (80082e0 <CAN_SendMessage+0x60>)
 80082b6:	6800      	ldr	r0, [r0, #0]
 80082b8:	f001 f992 	bl	80095e0 <osMessageQueuePut>
 80082bc:	b938      	cbnz	r0, 80082ce <CAN_SendMessage+0x4e>
    return HAL_OK;
 80082be:	2000      	movs	r0, #0
 80082c0:	e7e9      	b.n	8008296 <CAN_SendMessage+0x16>
        memcpy(msg.data, data, length);
 80082c2:	4622      	mov	r2, r4
 80082c4:	4631      	mov	r1, r6
 80082c6:	a802      	add	r0, sp, #8
 80082c8:	f007 fb22 	bl	800f910 <memcpy>
 80082cc:	e7ef      	b.n	80082ae <CAN_SendMessage+0x2e>
        can_stats.tx_queue_full_count++;
 80082ce:	4a05      	ldr	r2, [pc, #20]	@ (80082e4 <CAN_SendMessage+0x64>)
 80082d0:	6893      	ldr	r3, [r2, #8]
 80082d2:	3301      	adds	r3, #1
 80082d4:	6093      	str	r3, [r2, #8]
        return HAL_ERROR;
 80082d6:	2001      	movs	r0, #1
 80082d8:	e7dd      	b.n	8008296 <CAN_SendMessage+0x16>
        return HAL_ERROR;
 80082da:	2001      	movs	r0, #1
}
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	200000bc 	.word	0x200000bc
 80082e4:	2000009c 	.word	0x2000009c

080082e8 <CAN_ResetStatistics>:
  * @brief  Reset CAN statistics
  * @retval None
  */
void CAN_ResetStatistics(void)
{
    memset(&can_stats, 0, sizeof(CAN_Statistics_t));
 80082e8:	4b04      	ldr	r3, [pc, #16]	@ (80082fc <CAN_ResetStatistics+0x14>)
 80082ea:	2200      	movs	r2, #0
 80082ec:	601a      	str	r2, [r3, #0]
 80082ee:	605a      	str	r2, [r3, #4]
 80082f0:	609a      	str	r2, [r3, #8]
 80082f2:	60da      	str	r2, [r3, #12]
 80082f4:	611a      	str	r2, [r3, #16]
 80082f6:	615a      	str	r2, [r3, #20]
}
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	2000009c 	.word	0x2000009c

08008300 <CAN_Manager_Init>:
{
 8008300:	b510      	push	{r4, lr}
    CANTxQueueHandle = osMessageQueueNew(CAN_TX_QUEUE_SIZE, sizeof(CAN_Message_t), NULL);
 8008302:	2200      	movs	r2, #0
 8008304:	2114      	movs	r1, #20
 8008306:	2040      	movs	r0, #64	@ 0x40
 8008308:	f001 f91f 	bl	800954a <osMessageQueueNew>
 800830c:	4b0d      	ldr	r3, [pc, #52]	@ (8008344 <CAN_Manager_Init+0x44>)
 800830e:	6018      	str	r0, [r3, #0]
    if (CANTxQueueHandle == NULL) {
 8008310:	b198      	cbz	r0, 800833a <CAN_Manager_Init+0x3a>
    CANRxQueueHandle = osMessageQueueNew(CAN_RX_QUEUE_SIZE, sizeof(CAN_Message_t), NULL);
 8008312:	2200      	movs	r2, #0
 8008314:	2114      	movs	r1, #20
 8008316:	2020      	movs	r0, #32
 8008318:	f001 f917 	bl	800954a <osMessageQueueNew>
 800831c:	4b0a      	ldr	r3, [pc, #40]	@ (8008348 <CAN_Manager_Init+0x48>)
 800831e:	6018      	str	r0, [r3, #0]
    if (CANRxQueueHandle == NULL) {
 8008320:	b170      	cbz	r0, 8008340 <CAN_Manager_Init+0x40>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | 
 8008322:	f248 4112 	movw	r1, #33810	@ 0x8412
 8008326:	4809      	ldr	r0, [pc, #36]	@ (800834c <CAN_Manager_Init+0x4c>)
 8008328:	f003 ff36 	bl	800c198 <HAL_CAN_ActivateNotification>
 800832c:	4604      	mov	r4, r0
 800832e:	b108      	cbz	r0, 8008334 <CAN_Manager_Init+0x34>
        return HAL_ERROR;
 8008330:	2401      	movs	r4, #1
 8008332:	e003      	b.n	800833c <CAN_Manager_Init+0x3c>
    CAN_ResetStatistics();
 8008334:	f7ff ffd8 	bl	80082e8 <CAN_ResetStatistics>
    return HAL_OK;
 8008338:	e000      	b.n	800833c <CAN_Manager_Init+0x3c>
        return HAL_ERROR;
 800833a:	2401      	movs	r4, #1
}
 800833c:	4620      	mov	r0, r4
 800833e:	bd10      	pop	{r4, pc}
        return HAL_ERROR;
 8008340:	2401      	movs	r4, #1
 8008342:	e7fb      	b.n	800833c <CAN_Manager_Init+0x3c>
 8008344:	200000bc 	.word	0x200000bc
 8008348:	200000b8 	.word	0x200000b8
 800834c:	20003d4c 	.word	0x20003d4c

08008350 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @brief  CAN RX FIFO 0 message pending callback
  * @param  hcan: pointer to CAN handle
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8008350:	b510      	push	{r4, lr}
 8008352:	b08c      	sub	sp, #48	@ 0x30
    CAN_RxHeaderTypeDef RxHeader;
    CAN_Message_t msg;
    
    // Get message from FIFO
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, msg.data) == HAL_OK) {
 8008354:	ab01      	add	r3, sp, #4
 8008356:	aa05      	add	r2, sp, #20
 8008358:	2100      	movs	r1, #0
 800835a:	f003 fe68 	bl	800c02e <HAL_CAN_GetRxMessage>
 800835e:	b108      	cbz	r0, 8008364 <HAL_CAN_RxFifo0MsgPendingCallback+0x14>
        // Add to RX queue (from ISR context)
        if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
            can_stats.rx_queue_full_count++;
        }
    }
}
 8008360:	b00c      	add	sp, #48	@ 0x30
 8008362:	bd10      	pop	{r4, pc}
        msg.id = RxHeader.ExtId;
 8008364:	9b06      	ldr	r3, [sp, #24]
 8008366:	9300      	str	r3, [sp, #0]
        msg.length = RxHeader.DLC;
 8008368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800836a:	f88d 300c 	strb.w	r3, [sp, #12]
        msg.priority = 0;  // RX messages don't have priority
 800836e:	2400      	movs	r4, #0
 8008370:	f88d 400d 	strb.w	r4, [sp, #13]
        msg.timestamp = osKernelGetTickCount();
 8008374:	f000 ffd6 	bl	8009324 <osKernelGetTickCount>
 8008378:	9004      	str	r0, [sp, #16]
        if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
 800837a:	4623      	mov	r3, r4
 800837c:	4622      	mov	r2, r4
 800837e:	4669      	mov	r1, sp
 8008380:	4805      	ldr	r0, [pc, #20]	@ (8008398 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8008382:	6800      	ldr	r0, [r0, #0]
 8008384:	f001 f92c 	bl	80095e0 <osMessageQueuePut>
 8008388:	2800      	cmp	r0, #0
 800838a:	d0e9      	beq.n	8008360 <HAL_CAN_RxFifo0MsgPendingCallback+0x10>
            can_stats.rx_queue_full_count++;
 800838c:	4a03      	ldr	r2, [pc, #12]	@ (800839c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800838e:	6913      	ldr	r3, [r2, #16]
 8008390:	3301      	adds	r3, #1
 8008392:	6113      	str	r3, [r2, #16]
}
 8008394:	e7e4      	b.n	8008360 <HAL_CAN_RxFifo0MsgPendingCallback+0x10>
 8008396:	bf00      	nop
 8008398:	200000b8 	.word	0x200000b8
 800839c:	2000009c 	.word	0x2000009c

080083a0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @brief  CAN RX FIFO 1 message pending callback
  * @param  hcan: pointer to CAN handle
  * @retval None
  */
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80083a0:	b510      	push	{r4, lr}
 80083a2:	b08c      	sub	sp, #48	@ 0x30
    CAN_RxHeaderTypeDef RxHeader;
    CAN_Message_t msg;
    
    // Get message from FIFO
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxHeader, msg.data) == HAL_OK) {
 80083a4:	ab01      	add	r3, sp, #4
 80083a6:	aa05      	add	r2, sp, #20
 80083a8:	2101      	movs	r1, #1
 80083aa:	f003 fe40 	bl	800c02e <HAL_CAN_GetRxMessage>
 80083ae:	b108      	cbz	r0, 80083b4 <HAL_CAN_RxFifo1MsgPendingCallback+0x14>
        // Add to RX queue (from ISR context)
        if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
            can_stats.rx_queue_full_count++;
        }
    }
}
 80083b0:	b00c      	add	sp, #48	@ 0x30
 80083b2:	bd10      	pop	{r4, pc}
        msg.id = RxHeader.ExtId;
 80083b4:	9b06      	ldr	r3, [sp, #24]
 80083b6:	9300      	str	r3, [sp, #0]
        msg.length = RxHeader.DLC;
 80083b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ba:	f88d 300c 	strb.w	r3, [sp, #12]
        msg.priority = 0;  // RX messages don't have priority
 80083be:	2400      	movs	r4, #0
 80083c0:	f88d 400d 	strb.w	r4, [sp, #13]
        msg.timestamp = osKernelGetTickCount();
 80083c4:	f000 ffae 	bl	8009324 <osKernelGetTickCount>
 80083c8:	9004      	str	r0, [sp, #16]
        if (osMessageQueuePut(CANRxQueueHandle, &msg, 0, 0) != osOK) {
 80083ca:	4623      	mov	r3, r4
 80083cc:	4622      	mov	r2, r4
 80083ce:	4669      	mov	r1, sp
 80083d0:	4805      	ldr	r0, [pc, #20]	@ (80083e8 <HAL_CAN_RxFifo1MsgPendingCallback+0x48>)
 80083d2:	6800      	ldr	r0, [r0, #0]
 80083d4:	f001 f904 	bl	80095e0 <osMessageQueuePut>
 80083d8:	2800      	cmp	r0, #0
 80083da:	d0e9      	beq.n	80083b0 <HAL_CAN_RxFifo1MsgPendingCallback+0x10>
            can_stats.rx_queue_full_count++;
 80083dc:	4a03      	ldr	r2, [pc, #12]	@ (80083ec <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 80083de:	6913      	ldr	r3, [r2, #16]
 80083e0:	3301      	adds	r3, #1
 80083e2:	6113      	str	r3, [r2, #16]
}
 80083e4:	e7e4      	b.n	80083b0 <HAL_CAN_RxFifo1MsgPendingCallback+0x10>
 80083e6:	bf00      	nop
 80083e8:	200000b8 	.word	0x200000b8
 80083ec:	2000009c 	.word	0x2000009c

080083f0 <HAL_CAN_ErrorCallback>:
  * @brief  CAN error callback
  * @param  hcan: pointer to CAN handle
  * @retval None
  */
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80083f0:	b508      	push	{r3, lr}
    uint32_t error = HAL_CAN_GetError(hcan);
 80083f2:	f004 f815 	bl	800c420 <HAL_CAN_GetError>
    
    // Check for bus-off condition
    if (error & HAL_CAN_ERROR_BOF) {
 80083f6:	f010 0f04 	tst.w	r0, #4
 80083fa:	d100      	bne.n	80083fe <HAL_CAN_ErrorCallback+0xe>
        // Attempt to recover from bus-off
        // Note: May need to stop and restart CAN peripheral
    }
    
    // Handle other errors as needed
}
 80083fc:	bd08      	pop	{r3, pc}
        can_stats.bus_off_count++;
 80083fe:	4a04      	ldr	r2, [pc, #16]	@ (8008410 <HAL_CAN_ErrorCallback+0x20>)
 8008400:	6953      	ldr	r3, [r2, #20]
 8008402:	3301      	adds	r3, #1
 8008404:	6153      	str	r3, [r2, #20]
        ErrorMgr_SetError(ERROR_CAN_BUS_OFF);
 8008406:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 800840a:	f001 fb0d 	bl	8009a28 <ErrorMgr_SetError>
}
 800840e:	e7f5      	b.n	80083fc <HAL_CAN_ErrorCallback+0xc>
 8008410:	2000009c 	.word	0x2000009c

08008414 <CAN_SendHeartbeat>:
  *         Byte 5: Warning flags summary (any warnings = 0xFF, none = 0x00)
  *         Byte 6-7: Fault count (16-bit)
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef CAN_SendHeartbeat(void)
{
 8008414:	b500      	push	{lr}
 8008416:	b089      	sub	sp, #36	@ 0x24
    Error_Manager_t status;
    uint8_t heartbeat_data[8];
    
    // Get current error manager status
    ErrorMgr_GetStatus(&status);
 8008418:	a803      	add	r0, sp, #12
 800841a:	f001 fbbd 	bl	8009b98 <ErrorMgr_GetStatus>
    
    // Pack heartbeat message
    heartbeat_data[0] = (uint8_t)status.state;                    // BMS state
 800841e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8008422:	f88d 3004 	strb.w	r3, [sp, #4]
    heartbeat_data[1] = (uint8_t)(status.error_flags & 0xFF);     // Error byte 0
 8008426:	9b03      	ldr	r3, [sp, #12]
 8008428:	f88d 3005 	strb.w	r3, [sp, #5]
    heartbeat_data[2] = (uint8_t)((status.error_flags >> 8) & 0xFF);   // Error byte 1
 800842c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8008430:	f88d 2006 	strb.w	r2, [sp, #6]
    heartbeat_data[3] = (uint8_t)((status.error_flags >> 16) & 0xFF);  // Error byte 2
 8008434:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8008438:	f88d 2007 	strb.w	r2, [sp, #7]
    heartbeat_data[4] = (uint8_t)((status.error_flags >> 24) & 0xFF);  // Error byte 3
 800843c:	0e1b      	lsrs	r3, r3, #24
 800843e:	f88d 3008 	strb.w	r3, [sp, #8]
    heartbeat_data[5] = (status.warning_flags != 0) ? 0xFF : 0x00;     // Warning summary
 8008442:	9b04      	ldr	r3, [sp, #16]
 8008444:	b193      	cbz	r3, 800846c <CAN_SendHeartbeat+0x58>
 8008446:	23ff      	movs	r3, #255	@ 0xff
 8008448:	f88d 3009 	strb.w	r3, [sp, #9]
    heartbeat_data[6] = (uint8_t)(status.fault_count & 0xFF);          // Fault count low byte
 800844c:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8008450:	f88d 300a 	strb.w	r3, [sp, #10]
    heartbeat_data[7] = (uint8_t)((status.fault_count >> 8) & 0xFF);   // Fault count high byte
 8008454:	2300      	movs	r3, #0
 8008456:	f88d 300b 	strb.w	r3, [sp, #11]
    
    // Send heartbeat with high priority
    return CAN_SendMessage(CAN_BMS_HEARTBEAT_ID, heartbeat_data, 8, CAN_PRIORITY_CRITICAL);
 800845a:	2208      	movs	r2, #8
 800845c:	a901      	add	r1, sp, #4
 800845e:	4804      	ldr	r0, [pc, #16]	@ (8008470 <CAN_SendHeartbeat+0x5c>)
 8008460:	6800      	ldr	r0, [r0, #0]
 8008462:	f7ff ff0d 	bl	8008280 <CAN_SendMessage>
}
 8008466:	b009      	add	sp, #36	@ 0x24
 8008468:	f85d fb04 	ldr.w	pc, [sp], #4
    heartbeat_data[5] = (status.warning_flags != 0) ? 0xFF : 0x00;     // Warning summary
 800846c:	2300      	movs	r3, #0
 800846e:	e7eb      	b.n	8008448 <CAN_SendHeartbeat+0x34>
 8008470:	20000d18 	.word	0x20000d18

08008474 <CAN_SendStatistics>:
/**
  * @brief  Send CAN statistics message for diagnostics
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef CAN_SendStatistics(void)
{
 8008474:	b500      	push	{lr}
 8008476:	b083      	sub	sp, #12
    uint8_t stats_data[8];
    
    // Pack CAN statistics message
    // Bytes 0-1: RX message count (16-bit)
    stats_data[0] = (uint8_t)(can_stats.rx_message_count & 0xFF);
 8008478:	4b12      	ldr	r3, [pc, #72]	@ (80084c4 <CAN_SendStatistics+0x50>)
 800847a:	68da      	ldr	r2, [r3, #12]
 800847c:	f88d 2000 	strb.w	r2, [sp]
    stats_data[1] = (uint8_t)((can_stats.rx_message_count >> 8) & 0xFF);
 8008480:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8008484:	f88d 2001 	strb.w	r2, [sp, #1]
    
    // Bytes 2-3: TX success count (16-bit)
    stats_data[2] = (uint8_t)(can_stats.tx_success_count & 0xFF);
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	f88d 2002 	strb.w	r2, [sp, #2]
    stats_data[3] = (uint8_t)((can_stats.tx_success_count >> 8) & 0xFF);
 800848e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8008492:	f88d 2003 	strb.w	r2, [sp, #3]
    
    // Byte 4: TX error count
    stats_data[4] = (uint8_t)(can_stats.tx_error_count & 0xFF);
 8008496:	791a      	ldrb	r2, [r3, #4]
 8008498:	f88d 2004 	strb.w	r2, [sp, #4]
    
    // Byte 5: RX queue full count
    stats_data[5] = (uint8_t)(can_stats.rx_queue_full_count & 0xFF);
 800849c:	7c1a      	ldrb	r2, [r3, #16]
 800849e:	f88d 2005 	strb.w	r2, [sp, #5]
    
    // Byte 6: Bus-off count
    stats_data[6] = (uint8_t)(can_stats.bus_off_count & 0xFF);
 80084a2:	7d1a      	ldrb	r2, [r3, #20]
 80084a4:	f88d 2006 	strb.w	r2, [sp, #6]
    
    // Byte 7: TX queue full count
    stats_data[7] = (uint8_t)(can_stats.tx_queue_full_count & 0xFF);
 80084a8:	7a1b      	ldrb	r3, [r3, #8]
 80084aa:	f88d 3007 	strb.w	r3, [sp, #7]
    
    // Send statistics with normal priority
    return CAN_SendMessage(CAN_BMS_STATS_ID, stats_data, 8, CAN_PRIORITY_NORMAL);
 80084ae:	2302      	movs	r3, #2
 80084b0:	2208      	movs	r2, #8
 80084b2:	4669      	mov	r1, sp
 80084b4:	4804      	ldr	r0, [pc, #16]	@ (80084c8 <CAN_SendStatistics+0x54>)
 80084b6:	6800      	ldr	r0, [r0, #0]
 80084b8:	f7ff fee2 	bl	8008280 <CAN_SendMessage>
}
 80084bc:	b003      	add	sp, #12
 80084be:	f85d fb04 	ldr.w	pc, [sp], #4
 80084c2:	bf00      	nop
 80084c4:	2000009c 	.word	0x2000009c
 80084c8:	20000d14 	.word	0x20000d14

080084cc <CAN_SendDebugInfo>:
  *         Byte 3: Firmware version patch
  *         Bytes 4-7: Uptime in seconds (32-bit)
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef CAN_SendDebugInfo(void)
{
 80084cc:	b570      	push	{r4, r5, r6, lr}
 80084ce:	b082      	sub	sp, #8
    uint8_t debug_data[8];

    // Get current module ID
    extern uint8_t Config_GetModuleID(void);
    uint8_t module_id = Config_GetModuleID();
 80084d0:	f001 f934 	bl	800973c <Config_GetModuleID>
 80084d4:	4606      	mov	r6, r0

    // Get heap memory statistics (in bytes)
    size_t free_heap = xPortGetFreeHeapSize();
 80084d6:	f001 fce7 	bl	8009ea8 <xPortGetFreeHeapSize>
 80084da:	4605      	mov	r5, r0
    size_t min_free_heap = xPortGetMinimumEverFreeHeapSize();
 80084dc:	f001 fcea 	bl	8009eb4 <xPortGetMinimumEverFreeHeapSize>
 80084e0:	4604      	mov	r4, r0

    // Get uptime in seconds (convert from milliseconds)
    uint32_t uptime_sec = osKernelGetTickCount() / 1000;
 80084e2:	f000 ff1f 	bl	8009324 <osKernelGetTickCount>
 80084e6:	4a13      	ldr	r2, [pc, #76]	@ (8008534 <CAN_SendDebugInfo+0x68>)
 80084e8:	fba2 2300 	umull	r2, r3, r2, r0

    // Pack debug information message
    debug_data[0] = module_id;                              // Byte 0: Module ID
 80084ec:	f88d 6000 	strb.w	r6, [sp]
    debug_data[1] = (uint8_t)((free_heap >> 8) & 0xFF);     // Byte 1: Free heap MSB (in 256-byte units)
 80084f0:	f3c5 2507 	ubfx	r5, r5, #8, #8
 80084f4:	f88d 5001 	strb.w	r5, [sp, #1]
    debug_data[2] = (uint8_t)((min_free_heap >> 8) & 0xFF); // Byte 2: Min free heap MSB (in 256-byte units)
 80084f8:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80084fc:	f88d 4002 	strb.w	r4, [sp, #2]
    debug_data[3] = 0;                                      // Byte 3: Reserved (could be CPU usage if implemented)
 8008500:	2200      	movs	r2, #0
 8008502:	f88d 2003 	strb.w	r2, [sp, #3]
    debug_data[4] = (uint8_t)(uptime_sec & 0xFF);           // Byte 4: Uptime LSB
 8008506:	f3c3 1287 	ubfx	r2, r3, #6, #8
 800850a:	f88d 2004 	strb.w	r2, [sp, #4]
    debug_data[5] = (uint8_t)((uptime_sec >> 8) & 0xFF);    // Byte 5: Uptime
 800850e:	f3c3 3287 	ubfx	r2, r3, #14, #8
 8008512:	f88d 2005 	strb.w	r2, [sp, #5]
    debug_data[6] = (uint8_t)((uptime_sec >> 16) & 0xFF);   // Byte 6: Uptime
 8008516:	0d9b      	lsrs	r3, r3, #22
 8008518:	f88d 3006 	strb.w	r3, [sp, #6]
    debug_data[7] = (uint8_t)((uptime_sec >> 24) & 0xFF);   // Byte 7: Uptime MSB
 800851c:	2300      	movs	r3, #0
 800851e:	f88d 3007 	strb.w	r3, [sp, #7]

    // Send debug info with high priority
    return CAN_SendMessage(CAN_DEBUG_RESPONSE_ID, debug_data, 8, CAN_PRIORITY_HIGH);
 8008522:	2301      	movs	r3, #1
 8008524:	2208      	movs	r2, #8
 8008526:	4669      	mov	r1, sp
 8008528:	4803      	ldr	r0, [pc, #12]	@ (8008538 <CAN_SendDebugInfo+0x6c>)
 800852a:	6800      	ldr	r0, [r0, #0]
 800852c:	f7ff fea8 	bl	8008280 <CAN_SendMessage>
 8008530:	b002      	add	sp, #8
 8008532:	bd70      	pop	{r4, r5, r6, pc}
 8008534:	10624dd3 	.word	0x10624dd3
 8008538:	20000d08 	.word	0x20000d08

0800853c <CAN_ProcessRxMessage>:
{
 800853c:	b538      	push	{r3, r4, r5, lr}
    can_stats.rx_message_count++;
 800853e:	4a14      	ldr	r2, [pc, #80]	@ (8008590 <CAN_ProcessRxMessage+0x54>)
 8008540:	68d3      	ldr	r3, [r2, #12]
 8008542:	3301      	adds	r3, #1
 8008544:	60d3      	str	r3, [r2, #12]
    if (msg->id == CAN_DEBUG_REQUEST_ID) {
 8008546:	6805      	ldr	r5, [r0, #0]
 8008548:	4a12      	ldr	r2, [pc, #72]	@ (8008594 <CAN_ProcessRxMessage+0x58>)
 800854a:	4295      	cmp	r5, r2
 800854c:	d015      	beq.n	800857a <CAN_ProcessRxMessage+0x3e>
 800854e:	4604      	mov	r4, r0
    uint8_t rx_module_id = (msg->id >> 12) & 0x0F;
 8008550:	f3c5 3503 	ubfx	r5, r5, #12, #4
    uint8_t our_module_id = Config_GetModuleID();
 8008554:	f001 f8f2 	bl	800973c <Config_GetModuleID>
    if (rx_module_id != our_module_id) {
 8008558:	4285      	cmp	r5, r0
 800855a:	d10d      	bne.n	8008578 <CAN_ProcessRxMessage+0x3c>
    uint32_t base_id = msg->id & 0xFFFF0FFF;
 800855c:	6823      	ldr	r3, [r4, #0]
 800855e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
    if (base_id == (CAN_CONFIG_CMD_BASE & 0xFFFF0FFF)) {
 8008562:	4a0d      	ldr	r2, [pc, #52]	@ (8008598 <CAN_ProcessRxMessage+0x5c>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d00b      	beq.n	8008580 <CAN_ProcessRxMessage+0x44>
    if (base_id == (CAN_RESET_CMD_BASE & 0xFFFF0FFF)) {
 8008568:	4a0c      	ldr	r2, [pc, #48]	@ (800859c <CAN_ProcessRxMessage+0x60>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d00d      	beq.n	800858a <CAN_ProcessRxMessage+0x4e>
    if (rx_callback != NULL) {
 800856e:	4b0c      	ldr	r3, [pc, #48]	@ (80085a0 <CAN_ProcessRxMessage+0x64>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	b10b      	cbz	r3, 8008578 <CAN_ProcessRxMessage+0x3c>
        rx_callback(msg);
 8008574:	4620      	mov	r0, r4
 8008576:	4798      	blx	r3
}
 8008578:	bd38      	pop	{r3, r4, r5, pc}
        CAN_SendDebugInfo();
 800857a:	f7ff ffa7 	bl	80084cc <CAN_SendDebugInfo>
        return;
 800857e:	e7fb      	b.n	8008578 <CAN_ProcessRxMessage+0x3c>
        Config_ProcessCANCommand(msg->data, msg->length);
 8008580:	7b21      	ldrb	r1, [r4, #12]
 8008582:	1d20      	adds	r0, r4, #4
 8008584:	f001 f9bc 	bl	8009900 <Config_ProcessCANCommand>
        return;
 8008588:	e7f6      	b.n	8008578 <CAN_ProcessRxMessage+0x3c>
        NVIC_SystemReset();
 800858a:	f7ff fe21 	bl	80081d0 <__NVIC_SystemReset>
 800858e:	bf00      	nop
 8008590:	2000009c 	.word	0x2000009c
 8008594:	08f00f10 	.word	0x08f00f10
 8008598:	08f00f00 	.word	0x08f00f00
 800859c:	08f00f02 	.word	0x08f00f02
 80085a0:	200000b4 	.word	0x200000b4

080085a4 <CAN_ManagerTask>:
{
 80085a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a8:	b086      	sub	sp, #24
    osDelay(100);
 80085aa:	2064      	movs	r0, #100	@ 0x64
 80085ac:	f000 ff1e 	bl	80093ec <osDelay>
    last_heartbeat_tick = osKernelGetTickCount();
 80085b0:	f000 feb8 	bl	8009324 <osKernelGetTickCount>
 80085b4:	4680      	mov	r8, r0
    last_stats_tick = osKernelGetTickCount();
 80085b6:	f000 feb5 	bl	8009324 <osKernelGetTickCount>
 80085ba:	4607      	mov	r7, r0
    last_uptime_tick = osKernelGetTickCount();
 80085bc:	f000 feb2 	bl	8009324 <osKernelGetTickCount>
 80085c0:	4606      	mov	r6, r0
 80085c2:	e020      	b.n	8008606 <CAN_ManagerTask+0x62>
            CAN_ProcessRxMessage(&rx_msg);
 80085c4:	a801      	add	r0, sp, #4
 80085c6:	f7ff ffb9 	bl	800853c <CAN_ProcessRxMessage>
        while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 80085ca:	2300      	movs	r3, #0
 80085cc:	461a      	mov	r2, r3
 80085ce:	a901      	add	r1, sp, #4
 80085d0:	4c13      	ldr	r4, [pc, #76]	@ (8008620 <CAN_ManagerTask+0x7c>)
 80085d2:	6820      	ldr	r0, [r4, #0]
 80085d4:	f001 f846 	bl	8009664 <osMessageQueueGet>
 80085d8:	2800      	cmp	r0, #0
 80085da:	d0f3      	beq.n	80085c4 <CAN_ManagerTask+0x20>
        CAN_ProcessTxQueue();
 80085dc:	f7ff fe3c 	bl	8008258 <CAN_ProcessTxQueue>
        if ((current_tick - last_heartbeat_tick) >= CAN_HEARTBEAT_INTERVAL_MS) {
 80085e0:	eba5 0308 	sub.w	r3, r5, r8
 80085e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80085e8:	d211      	bcs.n	800860e <CAN_ManagerTask+0x6a>
        if ((current_tick - last_stats_tick) >= 1000) {
 80085ea:	1beb      	subs	r3, r5, r7
 80085ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80085f0:	d211      	bcs.n	8008616 <CAN_ManagerTask+0x72>
        if ((current_tick - last_uptime_tick) >= 1000) {
 80085f2:	1bab      	subs	r3, r5, r6
 80085f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80085f8:	d302      	bcc.n	8008600 <CAN_ManagerTask+0x5c>
            ErrorMgr_UpdateUptime();
 80085fa:	f001 fb0f 	bl	8009c1c <ErrorMgr_UpdateUptime>
            last_uptime_tick = current_tick;
 80085fe:	462e      	mov	r6, r5
        osDelay(10);
 8008600:	200a      	movs	r0, #10
 8008602:	f000 fef3 	bl	80093ec <osDelay>
        current_tick = osKernelGetTickCount();
 8008606:	f000 fe8d 	bl	8009324 <osKernelGetTickCount>
 800860a:	4605      	mov	r5, r0
        while (osMessageQueueGet(CANRxQueueHandle, &rx_msg, NULL, 0) == osOK) {
 800860c:	e7dd      	b.n	80085ca <CAN_ManagerTask+0x26>
            CAN_SendHeartbeat();
 800860e:	f7ff ff01 	bl	8008414 <CAN_SendHeartbeat>
            last_heartbeat_tick = current_tick;
 8008612:	46a8      	mov	r8, r5
 8008614:	e7e9      	b.n	80085ea <CAN_ManagerTask+0x46>
            CAN_SendStatistics();
 8008616:	f7ff ff2d 	bl	8008474 <CAN_SendStatistics>
            last_stats_tick = current_tick;
 800861a:	462f      	mov	r7, r5
 800861c:	e7e9      	b.n	80085f2 <CAN_ManagerTask+0x4e>
 800861e:	bf00      	nop
 8008620:	200000b8 	.word	0x200000b8

08008624 <CellTemp_IsADCEnabled>:
  * @param  adc_index: ADC channel index (0-6)
  * @retval 1 if enabled, 0 if disabled
  */
static uint8_t CellTemp_IsADCEnabled(uint8_t adc_index)
{
    if (adc_index >= NUM_ADC_CHANNELS) {
 8008624:	2806      	cmp	r0, #6
 8008626:	d802      	bhi.n	800862e <CellTemp_IsADCEnabled+0xa>
        return 0;
    }
    return adc_channel_enabled[adc_index];
 8008628:	4b02      	ldr	r3, [pc, #8]	@ (8008634 <CellTemp_IsADCEnabled+0x10>)
 800862a:	5c18      	ldrb	r0, [r3, r0]
 800862c:	4770      	bx	lr
        return 0;
 800862e:	2000      	movs	r0, #0
}
 8008630:	4770      	bx	lr
 8008632:	bf00      	nop
 8008634:	0800fbd8 	.word	0x0800fbd8

08008638 <CellTemp_ConfigureADCChannel>:
{
 8008638:	b500      	push	{lr}
 800863a:	b087      	sub	sp, #28
    ADC_ChannelConfTypeDef sConfig = {0};
 800863c:	4669      	mov	r1, sp
 800863e:	2300      	movs	r3, #0
 8008640:	9300      	str	r3, [sp, #0]
 8008642:	9301      	str	r3, [sp, #4]
 8008644:	9302      	str	r3, [sp, #8]
 8008646:	9303      	str	r3, [sp, #12]
 8008648:	9304      	str	r3, [sp, #16]
 800864a:	9305      	str	r3, [sp, #20]
    sConfig.Channel = channel;
 800864c:	9000      	str	r0, [sp, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 800864e:	2306      	movs	r3, #6
 8008650:	9301      	str	r3, [sp, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5; // Long sampling for high impedance
 8008652:	2307      	movs	r3, #7
 8008654:	9302      	str	r3, [sp, #8]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8008656:	237f      	movs	r3, #127	@ 0x7f
 8008658:	9303      	str	r3, [sp, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800865a:	2304      	movs	r3, #4
 800865c:	9304      	str	r3, [sp, #16]
    return HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800865e:	4803      	ldr	r0, [pc, #12]	@ (800866c <CellTemp_ConfigureADCChannel+0x34>)
 8008660:	f002 ff16 	bl	800b490 <HAL_ADC_ConfigChannel>
}
 8008664:	b007      	add	sp, #28
 8008666:	f85d fb04 	ldr.w	pc, [sp], #4
 800866a:	bf00      	nop
 800866c:	20003d74 	.word	0x20003d74

08008670 <CellTemp_SendTemperatureMessage>:
  * @param  msg_index: Message index (0-13, for 14 messages total)
  * @param  start_therm_idx: Starting thermistor index
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef CellTemp_SendTemperatureMessage(uint8_t msg_index, uint8_t start_therm_idx)
{
 8008670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008672:	b083      	sub	sp, #12
 8008674:	4606      	mov	r6, r0
 8008676:	460d      	mov	r5, r1
    uint8_t TxData[8];
    
    // Check if this message corresponds to a disabled ADC channel
    // Each message covers 4 thermistors, determine which ADC channel(s) it uses
    uint8_t first_adc = start_therm_idx / MUX_CHANNELS;
 8008678:	08cc      	lsrs	r4, r1, #3
    uint8_t last_adc = (start_therm_idx + 3) / MUX_CHANNELS;
 800867a:	1ccf      	adds	r7, r1, #3
 800867c:	08ff      	lsrs	r7, r7, #3
    
    // Skip message if all ADC channels for this message are disabled
    uint8_t any_enabled = 0;
    for (uint8_t adc = first_adc; adc <= last_adc && adc < NUM_ADC_CHANNELS; adc++) {
 800867e:	e001      	b.n	8008684 <CellTemp_SendTemperatureMessage+0x14>
 8008680:	3401      	adds	r4, #1
 8008682:	b2e4      	uxtb	r4, r4
 8008684:	42bc      	cmp	r4, r7
 8008686:	d80a      	bhi.n	800869e <CellTemp_SendTemperatureMessage+0x2e>
 8008688:	2c06      	cmp	r4, #6
 800868a:	d806      	bhi.n	800869a <CellTemp_SendTemperatureMessage+0x2a>
        if (CellTemp_IsADCEnabled(adc)) {
 800868c:	4620      	mov	r0, r4
 800868e:	f7ff ffc9 	bl	8008624 <CellTemp_IsADCEnabled>
 8008692:	2800      	cmp	r0, #0
 8008694:	d0f4      	beq.n	8008680 <CellTemp_SendTemperatureMessage+0x10>
            any_enabled = 1;
 8008696:	2001      	movs	r0, #1
 8008698:	e002      	b.n	80086a0 <CellTemp_SendTemperatureMessage+0x30>
    uint8_t any_enabled = 0;
 800869a:	2000      	movs	r0, #0
 800869c:	e000      	b.n	80086a0 <CellTemp_SendTemperatureMessage+0x30>
 800869e:	2000      	movs	r0, #0
            break;
        }
    }
    
    if (!any_enabled) {
 80086a0:	2800      	cmp	r0, #0
 80086a2:	d03d      	beq.n	8008720 <CellTemp_SendTemperatureMessage+0xb0>
    }
    
    // Prepare CAN message with 4 thermistor readings per message
    // Temperature format: temp_celsius * 10 (0.1°C resolution), little endian
    
    for (uint8_t i = 0; i < 4; i++) {
 80086a4:	2400      	movs	r4, #0
 80086a6:	e00d      	b.n	80086c4 <CellTemp_SendTemperatureMessage+0x54>
        uint8_t therm_idx = start_therm_idx + i;
        int16_t temp_data = 0x8000; // Default invalid temperature marker
 80086a8:	4b1e      	ldr	r3, [pc, #120]	@ (8008724 <CellTemp_SendTemperatureMessage+0xb4>)
                temp_data = (int16_t)(temp_state.thermistors[therm_idx].temperature * 10.0f);
            }
        }
        
        // Pack temperature data (little endian)
        TxData[i * 2] = temp_data & 0xFF;         // LSB
 80086aa:	0062      	lsls	r2, r4, #1
 80086ac:	a902      	add	r1, sp, #8
 80086ae:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 80086b2:	f801 3c08 	strb.w	r3, [r1, #-8]
        TxData[i * 2 + 1] = (temp_data >> 8) & 0xFF; // MSB
 80086b6:	3209      	adds	r2, #9
 80086b8:	446a      	add	r2, sp
 80086ba:	121b      	asrs	r3, r3, #8
 80086bc:	f802 3c08 	strb.w	r3, [r2, #-8]
    for (uint8_t i = 0; i < 4; i++) {
 80086c0:	3401      	adds	r4, #1
 80086c2:	b2e4      	uxtb	r4, r4
 80086c4:	2c03      	cmp	r4, #3
 80086c6:	d823      	bhi.n	8008710 <CellTemp_SendTemperatureMessage+0xa0>
        uint8_t therm_idx = start_therm_idx + i;
 80086c8:	1967      	adds	r7, r4, r5
 80086ca:	b2ff      	uxtb	r7, r7
        if (therm_idx < TOTAL_THERMISTORS) {
 80086cc:	2f37      	cmp	r7, #55	@ 0x37
 80086ce:	d8eb      	bhi.n	80086a8 <CellTemp_SendTemperatureMessage+0x38>
            if (CellTemp_IsADCEnabled(therm_adc) && 
 80086d0:	08f8      	lsrs	r0, r7, #3
 80086d2:	f7ff ffa7 	bl	8008624 <CellTemp_IsADCEnabled>
 80086d6:	b1b8      	cbz	r0, 8008708 <CellTemp_SendTemperatureMessage+0x98>
                temp_state.thermistors[therm_idx].temperature > -126.0f) {
 80086d8:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 80086dc:	4b12      	ldr	r3, [pc, #72]	@ (8008728 <CellTemp_SendTemperatureMessage+0xb8>)
 80086de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80086e2:	edd3 7a01 	vldr	s15, [r3, #4]
            if (CellTemp_IsADCEnabled(therm_adc) && 
 80086e6:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800872c <CellTemp_SendTemperatureMessage+0xbc>
 80086ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80086ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086f2:	dd0b      	ble.n	800870c <CellTemp_SendTemperatureMessage+0x9c>
                temp_data = (int16_t)(temp_state.thermistors[therm_idx].temperature * 10.0f);
 80086f4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80086f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80086fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008700:	ee17 3a90 	vmov	r3, s15
 8008704:	b21b      	sxth	r3, r3
 8008706:	e7d0      	b.n	80086aa <CellTemp_SendTemperatureMessage+0x3a>
        int16_t temp_data = 0x8000; // Default invalid temperature marker
 8008708:	4b06      	ldr	r3, [pc, #24]	@ (8008724 <CellTemp_SendTemperatureMessage+0xb4>)
 800870a:	e7ce      	b.n	80086aa <CellTemp_SendTemperatureMessage+0x3a>
 800870c:	4b05      	ldr	r3, [pc, #20]	@ (8008724 <CellTemp_SendTemperatureMessage+0xb4>)
 800870e:	e7cc      	b.n	80086aa <CellTemp_SendTemperatureMessage+0x3a>
    }
    
    // Send via CAN Manager (non-blocking, queued)
    // CAN_TEMP_ID already has module offset applied from Config_Init()
    uint32_t can_id = CAN_TEMP_ID + msg_index;
 8008710:	4b07      	ldr	r3, [pc, #28]	@ (8008730 <CellTemp_SendTemperatureMessage+0xc0>)
 8008712:	6818      	ldr	r0, [r3, #0]
    return CAN_SendMessage(can_id, TxData, 8, CAN_PRIORITY_NORMAL);
 8008714:	2302      	movs	r3, #2
 8008716:	2208      	movs	r2, #8
 8008718:	4669      	mov	r1, sp
 800871a:	4430      	add	r0, r6
 800871c:	f7ff fdb0 	bl	8008280 <CAN_SendMessage>
}
 8008720:	b003      	add	sp, #12
 8008722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008724:	ffff8000 	.word	0xffff8000
 8008728:	200000c0 	.word	0x200000c0
 800872c:	c2fc0000 	.word	0xc2fc0000
 8008730:	20000d38 	.word	0x20000d38

08008734 <CellTemp_Init>:
{
 8008734:	b510      	push	{r4, lr}
    memset(&temp_state, 0, sizeof(temp_monitor_state_t));
 8008736:	f240 524c 	movw	r2, #1356	@ 0x54c
 800873a:	2100      	movs	r1, #0
 800873c:	481a      	ldr	r0, [pc, #104]	@ (80087a8 <CellTemp_Init+0x74>)
 800873e:	f007 f8b4 	bl	800f8aa <memset>
    for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 8008742:	2300      	movs	r3, #0
 8008744:	e019      	b.n	800877a <CellTemp_Init+0x46>
        temp_state.thermistors[i].adc_index = i / MUX_CHANNELS;
 8008746:	4a18      	ldr	r2, [pc, #96]	@ (80087a8 <CellTemp_Init+0x74>)
 8008748:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800874c:	00c8      	lsls	r0, r1, #3
 800874e:	1811      	adds	r1, r2, r0
 8008750:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8008754:	f802 c000 	strb.w	ip, [r2, r0]
        temp_state.thermistors[i].mux_channel = i % MUX_CHANNELS;
 8008758:	f003 0007 	and.w	r0, r3, #7
 800875c:	7048      	strb	r0, [r1, #1]
        temp_state.thermistors[i].temperature = -127.0f; // Invalid temperature marker
 800875e:	4813      	ldr	r0, [pc, #76]	@ (80087ac <CellTemp_Init+0x78>)
 8008760:	6048      	str	r0, [r1, #4]
        temp_state.thermistors[i].raw_adc = 0;
 8008762:	2000      	movs	r0, #0
 8008764:	8108      	strh	r0, [r1, #8]
        temp_state.thermistors[i].last_read_time = 0;
 8008766:	60c8      	str	r0, [r1, #12]
        temp_state.thermistors[i].adc_accumulator = 0;
 8008768:	6108      	str	r0, [r1, #16]
        temp_state.thermistors[i].sample_count = 0;
 800876a:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 800876e:	ea4f 01cc 	mov.w	r1, ip, lsl #3
 8008772:	440a      	add	r2, r1
 8008774:	8290      	strh	r0, [r2, #20]
    for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 8008776:	3301      	adds	r3, #1
 8008778:	b2db      	uxtb	r3, r3
 800877a:	2b37      	cmp	r3, #55	@ 0x37
 800877c:	d9e3      	bls.n	8008746 <CellTemp_Init+0x12>
    HAL_GPIO_WritePin(MUX_SIG1_PORT, MUX_SIG1_PIN, GPIO_PIN_RESET);
 800877e:	4c0c      	ldr	r4, [pc, #48]	@ (80087b0 <CellTemp_Init+0x7c>)
 8008780:	2200      	movs	r2, #0
 8008782:	2102      	movs	r1, #2
 8008784:	4620      	mov	r0, r4
 8008786:	f004 f9ab 	bl	800cae0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX_SIG2_PORT, MUX_SIG2_PIN, GPIO_PIN_RESET);
 800878a:	2200      	movs	r2, #0
 800878c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008790:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008794:	f004 f9a4 	bl	800cae0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MUX_SIG3_PORT, MUX_SIG3_PIN, GPIO_PIN_RESET);
 8008798:	2200      	movs	r2, #0
 800879a:	2120      	movs	r1, #32
 800879c:	4620      	mov	r0, r4
 800879e:	f004 f99f 	bl	800cae0 <HAL_GPIO_WritePin>
}
 80087a2:	2000      	movs	r0, #0
 80087a4:	bd10      	pop	{r4, pc}
 80087a6:	bf00      	nop
 80087a8:	200000c0 	.word	0x200000c0
 80087ac:	c2fe0000 	.word	0xc2fe0000
 80087b0:	48000400 	.word	0x48000400

080087b4 <CellTemp_ReadADC>:
{
 80087b4:	b510      	push	{r4, lr}
    if (CellTemp_ConfigureADCChannel(adc_channel) != HAL_OK) {
 80087b6:	f7ff ff3f 	bl	8008638 <CellTemp_ConfigureADCChannel>
 80087ba:	b110      	cbz	r0, 80087c2 <CellTemp_ReadADC+0xe>
        return 0;
 80087bc:	2400      	movs	r4, #0
}
 80087be:	4620      	mov	r0, r4
 80087c0:	bd10      	pop	{r4, pc}
    if (HAL_ADC_Start(&hadc1) == HAL_OK) {
 80087c2:	480b      	ldr	r0, [pc, #44]	@ (80087f0 <CellTemp_ReadADC+0x3c>)
 80087c4:	f003 f96a 	bl	800ba9c <HAL_ADC_Start>
 80087c8:	b108      	cbz	r0, 80087ce <CellTemp_ReadADC+0x1a>
    uint16_t adc_value = 0;
 80087ca:	2400      	movs	r4, #0
 80087cc:	e7f7      	b.n	80087be <CellTemp_ReadADC+0xa>
        if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 80087ce:	f04f 31ff 	mov.w	r1, #4294967295
 80087d2:	4807      	ldr	r0, [pc, #28]	@ (80087f0 <CellTemp_ReadADC+0x3c>)
 80087d4:	f002 fdfe 	bl	800b3d4 <HAL_ADC_PollForConversion>
 80087d8:	b120      	cbz	r0, 80087e4 <CellTemp_ReadADC+0x30>
    uint16_t adc_value = 0;
 80087da:	2400      	movs	r4, #0
        HAL_ADC_Stop(&hadc1);
 80087dc:	4804      	ldr	r0, [pc, #16]	@ (80087f0 <CellTemp_ReadADC+0x3c>)
 80087de:	f003 f9ed 	bl	800bbbc <HAL_ADC_Stop>
 80087e2:	e7ec      	b.n	80087be <CellTemp_ReadADC+0xa>
            adc_value = HAL_ADC_GetValue(&hadc1);
 80087e4:	4802      	ldr	r0, [pc, #8]	@ (80087f0 <CellTemp_ReadADC+0x3c>)
 80087e6:	f002 fe4f 	bl	800b488 <HAL_ADC_GetValue>
 80087ea:	b284      	uxth	r4, r0
 80087ec:	e7f6      	b.n	80087dc <CellTemp_ReadADC+0x28>
 80087ee:	bf00      	nop
 80087f0:	20003d74 	.word	0x20003d74

080087f4 <CellTemp_SetMuxChannel>:
    if (channel > 7) {
 80087f4:	2807      	cmp	r0, #7
 80087f6:	d833      	bhi.n	8008860 <CellTemp_SetMuxChannel+0x6c>
{
 80087f8:	b510      	push	{r4, lr}
 80087fa:	4604      	mov	r4, r0
    if (channel & 0x01) {
 80087fc:	f010 0f01 	tst.w	r0, #1
 8008800:	d01a      	beq.n	8008838 <CellTemp_SetMuxChannel+0x44>
        HAL_GPIO_WritePin(MUX_SIG1_PORT, MUX_SIG1_PIN, GPIO_PIN_SET);
 8008802:	2201      	movs	r2, #1
 8008804:	2102      	movs	r1, #2
 8008806:	4817      	ldr	r0, [pc, #92]	@ (8008864 <CellTemp_SetMuxChannel+0x70>)
 8008808:	f004 f96a 	bl	800cae0 <HAL_GPIO_WritePin>
    if (channel & 0x02) {
 800880c:	f014 0f02 	tst.w	r4, #2
 8008810:	d018      	beq.n	8008844 <CellTemp_SetMuxChannel+0x50>
        HAL_GPIO_WritePin(MUX_SIG2_PORT, MUX_SIG2_PIN, GPIO_PIN_SET);
 8008812:	2201      	movs	r2, #1
 8008814:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008818:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800881c:	f004 f960 	bl	800cae0 <HAL_GPIO_WritePin>
    if (channel & 0x04) {
 8008820:	f014 0f04 	tst.w	r4, #4
 8008824:	d016      	beq.n	8008854 <CellTemp_SetMuxChannel+0x60>
        HAL_GPIO_WritePin(MUX_SIG3_PORT, MUX_SIG3_PIN, GPIO_PIN_SET);
 8008826:	2201      	movs	r2, #1
 8008828:	2120      	movs	r1, #32
 800882a:	480e      	ldr	r0, [pc, #56]	@ (8008864 <CellTemp_SetMuxChannel+0x70>)
 800882c:	f004 f958 	bl	800cae0 <HAL_GPIO_WritePin>
    osDelay(2);
 8008830:	2002      	movs	r0, #2
 8008832:	f000 fddb 	bl	80093ec <osDelay>
}
 8008836:	bd10      	pop	{r4, pc}
        HAL_GPIO_WritePin(MUX_SIG1_PORT, MUX_SIG1_PIN, GPIO_PIN_RESET);
 8008838:	2200      	movs	r2, #0
 800883a:	2102      	movs	r1, #2
 800883c:	4809      	ldr	r0, [pc, #36]	@ (8008864 <CellTemp_SetMuxChannel+0x70>)
 800883e:	f004 f94f 	bl	800cae0 <HAL_GPIO_WritePin>
 8008842:	e7e3      	b.n	800880c <CellTemp_SetMuxChannel+0x18>
        HAL_GPIO_WritePin(MUX_SIG2_PORT, MUX_SIG2_PIN, GPIO_PIN_RESET);
 8008844:	2200      	movs	r2, #0
 8008846:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800884a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800884e:	f004 f947 	bl	800cae0 <HAL_GPIO_WritePin>
 8008852:	e7e5      	b.n	8008820 <CellTemp_SetMuxChannel+0x2c>
        HAL_GPIO_WritePin(MUX_SIG3_PORT, MUX_SIG3_PIN, GPIO_PIN_RESET);
 8008854:	2200      	movs	r2, #0
 8008856:	2120      	movs	r1, #32
 8008858:	4802      	ldr	r0, [pc, #8]	@ (8008864 <CellTemp_SetMuxChannel+0x70>)
 800885a:	f004 f941 	bl	800cae0 <HAL_GPIO_WritePin>
 800885e:	e7e7      	b.n	8008830 <CellTemp_SetMuxChannel+0x3c>
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	48000400 	.word	0x48000400

08008868 <CellTemp_CalculateTemperature>:
    float voltage = ((float)adc_value / ADC_RESOLUTION) * ADC_VREF;
 8008868:	ee07 0a90 	vmov	s15, r0
 800886c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008870:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8008918 <CellTemp_CalculateTemperature+0xb0>
 8008874:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008878:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800891c <CellTemp_CalculateTemperature+0xb4>
 800887c:	ee67 7a87 	vmul.f32	s15, s15, s14
    if (adc_value < 10) {  // Less than ~8mV indicates disconnected sensor
 8008880:	2809      	cmp	r0, #9
 8008882:	d940      	bls.n	8008906 <CellTemp_CalculateTemperature+0x9e>
    if (voltage >= 3.29f) {  // Close to 3.3V limit, very high resistance (cold)
 8008884:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8008920 <CellTemp_CalculateTemperature+0xb8>
 8008888:	eef4 7ac7 	vcmpe.f32	s15, s14
 800888c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008890:	da36      	bge.n	8008900 <CellTemp_CalculateTemperature+0x98>
        r_thermistor = (voltage * PULLUP_RESISTOR) / (ADC_VREF - voltage);
 8008892:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8008924 <CellTemp_CalculateTemperature+0xbc>
 8008896:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800889a:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800891c <CellTemp_CalculateTemperature+0xb4>
 800889e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80088a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
    if (r_thermistor <= 0) {
 80088a6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80088aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ae:	d92d      	bls.n	800890c <CellTemp_CalculateTemperature+0xa4>
{
 80088b0:	b508      	push	{r3, lr}
    float ln_ratio = logf(r_thermistor / THERMISTOR_R25);
 80088b2:	ed9f 0a1c 	vldr	s0, [pc, #112]	@ 8008924 <CellTemp_CalculateTemperature+0xbc>
 80088b6:	ee87 0a00 	vdiv.f32	s0, s14, s0
 80088ba:	f007 f837 	bl	800f92c <logf>
    float temp_kelvin = 1.0f / ((1.0f / REFERENCE_TEMP_K) + (ln_ratio / THERMISTOR_B_VALUE));
 80088be:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8008928 <CellTemp_CalculateTemperature+0xc0>
 80088c2:	eec0 7a07 	vdiv.f32	s15, s0, s14
 80088c6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800892c <CellTemp_CalculateTemperature+0xc4>
 80088ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80088ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088d2:	ee87 0a27 	vdiv.f32	s0, s14, s15
    float temp_celsius = temp_kelvin - 273.15f;
 80088d6:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8008930 <CellTemp_CalculateTemperature+0xc8>
 80088da:	ee30 0a67 	vsub.f32	s0, s0, s15
    if (temp_celsius < -40.0f) {
 80088de:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8008934 <CellTemp_CalculateTemperature+0xcc>
 80088e2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80088e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ea:	d412      	bmi.n	8008912 <CellTemp_CalculateTemperature+0xaa>
    } else if (temp_celsius > 125.0f) {
 80088ec:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8008938 <CellTemp_CalculateTemperature+0xd0>
 80088f0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80088f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088f8:	dd0d      	ble.n	8008916 <CellTemp_CalculateTemperature+0xae>
        temp_celsius = 125.0f;
 80088fa:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8008938 <CellTemp_CalculateTemperature+0xd0>
 80088fe:	e00a      	b.n	8008916 <CellTemp_CalculateTemperature+0xae>
        r_thermistor = PULLUP_RESISTOR * 100.0f;  // Assume very high resistance
 8008900:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800893c <CellTemp_CalculateTemperature+0xd4>
 8008904:	e7d4      	b.n	80088b0 <CellTemp_CalculateTemperature+0x48>
        return -127.0f;  // Return obvious error value
 8008906:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8008940 <CellTemp_CalculateTemperature+0xd8>
 800890a:	4770      	bx	lr
        return 125.0f; // Return maximum temperature for very low resistance
 800890c:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8008938 <CellTemp_CalculateTemperature+0xd0>
}
 8008910:	4770      	bx	lr
        temp_celsius = -40.0f;
 8008912:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8008934 <CellTemp_CalculateTemperature+0xcc>
}
 8008916:	bd08      	pop	{r3, pc}
 8008918:	457ff000 	.word	0x457ff000
 800891c:	40533333 	.word	0x40533333
 8008920:	40528f5c 	.word	0x40528f5c
 8008924:	461c4000 	.word	0x461c4000
 8008928:	45866000 	.word	0x45866000
 800892c:	3b5bcf0f 	.word	0x3b5bcf0f
 8008930:	43889333 	.word	0x43889333
 8008934:	c2200000 	.word	0xc2200000
 8008938:	42fa0000 	.word	0x42fa0000
 800893c:	49742400 	.word	0x49742400
 8008940:	c2fe0000 	.word	0xc2fe0000

08008944 <CellTemp_MonitorTask>:
{
 8008944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (CellTemp_Init() != HAL_OK) {
 8008948:	f7ff fef4 	bl	8008734 <CellTemp_Init>
 800894c:	4607      	mov	r7, r0
 800894e:	2800      	cmp	r0, #0
 8008950:	f000 80ca 	beq.w	8008ae8 <CellTemp_MonitorTask+0x1a4>
            osDelay(1000);  // Wait 1 second (1000 ticks at 1ms tick rate)
 8008954:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8008958:	f000 fd48 	bl	80093ec <osDelay>
        while(1) {
 800895c:	e7fa      	b.n	8008954 <CellTemp_MonitorTask+0x10>
        for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 800895e:	3401      	adds	r4, #1
 8008960:	b2e4      	uxtb	r4, r4
 8008962:	2c06      	cmp	r4, #6
 8008964:	d813      	bhi.n	800898e <CellTemp_MonitorTask+0x4a>
            if (CellTemp_IsADCEnabled(adc)) {
 8008966:	4620      	mov	r0, r4
 8008968:	f7ff fe5c 	bl	8008624 <CellTemp_IsADCEnabled>
 800896c:	2800      	cmp	r0, #0
 800896e:	d0f6      	beq.n	800895e <CellTemp_MonitorTask+0x1a>
                uint8_t therm_idx = adc * MUX_CHANNELS + temp_state.current_mux;
 8008970:	00e3      	lsls	r3, r4, #3
 8008972:	b2db      	uxtb	r3, r3
 8008974:	4a9c      	ldr	r2, [pc, #624]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 8008976:	f892 1541 	ldrb.w	r1, [r2, #1345]	@ 0x541
 800897a:	440b      	add	r3, r1
 800897c:	b2db      	uxtb	r3, r3
                temp_state.thermistors[therm_idx].adc_accumulator = 0;
 800897e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8008982:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8008986:	2000      	movs	r0, #0
 8008988:	6108      	str	r0, [r1, #16]
                temp_state.thermistors[therm_idx].sample_count = 0;
 800898a:	8288      	strh	r0, [r1, #20]
 800898c:	e7e7      	b.n	800895e <CellTemp_MonitorTask+0x1a>
        for (uint16_t sample = 0; sample < TEMP_SAMPLES_PER_MUX; sample++) {
 800898e:	2600      	movs	r6, #0
 8008990:	e02b      	b.n	80089ea <CellTemp_MonitorTask+0xa6>
            for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8008992:	3401      	adds	r4, #1
 8008994:	b2e4      	uxtb	r4, r4
 8008996:	2c06      	cmp	r4, #6
 8008998:	d822      	bhi.n	80089e0 <CellTemp_MonitorTask+0x9c>
                if (CellTemp_IsADCEnabled(adc)) {
 800899a:	4620      	mov	r0, r4
 800899c:	f7ff fe42 	bl	8008624 <CellTemp_IsADCEnabled>
 80089a0:	2800      	cmp	r0, #0
 80089a2:	d0f6      	beq.n	8008992 <CellTemp_MonitorTask+0x4e>
                    uint8_t therm_idx = adc * MUX_CHANNELS + temp_state.current_mux;
 80089a4:	00e5      	lsls	r5, r4, #3
 80089a6:	b2ed      	uxtb	r5, r5
 80089a8:	4b8f      	ldr	r3, [pc, #572]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 80089aa:	f893 3541 	ldrb.w	r3, [r3, #1345]	@ 0x541
 80089ae:	441d      	add	r5, r3
 80089b0:	b2ed      	uxtb	r5, r5
                    uint16_t adc_value = CellTemp_ReadADC(adc_channels[adc]);
 80089b2:	4b8e      	ldr	r3, [pc, #568]	@ (8008bec <CellTemp_MonitorTask+0x2a8>)
 80089b4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80089b8:	f7ff fefc 	bl	80087b4 <CellTemp_ReadADC>
                    if (adc_value >= 10) {  // Valid reading threshold
 80089bc:	2809      	cmp	r0, #9
 80089be:	d9e8      	bls.n	8008992 <CellTemp_MonitorTask+0x4e>
                        therm->adc_accumulator += adc_value;
 80089c0:	4a89      	ldr	r2, [pc, #548]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 80089c2:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80089c6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80089ca:	6919      	ldr	r1, [r3, #16]
 80089cc:	4408      	add	r0, r1
 80089ce:	6118      	str	r0, [r3, #16]
                        therm->sample_count++;
 80089d0:	8a9b      	ldrh	r3, [r3, #20]
 80089d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089d6:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 80089da:	3301      	adds	r3, #1
 80089dc:	8293      	strh	r3, [r2, #20]
 80089de:	e7d8      	b.n	8008992 <CellTemp_MonitorTask+0x4e>
            osDelay(TEMP_SAMPLE_INTERVAL_MS);
 80089e0:	200a      	movs	r0, #10
 80089e2:	f000 fd03 	bl	80093ec <osDelay>
        for (uint16_t sample = 0; sample < TEMP_SAMPLES_PER_MUX; sample++) {
 80089e6:	3601      	adds	r6, #1
 80089e8:	b2b6      	uxth	r6, r6
 80089ea:	2e0b      	cmp	r6, #11
 80089ec:	d801      	bhi.n	80089f2 <CellTemp_MonitorTask+0xae>
            for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 80089ee:	463c      	mov	r4, r7
 80089f0:	e7d1      	b.n	8008996 <CellTemp_MonitorTask+0x52>
        uint32_t current_time = osKernelGetTickCount();
 80089f2:	f000 fc97 	bl	8009324 <osKernelGetTickCount>
 80089f6:	4606      	mov	r6, r0
        for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 80089f8:	463c      	mov	r4, r7
 80089fa:	e026      	b.n	8008a4a <CellTemp_MonitorTask+0x106>
                            ErrorMgr_SetError(ERROR_OVER_TEMP);
 80089fc:	2001      	movs	r0, #1
 80089fe:	f001 f813 	bl	8009a28 <ErrorMgr_SetError>
 8008a02:	e020      	b.n	8008a46 <CellTemp_MonitorTask+0x102>
                        ErrorMgr_SetError(ERROR_TEMP_SENSOR_FAULT);
 8008a04:	2004      	movs	r0, #4
 8008a06:	f001 f80f 	bl	8009a28 <ErrorMgr_SetError>
 8008a0a:	e01c      	b.n	8008a46 <CellTemp_MonitorTask+0x102>
                    therm->raw_adc = 0;
 8008a0c:	4b76      	ldr	r3, [pc, #472]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 8008a0e:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8008a12:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8008a16:	2100      	movs	r1, #0
 8008a18:	8111      	strh	r1, [r2, #8]
                    therm->temperature = -127.0f;
 8008a1a:	4613      	mov	r3, r2
 8008a1c:	4a74      	ldr	r2, [pc, #464]	@ (8008bf0 <CellTemp_MonitorTask+0x2ac>)
 8008a1e:	605a      	str	r2, [r3, #4]
                    ErrorMgr_SetError(ERROR_TEMP_SENSOR_FAULT);
 8008a20:	2004      	movs	r0, #4
 8008a22:	f001 f801 	bl	8009a28 <ErrorMgr_SetError>
 8008a26:	e00e      	b.n	8008a46 <CellTemp_MonitorTask+0x102>
                uint8_t therm_idx = adc * MUX_CHANNELS + temp_state.current_mux;
 8008a28:	00e3      	lsls	r3, r4, #3
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	4a6e      	ldr	r2, [pc, #440]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 8008a2e:	f892 1541 	ldrb.w	r1, [r2, #1345]	@ 0x541
 8008a32:	440b      	add	r3, r1
 8008a34:	b2db      	uxtb	r3, r3
                temp_state.thermistors[therm_idx].temperature = -127.0f;
 8008a36:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8008a3a:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8008a3e:	486c      	ldr	r0, [pc, #432]	@ (8008bf0 <CellTemp_MonitorTask+0x2ac>)
 8008a40:	6048      	str	r0, [r1, #4]
                temp_state.thermistors[therm_idx].raw_adc = 0;
 8008a42:	2300      	movs	r3, #0
 8008a44:	810b      	strh	r3, [r1, #8]
        for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8008a46:	3401      	adds	r4, #1
 8008a48:	b2e4      	uxtb	r4, r4
 8008a4a:	2c06      	cmp	r4, #6
 8008a4c:	d83c      	bhi.n	8008ac8 <CellTemp_MonitorTask+0x184>
            if (CellTemp_IsADCEnabled(adc)) {
 8008a4e:	4620      	mov	r0, r4
 8008a50:	f7ff fde8 	bl	8008624 <CellTemp_IsADCEnabled>
 8008a54:	2800      	cmp	r0, #0
 8008a56:	d0e7      	beq.n	8008a28 <CellTemp_MonitorTask+0xe4>
                uint8_t therm_idx = adc * MUX_CHANNELS + temp_state.current_mux;
 8008a58:	00e5      	lsls	r5, r4, #3
 8008a5a:	b2ed      	uxtb	r5, r5
 8008a5c:	4b62      	ldr	r3, [pc, #392]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 8008a5e:	f893 2541 	ldrb.w	r2, [r3, #1345]	@ 0x541
 8008a62:	4415      	add	r5, r2
 8008a64:	b2ed      	uxtb	r5, r5
                if (therm->sample_count > 0) {
 8008a66:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8008a6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a6e:	8a9b      	ldrh	r3, [r3, #20]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d0cb      	beq.n	8008a0c <CellTemp_MonitorTask+0xc8>
                    therm->raw_adc = (uint16_t)(therm->adc_accumulator / therm->sample_count);
 8008a74:	f8df 9170 	ldr.w	r9, [pc, #368]	@ 8008be8 <CellTemp_MonitorTask+0x2a4>
 8008a78:	eb09 08c2 	add.w	r8, r9, r2, lsl #3
 8008a7c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8008a80:	fbb0 f0f3 	udiv	r0, r0, r3
 8008a84:	b280      	uxth	r0, r0
 8008a86:	f8a8 0008 	strh.w	r0, [r8, #8]
                    therm->temperature = CellTemp_CalculateTemperature(therm->raw_adc);
 8008a8a:	f7ff feed 	bl	8008868 <CellTemp_CalculateTemperature>
 8008a8e:	ed88 0a01 	vstr	s0, [r8, #4]
                    therm->last_read_time = current_time;
 8008a92:	f8c8 600c 	str.w	r6, [r8, #12]
                    if (therm->temperature > -126.0f) {  // Valid temperature reading
 8008a96:	eddf 7a57 	vldr	s15, [pc, #348]	@ 8008bf4 <CellTemp_MonitorTask+0x2b0>
 8008a9a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008a9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aa2:	ddaf      	ble.n	8008a04 <CellTemp_MonitorTask+0xc0>
                        if (therm->temperature > TEMP_MAX_CELSIUS) {
 8008aa4:	eddf 7a54 	vldr	s15, [pc, #336]	@ 8008bf8 <CellTemp_MonitorTask+0x2b4>
 8008aa8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ab0:	dca4      	bgt.n	80089fc <CellTemp_MonitorTask+0xb8>
                        } else if (therm->temperature < TEMP_MIN_CELSIUS) {
 8008ab2:	eefb 7a04 	vmov.f32	s15, #180	@ 0xc1a00000 -20.0
 8008ab6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008abe:	d5c2      	bpl.n	8008a46 <CellTemp_MonitorTask+0x102>
                            ErrorMgr_SetError(ERROR_UNDER_TEMP);
 8008ac0:	2002      	movs	r0, #2
 8008ac2:	f000 ffb1 	bl	8009a28 <ErrorMgr_SetError>
 8008ac6:	e7be      	b.n	8008a46 <CellTemp_MonitorTask+0x102>
        if (temp_state.current_mux == 3 || temp_state.current_mux == 7) {
 8008ac8:	4b47      	ldr	r3, [pc, #284]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 8008aca:	f893 3541 	ldrb.w	r3, [r3, #1345]	@ 0x541
 8008ace:	2b03      	cmp	r3, #3
 8008ad0:	d039      	beq.n	8008b46 <CellTemp_MonitorTask+0x202>
 8008ad2:	2b07      	cmp	r3, #7
 8008ad4:	d039      	beq.n	8008b4a <CellTemp_MonitorTask+0x206>
        temp_state.current_mux++;
 8008ad6:	4a44      	ldr	r2, [pc, #272]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 8008ad8:	f892 3541 	ldrb.w	r3, [r2, #1345]	@ 0x541
 8008adc:	3301      	adds	r3, #1
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	f882 3541 	strb.w	r3, [r2, #1345]	@ 0x541
        if (temp_state.current_mux >= MUX_CHANNELS) {
 8008ae4:	2b07      	cmp	r3, #7
 8008ae6:	d832      	bhi.n	8008b4e <CellTemp_MonitorTask+0x20a>
        CellTemp_SetMuxChannel(temp_state.current_mux);
 8008ae8:	4b3f      	ldr	r3, [pc, #252]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 8008aea:	f893 0541 	ldrb.w	r0, [r3, #1345]	@ 0x541
 8008aee:	f7ff fe81 	bl	80087f4 <CellTemp_SetMuxChannel>
        for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8008af2:	463c      	mov	r4, r7
 8008af4:	e735      	b.n	8008962 <CellTemp_MonitorTask+0x1e>
                        uint8_t msg_idx = adc * 2;
 8008af6:	0060      	lsls	r0, r4, #1
                        uint8_t start_therm_idx = adc * MUX_CHANNELS;
 8008af8:	00e1      	lsls	r1, r4, #3
                        CellTemp_SendTemperatureMessage(msg_idx, start_therm_idx);
 8008afa:	f001 01f8 	and.w	r1, r1, #248	@ 0xf8
 8008afe:	f000 00fe 	and.w	r0, r0, #254	@ 0xfe
 8008b02:	f7ff fdb5 	bl	8008670 <CellTemp_SendTemperatureMessage>
                        osDelay(2); // Small delay between messages
 8008b06:	2002      	movs	r0, #2
 8008b08:	f000 fc70 	bl	80093ec <osDelay>
            for (uint8_t adc = 0; adc < NUM_ADC_CHANNELS; adc++) {
 8008b0c:	3401      	adds	r4, #1
 8008b0e:	b2e4      	uxtb	r4, r4
 8008b10:	2c06      	cmp	r4, #6
 8008b12:	d8e0      	bhi.n	8008ad6 <CellTemp_MonitorTask+0x192>
                if (CellTemp_IsADCEnabled(adc)) {
 8008b14:	4620      	mov	r0, r4
 8008b16:	f7ff fd85 	bl	8008624 <CellTemp_IsADCEnabled>
 8008b1a:	2800      	cmp	r0, #0
 8008b1c:	d0f6      	beq.n	8008b0c <CellTemp_MonitorTask+0x1c8>
                    if (temp_state.current_mux == 3) {
 8008b1e:	4b32      	ldr	r3, [pc, #200]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 8008b20:	f893 3541 	ldrb.w	r3, [r3, #1345]	@ 0x541
 8008b24:	2b03      	cmp	r3, #3
 8008b26:	d0e6      	beq.n	8008af6 <CellTemp_MonitorTask+0x1b2>
                        uint8_t msg_idx = adc * 2 + 1;
 8008b28:	0060      	lsls	r0, r4, #1
 8008b2a:	b2c0      	uxtb	r0, r0
 8008b2c:	3001      	adds	r0, #1
                        uint8_t start_therm_idx = adc * MUX_CHANNELS + 4;
 8008b2e:	00e1      	lsls	r1, r4, #3
 8008b30:	b2c9      	uxtb	r1, r1
 8008b32:	3104      	adds	r1, #4
                        CellTemp_SendTemperatureMessage(msg_idx, start_therm_idx);
 8008b34:	f001 01fc 	and.w	r1, r1, #252	@ 0xfc
 8008b38:	b2c0      	uxtb	r0, r0
 8008b3a:	f7ff fd99 	bl	8008670 <CellTemp_SendTemperatureMessage>
                        osDelay(2); // Small delay between messages
 8008b3e:	2002      	movs	r0, #2
 8008b40:	f000 fc54 	bl	80093ec <osDelay>
 8008b44:	e7e2      	b.n	8008b0c <CellTemp_MonitorTask+0x1c8>
 8008b46:	463c      	mov	r4, r7
 8008b48:	e7e2      	b.n	8008b10 <CellTemp_MonitorTask+0x1cc>
 8008b4a:	463c      	mov	r4, r7
 8008b4c:	e7e0      	b.n	8008b10 <CellTemp_MonitorTask+0x1cc>
            temp_state.current_mux = 0;
 8008b4e:	4613      	mov	r3, r2
 8008b50:	2200      	movs	r2, #0
 8008b52:	f883 2541 	strb.w	r2, [r3, #1345]	@ 0x541
            temp_state.cycle_count++;
 8008b56:	f8d3 2544 	ldr.w	r2, [r3, #1348]	@ 0x544
 8008b5a:	3201      	adds	r2, #1
 8008b5c:	f8c3 2544 	str.w	r2, [r3, #1348]	@ 0x544
            for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 8008b60:	463c      	mov	r4, r7
            uint8_t any_sensor_fault = 0;
 8008b62:	463d      	mov	r5, r7
            uint8_t any_under_temp = 0;
 8008b64:	46b8      	mov	r8, r7
            uint8_t any_over_temp = 0;
 8008b66:	463e      	mov	r6, r7
            for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 8008b68:	e002      	b.n	8008b70 <CellTemp_MonitorTask+0x22c>
                        any_sensor_fault = 1;
 8008b6a:	2501      	movs	r5, #1
            for (uint8_t i = 0; i < TOTAL_THERMISTORS; i++) {
 8008b6c:	3401      	adds	r4, #1
 8008b6e:	b2e4      	uxtb	r4, r4
 8008b70:	2c37      	cmp	r4, #55	@ 0x37
 8008b72:	d826      	bhi.n	8008bc2 <CellTemp_MonitorTask+0x27e>
                if (CellTemp_IsADCEnabled(therm_adc)) {
 8008b74:	f3c4 00c7 	ubfx	r0, r4, #3, #8
 8008b78:	f7ff fd54 	bl	8008624 <CellTemp_IsADCEnabled>
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	d0f5      	beq.n	8008b6c <CellTemp_MonitorTask+0x228>
                    float temp = temp_state.thermistors[i].temperature;
 8008b80:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8008b84:	4b18      	ldr	r3, [pc, #96]	@ (8008be8 <CellTemp_MonitorTask+0x2a4>)
 8008b86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b8a:	edd3 7a01 	vldr	s15, [r3, #4]
                    if (temp <= -126.0f) {
 8008b8e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008bf4 <CellTemp_MonitorTask+0x2b0>
 8008b92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b9a:	d9e6      	bls.n	8008b6a <CellTemp_MonitorTask+0x226>
                    } else if (temp > TEMP_MAX_CELSIUS) {
 8008b9c:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8008bf8 <CellTemp_MonitorTask+0x2b4>
 8008ba0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ba8:	dc09      	bgt.n	8008bbe <CellTemp_MonitorTask+0x27a>
                    } else if (temp < TEMP_MIN_CELSIUS) {
 8008baa:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 8008bae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bb6:	d5d9      	bpl.n	8008b6c <CellTemp_MonitorTask+0x228>
                        any_under_temp = 1;
 8008bb8:	f04f 0801 	mov.w	r8, #1
 8008bbc:	e7d6      	b.n	8008b6c <CellTemp_MonitorTask+0x228>
                        any_over_temp = 1;
 8008bbe:	2601      	movs	r6, #1
 8008bc0:	e7d4      	b.n	8008b6c <CellTemp_MonitorTask+0x228>
            if (!any_over_temp) {
 8008bc2:	b146      	cbz	r6, 8008bd6 <CellTemp_MonitorTask+0x292>
            if (!any_under_temp) {
 8008bc4:	f1b8 0f00 	cmp.w	r8, #0
 8008bc8:	d009      	beq.n	8008bde <CellTemp_MonitorTask+0x29a>
            if (!any_sensor_fault) {
 8008bca:	2d00      	cmp	r5, #0
 8008bcc:	d18c      	bne.n	8008ae8 <CellTemp_MonitorTask+0x1a4>
                ErrorMgr_ClearError(ERROR_TEMP_SENSOR_FAULT);
 8008bce:	2004      	movs	r0, #4
 8008bd0:	f000 ff50 	bl	8009a74 <ErrorMgr_ClearError>
 8008bd4:	e788      	b.n	8008ae8 <CellTemp_MonitorTask+0x1a4>
                ErrorMgr_ClearError(ERROR_OVER_TEMP);
 8008bd6:	2001      	movs	r0, #1
 8008bd8:	f000 ff4c 	bl	8009a74 <ErrorMgr_ClearError>
 8008bdc:	e7f2      	b.n	8008bc4 <CellTemp_MonitorTask+0x280>
                ErrorMgr_ClearError(ERROR_UNDER_TEMP);
 8008bde:	2002      	movs	r0, #2
 8008be0:	f000 ff48 	bl	8009a74 <ErrorMgr_ClearError>
 8008be4:	e7f1      	b.n	8008bca <CellTemp_MonitorTask+0x286>
 8008be6:	bf00      	nop
 8008be8:	200000c0 	.word	0x200000c0
 8008bec:	0800fbe0 	.word	0x0800fbe0
 8008bf0:	c2fe0000 	.word	0xc2fe0000
 8008bf4:	c2fc0000 	.word	0xc2fc0000
 8008bf8:	42700000 	.word	0x42700000

08008bfc <BQ76952_ReadRegister16>:
  * @note   BQ76952 Direct Commands use single-byte addressing
  *         Data is returned LSB first (little-endian)
  */
static HAL_StatusTypeDef BQ76952_ReadRegister16(I2C_HandleTypeDef *hi2c, uint8_t device_addr, 
                                                 uint16_t reg_addr, uint16_t *value)
{
 8008bfc:	b570      	push	{r4, r5, r6, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	4605      	mov	r5, r0
 8008c02:	461e      	mov	r6, r3
    HAL_StatusTypeDef status;
    uint8_t reg_byte = (uint8_t)(reg_addr & 0xFF);  // Direct commands are 8-bit addresses
 8008c04:	f88d 200f 	strb.w	r2, [sp, #15]
    uint8_t data[2];
    
    // Write register address
    status = HAL_I2C_Master_Transmit(hi2c, (device_addr << 1), &reg_byte, 1, I2C_TIMEOUT_MS);
 8008c08:	004c      	lsls	r4, r1, #1
 8008c0a:	2264      	movs	r2, #100	@ 0x64
 8008c0c:	9200      	str	r2, [sp, #0]
 8008c0e:	2301      	movs	r3, #1
 8008c10:	f10d 020f 	add.w	r2, sp, #15
 8008c14:	4621      	mov	r1, r4
 8008c16:	f004 f981 	bl	800cf1c <HAL_I2C_Master_Transmit>
    if (status != HAL_OK) {
 8008c1a:	b108      	cbz	r0, 8008c20 <BQ76952_ReadRegister16+0x24>
    
    // Combine bytes (LSB first)
    *value = (uint16_t)data[0] | ((uint16_t)data[1] << 8);
    
    return HAL_OK;
}
 8008c1c:	b004      	add	sp, #16
 8008c1e:	bd70      	pop	{r4, r5, r6, pc}
    status = HAL_I2C_Master_Receive(hi2c, (device_addr << 1), data, 2, I2C_TIMEOUT_MS);
 8008c20:	2364      	movs	r3, #100	@ 0x64
 8008c22:	9300      	str	r3, [sp, #0]
 8008c24:	2302      	movs	r3, #2
 8008c26:	aa03      	add	r2, sp, #12
 8008c28:	4621      	mov	r1, r4
 8008c2a:	4628      	mov	r0, r5
 8008c2c:	f004 fa48 	bl	800d0c0 <HAL_I2C_Master_Receive>
    if (status != HAL_OK) {
 8008c30:	2800      	cmp	r0, #0
 8008c32:	d1f3      	bne.n	8008c1c <BQ76952_ReadRegister16+0x20>
    *value = (uint16_t)data[0] | ((uint16_t)data[1] << 8);
 8008c34:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8008c38:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8008c3c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008c40:	8033      	strh	r3, [r6, #0]
    return HAL_OK;
 8008c42:	e7eb      	b.n	8008c1c <BQ76952_ReadRegister16+0x20>

08008c44 <CellVoltage_ReadCell>:
    if (hi2c == NULL || voltage_mv == NULL || cell_num < 1 || cell_num > 16) {
 8008c44:	2800      	cmp	r0, #0
 8008c46:	d03f      	beq.n	8008cc8 <CellVoltage_ReadCell+0x84>
{
 8008c48:	b510      	push	{r4, lr}
 8008c4a:	b082      	sub	sp, #8
 8008c4c:	461c      	mov	r4, r3
 8008c4e:	4684      	mov	ip, r0
    if (hi2c == NULL || voltage_mv == NULL || cell_num < 1 || cell_num > 16) {
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d03b      	beq.n	8008ccc <CellVoltage_ReadCell+0x88>
 8008c54:	2a00      	cmp	r2, #0
 8008c56:	d03b      	beq.n	8008cd0 <CellVoltage_ReadCell+0x8c>
 8008c58:	2a10      	cmp	r2, #16
 8008c5a:	d83c      	bhi.n	8008cd6 <CellVoltage_ReadCell+0x92>
    switch (cell_num) {
 8008c5c:	3a01      	subs	r2, #1
 8008c5e:	2a0f      	cmp	r2, #15
 8008c60:	d83b      	bhi.n	8008cda <CellVoltage_ReadCell+0x96>
 8008c62:	e8df f002 	tbb	[pc, r2]
 8008c66:	2f08      	.short	0x2f08
 8008c68:	19171513 	.word	0x19171513
 8008c6c:	211f1d1b 	.word	0x211f1d1b
 8008c70:	29272523 	.word	0x29272523
 8008c74:	2d2b      	.short	0x2d2b
 8008c76:	2214      	movs	r2, #20
    status = BQ76952_ReadRegister16(hi2c, device_addr, reg_addr, &raw_value);
 8008c78:	f10d 0306 	add.w	r3, sp, #6
 8008c7c:	4660      	mov	r0, ip
 8008c7e:	f7ff ffbd 	bl	8008bfc <BQ76952_ReadRegister16>
    if (status == HAL_OK) {
 8008c82:	bb30      	cbnz	r0, 8008cd2 <CellVoltage_ReadCell+0x8e>
        *voltage_mv = raw_value;
 8008c84:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8008c88:	8023      	strh	r3, [r4, #0]
 8008c8a:	e022      	b.n	8008cd2 <CellVoltage_ReadCell+0x8e>
        case 3:  reg_addr = Cell3Voltage;  break;
 8008c8c:	2218      	movs	r2, #24
 8008c8e:	e7f3      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 4:  reg_addr = Cell4Voltage;  break;
 8008c90:	221a      	movs	r2, #26
 8008c92:	e7f1      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 5:  reg_addr = Cell5Voltage;  break;
 8008c94:	221c      	movs	r2, #28
 8008c96:	e7ef      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 6:  reg_addr = Cell6Voltage;  break;
 8008c98:	221e      	movs	r2, #30
 8008c9a:	e7ed      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 7:  reg_addr = Cell7Voltage;  break;
 8008c9c:	2220      	movs	r2, #32
 8008c9e:	e7eb      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 8:  reg_addr = Cell8Voltage;  break;
 8008ca0:	2222      	movs	r2, #34	@ 0x22
 8008ca2:	e7e9      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 9:  reg_addr = Cell9Voltage;  break;
 8008ca4:	2224      	movs	r2, #36	@ 0x24
 8008ca6:	e7e7      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 10: reg_addr = Cell10Voltage; break;
 8008ca8:	2226      	movs	r2, #38	@ 0x26
 8008caa:	e7e5      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 11: reg_addr = Cell11Voltage; break;
 8008cac:	2228      	movs	r2, #40	@ 0x28
 8008cae:	e7e3      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 12: reg_addr = Cell12Voltage; break;
 8008cb0:	222a      	movs	r2, #42	@ 0x2a
 8008cb2:	e7e1      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 13: reg_addr = Cell13Voltage; break;
 8008cb4:	222c      	movs	r2, #44	@ 0x2c
 8008cb6:	e7df      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 14: reg_addr = Cell14Voltage; break;
 8008cb8:	222e      	movs	r2, #46	@ 0x2e
 8008cba:	e7dd      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 15: reg_addr = Cell15Voltage; break;
 8008cbc:	2230      	movs	r2, #48	@ 0x30
 8008cbe:	e7db      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 16: reg_addr = Cell16Voltage; break;
 8008cc0:	2232      	movs	r2, #50	@ 0x32
 8008cc2:	e7d9      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        case 2:  reg_addr = Cell2Voltage;  break;
 8008cc4:	2216      	movs	r2, #22
 8008cc6:	e7d7      	b.n	8008c78 <CellVoltage_ReadCell+0x34>
        return HAL_ERROR;
 8008cc8:	2001      	movs	r0, #1
}
 8008cca:	4770      	bx	lr
        return HAL_ERROR;
 8008ccc:	2001      	movs	r0, #1
 8008cce:	e000      	b.n	8008cd2 <CellVoltage_ReadCell+0x8e>
 8008cd0:	2001      	movs	r0, #1
}
 8008cd2:	b002      	add	sp, #8
 8008cd4:	bd10      	pop	{r4, pc}
        return HAL_ERROR;
 8008cd6:	2001      	movs	r0, #1
 8008cd8:	e7fb      	b.n	8008cd2 <CellVoltage_ReadCell+0x8e>
    switch (cell_num) {
 8008cda:	2001      	movs	r0, #1
 8008cdc:	e7f9      	b.n	8008cd2 <CellVoltage_ReadCell+0x8e>
	...

08008ce0 <CellVoltage_ReadBMS1>:
    if (data == NULL) {
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	d042      	beq.n	8008d6a <CellVoltage_ReadBMS1+0x8a>
{
 8008ce4:	b570      	push	{r4, r5, r6, lr}
 8008ce6:	b082      	sub	sp, #8
 8008ce8:	4606      	mov	r6, r0
    if (I2C1Handle != NULL) {
 8008cea:	4b23      	ldr	r3, [pc, #140]	@ (8008d78 <CellVoltage_ReadBMS1+0x98>)
 8008cec:	6818      	ldr	r0, [r3, #0]
 8008cee:	b120      	cbz	r0, 8008cfa <CellVoltage_ReadBMS1+0x1a>
        if (osMutexAcquire(I2C1Handle, I2C_TIMEOUT_MS) != osOK) {
 8008cf0:	2164      	movs	r1, #100	@ 0x64
 8008cf2:	f000 fbd4 	bl	800949e <osMutexAcquire>
 8008cf6:	2800      	cmp	r0, #0
 8008cf8:	d139      	bne.n	8008d6e <CellVoltage_ReadBMS1+0x8e>
{
 8008cfa:	2500      	movs	r5, #0
    for (uint8_t i = 0; i < BMS1_NUM_CELLS; i++) {
 8008cfc:	2d08      	cmp	r5, #8
 8008cfe:	d81b      	bhi.n	8008d38 <CellVoltage_ReadBMS1+0x58>
        uint16_t voltage_mv = 0;
 8008d00:	2300      	movs	r3, #0
 8008d02:	f8ad 3006 	strh.w	r3, [sp, #6]
        status = CellVoltage_ReadCell(&hi2c1, BQ76952_I2C_ADDR_BMS1, i + 1, &voltage_mv);
 8008d06:	1c6c      	adds	r4, r5, #1
 8008d08:	b2e4      	uxtb	r4, r4
 8008d0a:	f10d 0306 	add.w	r3, sp, #6
 8008d0e:	4622      	mov	r2, r4
 8008d10:	2108      	movs	r1, #8
 8008d12:	481a      	ldr	r0, [pc, #104]	@ (8008d7c <CellVoltage_ReadBMS1+0x9c>)
 8008d14:	f7ff ff96 	bl	8008c44 <CellVoltage_ReadCell>
        if (status == HAL_OK) {
 8008d18:	b928      	cbnz	r0, 8008d26 <CellVoltage_ReadBMS1+0x46>
            data->cell_voltage_mv[i] = voltage_mv;
 8008d1a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8008d1e:	f826 3015 	strh.w	r3, [r6, r5, lsl #1]
    for (uint8_t i = 0; i < BMS1_NUM_CELLS; i++) {
 8008d22:	4625      	mov	r5, r4
 8008d24:	e7ea      	b.n	8008cfc <CellVoltage_ReadBMS1+0x1c>
            data->valid = 0;
 8008d26:	2300      	movs	r3, #0
 8008d28:	7633      	strb	r3, [r6, #24]
            if (I2C1Handle != NULL) {
 8008d2a:	4b13      	ldr	r3, [pc, #76]	@ (8008d78 <CellVoltage_ReadBMS1+0x98>)
 8008d2c:	6818      	ldr	r0, [r3, #0]
 8008d2e:	b108      	cbz	r0, 8008d34 <CellVoltage_ReadBMS1+0x54>
                osMutexRelease(I2C1Handle);
 8008d30:	f000 fbe4 	bl	80094fc <osMutexRelease>
            return HAL_ERROR;
 8008d34:	2001      	movs	r0, #1
 8008d36:	e016      	b.n	8008d66 <CellVoltage_ReadBMS1+0x86>
    if (I2C1Handle != NULL) {
 8008d38:	4b0f      	ldr	r3, [pc, #60]	@ (8008d78 <CellVoltage_ReadBMS1+0x98>)
 8008d3a:	6818      	ldr	r0, [r3, #0]
 8008d3c:	b108      	cbz	r0, 8008d42 <CellVoltage_ReadBMS1+0x62>
        osMutexRelease(I2C1Handle);
 8008d3e:	f000 fbdd 	bl	80094fc <osMutexRelease>
    if (voltage_mutex != NULL) {
 8008d42:	4b0f      	ldr	r3, [pc, #60]	@ (8008d80 <CellVoltage_ReadBMS1+0xa0>)
 8008d44:	6818      	ldr	r0, [r3, #0]
 8008d46:	b118      	cbz	r0, 8008d50 <CellVoltage_ReadBMS1+0x70>
        osMutexAcquire(voltage_mutex, osWaitForever);
 8008d48:	f04f 31ff 	mov.w	r1, #4294967295
 8008d4c:	f000 fba7 	bl	800949e <osMutexAcquire>
    data->last_update_tick = osKernelGetTickCount();
 8008d50:	f000 fae8 	bl	8009324 <osKernelGetTickCount>
 8008d54:	6170      	str	r0, [r6, #20]
    data->valid = 1;
 8008d56:	2301      	movs	r3, #1
 8008d58:	7633      	strb	r3, [r6, #24]
    if (voltage_mutex != NULL) {
 8008d5a:	4b09      	ldr	r3, [pc, #36]	@ (8008d80 <CellVoltage_ReadBMS1+0xa0>)
 8008d5c:	6818      	ldr	r0, [r3, #0]
 8008d5e:	b140      	cbz	r0, 8008d72 <CellVoltage_ReadBMS1+0x92>
        osMutexRelease(voltage_mutex);
 8008d60:	f000 fbcc 	bl	80094fc <osMutexRelease>
    return HAL_OK;
 8008d64:	2000      	movs	r0, #0
}
 8008d66:	b002      	add	sp, #8
 8008d68:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8008d6a:	2001      	movs	r0, #1
}
 8008d6c:	4770      	bx	lr
            return HAL_ERROR;
 8008d6e:	2001      	movs	r0, #1
 8008d70:	e7f9      	b.n	8008d66 <CellVoltage_ReadBMS1+0x86>
    return HAL_OK;
 8008d72:	2000      	movs	r0, #0
 8008d74:	e7f7      	b.n	8008d66 <CellVoltage_ReadBMS1+0x86>
 8008d76:	bf00      	nop
 8008d78:	20003c68 	.word	0x20003c68
 8008d7c:	20003cd4 	.word	0x20003cd4
 8008d80:	20000610 	.word	0x20000610

08008d84 <CellVoltage_SendCANMessage>:
HAL_StatusTypeDef CellVoltage_SendCANMessage(CellVoltage_Data_t *data)
{
    HAL_StatusTypeDef status = HAL_OK;
    uint8_t can_data[8];
    
    if (data == NULL) {
 8008d84:	2800      	cmp	r0, #0
 8008d86:	d062      	beq.n	8008e4e <CellVoltage_SendCANMessage+0xca>
{
 8008d88:	b510      	push	{r4, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	4604      	mov	r4, r0
        return HAL_ERROR;
    }
    
    // Message 0: Cells 1-3 (6 bytes)
    can_data[0] = (uint8_t)(data->cell_voltage_mv[0] & 0xFF);
 8008d8e:	8803      	ldrh	r3, [r0, #0]
 8008d90:	f88d 3000 	strb.w	r3, [sp]
    can_data[1] = (uint8_t)((data->cell_voltage_mv[0] >> 8) & 0xFF);
 8008d94:	0a1b      	lsrs	r3, r3, #8
 8008d96:	f88d 3001 	strb.w	r3, [sp, #1]
    can_data[2] = (uint8_t)(data->cell_voltage_mv[1] & 0xFF);
 8008d9a:	8843      	ldrh	r3, [r0, #2]
 8008d9c:	f88d 3002 	strb.w	r3, [sp, #2]
    can_data[3] = (uint8_t)((data->cell_voltage_mv[1] >> 8) & 0xFF);
 8008da0:	0a1b      	lsrs	r3, r3, #8
 8008da2:	f88d 3003 	strb.w	r3, [sp, #3]
    can_data[4] = (uint8_t)(data->cell_voltage_mv[2] & 0xFF);
 8008da6:	8883      	ldrh	r3, [r0, #4]
 8008da8:	f88d 3004 	strb.w	r3, [sp, #4]
    can_data[5] = (uint8_t)((data->cell_voltage_mv[2] >> 8) & 0xFF);
 8008dac:	0a1b      	lsrs	r3, r3, #8
 8008dae:	f88d 3005 	strb.w	r3, [sp, #5]
    can_data[6] = 0x00;  // Padding
 8008db2:	2300      	movs	r3, #0
 8008db4:	f88d 3006 	strb.w	r3, [sp, #6]
    can_data[7] = 0x00;  // Padding
 8008db8:	f88d 3007 	strb.w	r3, [sp, #7]
    
    status = CAN_SendMessage(CAN_VOLTAGE_0_ID, can_data, 6, CAN_PRIORITY_NORMAL);
 8008dbc:	2302      	movs	r3, #2
 8008dbe:	2206      	movs	r2, #6
 8008dc0:	4669      	mov	r1, sp
 8008dc2:	4824      	ldr	r0, [pc, #144]	@ (8008e54 <CellVoltage_SendCANMessage+0xd0>)
 8008dc4:	6800      	ldr	r0, [r0, #0]
 8008dc6:	f7ff fa5b 	bl	8008280 <CAN_SendMessage>
    if (status != HAL_OK) {
 8008dca:	b108      	cbz	r0, 8008dd0 <CellVoltage_SendCANMessage+0x4c>
    can_data[7] = 0x00;  // Padding
    
    status = CAN_SendMessage(CAN_VOLTAGE_2_ID, can_data, 6, CAN_PRIORITY_NORMAL);
    
    return status;
}
 8008dcc:	b002      	add	sp, #8
 8008dce:	bd10      	pop	{r4, pc}
    can_data[0] = (uint8_t)(data->cell_voltage_mv[3] & 0xFF);
 8008dd0:	88e3      	ldrh	r3, [r4, #6]
 8008dd2:	f88d 3000 	strb.w	r3, [sp]
    can_data[1] = (uint8_t)((data->cell_voltage_mv[3] >> 8) & 0xFF);
 8008dd6:	0a1b      	lsrs	r3, r3, #8
 8008dd8:	f88d 3001 	strb.w	r3, [sp, #1]
    can_data[2] = (uint8_t)(data->cell_voltage_mv[4] & 0xFF);
 8008ddc:	8923      	ldrh	r3, [r4, #8]
 8008dde:	f88d 3002 	strb.w	r3, [sp, #2]
    can_data[3] = (uint8_t)((data->cell_voltage_mv[4] >> 8) & 0xFF);
 8008de2:	0a1b      	lsrs	r3, r3, #8
 8008de4:	f88d 3003 	strb.w	r3, [sp, #3]
    can_data[4] = (uint8_t)(data->cell_voltage_mv[5] & 0xFF);
 8008de8:	8963      	ldrh	r3, [r4, #10]
 8008dea:	f88d 3004 	strb.w	r3, [sp, #4]
    can_data[5] = (uint8_t)((data->cell_voltage_mv[5] >> 8) & 0xFF);
 8008dee:	0a1b      	lsrs	r3, r3, #8
 8008df0:	f88d 3005 	strb.w	r3, [sp, #5]
    can_data[6] = 0x00;  // Padding
 8008df4:	2300      	movs	r3, #0
 8008df6:	f88d 3006 	strb.w	r3, [sp, #6]
    can_data[7] = 0x00;  // Padding
 8008dfa:	f88d 3007 	strb.w	r3, [sp, #7]
    status = CAN_SendMessage(CAN_VOLTAGE_1_ID, can_data, 6, CAN_PRIORITY_NORMAL);
 8008dfe:	2302      	movs	r3, #2
 8008e00:	2206      	movs	r2, #6
 8008e02:	4669      	mov	r1, sp
 8008e04:	4814      	ldr	r0, [pc, #80]	@ (8008e58 <CellVoltage_SendCANMessage+0xd4>)
 8008e06:	6800      	ldr	r0, [r0, #0]
 8008e08:	f7ff fa3a 	bl	8008280 <CAN_SendMessage>
    if (status != HAL_OK) {
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	d1dd      	bne.n	8008dcc <CellVoltage_SendCANMessage+0x48>
    can_data[0] = (uint8_t)(data->cell_voltage_mv[6] & 0xFF);
 8008e10:	89a3      	ldrh	r3, [r4, #12]
 8008e12:	f88d 3000 	strb.w	r3, [sp]
    can_data[1] = (uint8_t)((data->cell_voltage_mv[6] >> 8) & 0xFF);
 8008e16:	0a1b      	lsrs	r3, r3, #8
 8008e18:	f88d 3001 	strb.w	r3, [sp, #1]
    can_data[2] = (uint8_t)(data->cell_voltage_mv[7] & 0xFF);
 8008e1c:	89e3      	ldrh	r3, [r4, #14]
 8008e1e:	f88d 3002 	strb.w	r3, [sp, #2]
    can_data[3] = (uint8_t)((data->cell_voltage_mv[7] >> 8) & 0xFF);
 8008e22:	0a1b      	lsrs	r3, r3, #8
 8008e24:	f88d 3003 	strb.w	r3, [sp, #3]
    can_data[4] = (uint8_t)(data->cell_voltage_mv[8] & 0xFF);
 8008e28:	8a23      	ldrh	r3, [r4, #16]
 8008e2a:	f88d 3004 	strb.w	r3, [sp, #4]
    can_data[5] = (uint8_t)((data->cell_voltage_mv[8] >> 8) & 0xFF);
 8008e2e:	0a1b      	lsrs	r3, r3, #8
 8008e30:	f88d 3005 	strb.w	r3, [sp, #5]
    can_data[6] = 0x00;  // Padding
 8008e34:	2300      	movs	r3, #0
 8008e36:	f88d 3006 	strb.w	r3, [sp, #6]
    can_data[7] = 0x00;  // Padding
 8008e3a:	f88d 3007 	strb.w	r3, [sp, #7]
    status = CAN_SendMessage(CAN_VOLTAGE_2_ID, can_data, 6, CAN_PRIORITY_NORMAL);
 8008e3e:	2302      	movs	r3, #2
 8008e40:	2206      	movs	r2, #6
 8008e42:	4669      	mov	r1, sp
 8008e44:	4805      	ldr	r0, [pc, #20]	@ (8008e5c <CellVoltage_SendCANMessage+0xd8>)
 8008e46:	6800      	ldr	r0, [r0, #0]
 8008e48:	f7ff fa1a 	bl	8008280 <CAN_SendMessage>
    return status;
 8008e4c:	e7be      	b.n	8008dcc <CellVoltage_SendCANMessage+0x48>
        return HAL_ERROR;
 8008e4e:	2001      	movs	r0, #1
}
 8008e50:	4770      	bx	lr
 8008e52:	bf00      	nop
 8008e54:	20000d30 	.word	0x20000d30
 8008e58:	20000d2c 	.word	0x20000d2c
 8008e5c:	20000d28 	.word	0x20000d28

08008e60 <CellVoltage_CheckLimits>:
  * @note   Sets ERROR_OVER_VOLTAGE or ERROR_UNDER_VOLTAGE if out of range
  *         Sets WARNING_HIGH_VOLTAGE or WARNING_LOW_VOLTAGE if approaching limits
  */
void CellVoltage_CheckLimits(CellVoltage_Data_t *data)
{
    if (data == NULL || !data->valid) {
 8008e60:	2800      	cmp	r0, #0
 8008e62:	d050      	beq.n	8008f06 <CellVoltage_CheckLimits+0xa6>
{
 8008e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e66:	4601      	mov	r1, r0
    if (data == NULL || !data->valid) {
 8008e68:	7e03      	ldrb	r3, [r0, #24]
 8008e6a:	b3bb      	cbz	r3, 8008edc <CellVoltage_CheckLimits+0x7c>
    bool under_voltage_detected = false;
    bool high_voltage_warning = false;
    bool low_voltage_warning = false;
    
    // Check all cells in the data structure
    for (uint8_t i = 0; i < BMS1_NUM_CELLS; i++) {
 8008e6c:	2300      	movs	r3, #0
    bool low_voltage_warning = false;
 8008e6e:	461e      	mov	r6, r3
    bool high_voltage_warning = false;
 8008e70:	461d      	mov	r5, r3
    bool under_voltage_detected = false;
 8008e72:	461c      	mov	r4, r3
    bool over_voltage_detected = false;
 8008e74:	461f      	mov	r7, r3
 8008e76:	e002      	b.n	8008e7e <CellVoltage_CheckLimits+0x1e>
            continue;
        }
        
        // Check for over-voltage error (above max limit)
        if (voltage_mv > CELL_VOLTAGE_MAX_MV) {
            over_voltage_detected = true;
 8008e78:	2701      	movs	r7, #1
    for (uint8_t i = 0; i < BMS1_NUM_CELLS; i++) {
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	b2db      	uxtb	r3, r3
 8008e7e:	2b08      	cmp	r3, #8
 8008e80:	d818      	bhi.n	8008eb4 <CellVoltage_CheckLimits+0x54>
        uint16_t voltage_mv = data->cell_voltage_mv[i];
 8008e82:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
        if (voltage_mv == 0) {
 8008e86:	2a00      	cmp	r2, #0
 8008e88:	d0f7      	beq.n	8008e7a <CellVoltage_CheckLimits+0x1a>
        if (voltage_mv > CELL_VOLTAGE_MAX_MV) {
 8008e8a:	f241 0068 	movw	r0, #4200	@ 0x1068
 8008e8e:	4282      	cmp	r2, r0
 8008e90:	d8f2      	bhi.n	8008e78 <CellVoltage_CheckLimits+0x18>
        }
        // Check for under-voltage error (below min limit)
        else if (voltage_mv < CELL_VOLTAGE_MIN_MV) {
 8008e92:	f640 10c3 	movw	r0, #2499	@ 0x9c3
 8008e96:	4282      	cmp	r2, r0
 8008e98:	d908      	bls.n	8008eac <CellVoltage_CheckLimits+0x4c>
            under_voltage_detected = true;
        }
        // Check for high voltage warning (approaching max)
        else if (voltage_mv > CELL_VOLTAGE_WARNING_HIGH_MV) {
 8008e9a:	f241 0004 	movw	r0, #4100	@ 0x1004
 8008e9e:	4282      	cmp	r2, r0
 8008ea0:	d806      	bhi.n	8008eb0 <CellVoltage_CheckLimits+0x50>
            high_voltage_warning = true;
        }
        // Check for low voltage warning (approaching min)
        else if (voltage_mv < CELL_VOLTAGE_WARNING_LOW_MV) {
 8008ea2:	f5b2 6f2f 	cmp.w	r2, #2800	@ 0xaf0
 8008ea6:	d2e8      	bcs.n	8008e7a <CellVoltage_CheckLimits+0x1a>
            low_voltage_warning = true;
 8008ea8:	2601      	movs	r6, #1
 8008eaa:	e7e6      	b.n	8008e7a <CellVoltage_CheckLimits+0x1a>
            under_voltage_detected = true;
 8008eac:	2401      	movs	r4, #1
 8008eae:	e7e4      	b.n	8008e7a <CellVoltage_CheckLimits+0x1a>
            high_voltage_warning = true;
 8008eb0:	2501      	movs	r5, #1
 8008eb2:	e7e2      	b.n	8008e7a <CellVoltage_CheckLimits+0x1a>
        }
    }
    
    // Set or clear error flags
    if (over_voltage_detected) {
 8008eb4:	b19f      	cbz	r7, 8008ede <CellVoltage_CheckLimits+0x7e>
        ErrorMgr_SetError(ERROR_OVER_VOLTAGE);
 8008eb6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8008eba:	f000 fdb5 	bl	8009a28 <ErrorMgr_SetError>
    } else {
        ErrorMgr_ClearError(ERROR_OVER_VOLTAGE);
    }
    
    if (under_voltage_detected) {
 8008ebe:	b19c      	cbz	r4, 8008ee8 <CellVoltage_CheckLimits+0x88>
        ErrorMgr_SetError(ERROR_UNDER_VOLTAGE);
 8008ec0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8008ec4:	f000 fdb0 	bl	8009a28 <ErrorMgr_SetError>
    } else {
        ErrorMgr_ClearError(ERROR_UNDER_VOLTAGE);
    }
    
    // Set or clear warning flags
    if (high_voltage_warning) {
 8008ec8:	b19d      	cbz	r5, 8008ef2 <CellVoltage_CheckLimits+0x92>
        ErrorMgr_SetWarning(WARNING_HIGH_VOLTAGE);
 8008eca:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8008ece:	f000 fe0f 	bl	8009af0 <ErrorMgr_SetWarning>
    } else {
        ErrorMgr_ClearWarning(WARNING_HIGH_VOLTAGE);
    }
    
    if (low_voltage_warning) {
 8008ed2:	b19e      	cbz	r6, 8008efc <CellVoltage_CheckLimits+0x9c>
        ErrorMgr_SetWarning(WARNING_LOW_VOLTAGE);
 8008ed4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8008ed8:	f000 fe0a 	bl	8009af0 <ErrorMgr_SetWarning>
    } else {
        ErrorMgr_ClearWarning(WARNING_LOW_VOLTAGE);
    }
}
 8008edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ErrorMgr_ClearError(ERROR_OVER_VOLTAGE);
 8008ede:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8008ee2:	f000 fdc7 	bl	8009a74 <ErrorMgr_ClearError>
 8008ee6:	e7ea      	b.n	8008ebe <CellVoltage_CheckLimits+0x5e>
        ErrorMgr_ClearError(ERROR_UNDER_VOLTAGE);
 8008ee8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8008eec:	f000 fdc2 	bl	8009a74 <ErrorMgr_ClearError>
 8008ef0:	e7ea      	b.n	8008ec8 <CellVoltage_CheckLimits+0x68>
        ErrorMgr_ClearWarning(WARNING_HIGH_VOLTAGE);
 8008ef2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8008ef6:	f000 fe13 	bl	8009b20 <ErrorMgr_ClearWarning>
 8008efa:	e7ea      	b.n	8008ed2 <CellVoltage_CheckLimits+0x72>
        ErrorMgr_ClearWarning(WARNING_LOW_VOLTAGE);
 8008efc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8008f00:	f000 fe0e 	bl	8009b20 <ErrorMgr_ClearWarning>
 8008f04:	e7ea      	b.n	8008edc <CellVoltage_CheckLimits+0x7c>
 8008f06:	4770      	bx	lr

08008f08 <CellVoltage_MonitorTask>:
{
 8008f08:	b570      	push	{r4, r5, r6, lr}
 8008f0a:	b084      	sub	sp, #16
    const osMutexAttr_t mutex_attr = {
 8008f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8008fbc <CellVoltage_MonitorTask+0xb4>)
 8008f0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008f10:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    voltage_mutex = osMutexNew(&mutex_attr);
 8008f14:	4668      	mov	r0, sp
 8008f16:	f000 fa77 	bl	8009408 <osMutexNew>
 8008f1a:	4b29      	ldr	r3, [pc, #164]	@ (8008fc0 <CellVoltage_MonitorTask+0xb8>)
 8008f1c:	6018      	str	r0, [r3, #0]
    osDelay(500);
 8008f1e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008f22:	f000 fa63 	bl	80093ec <osDelay>
    last_read_tick = osKernelGetTickCount();
 8008f26:	f000 f9fd 	bl	8009324 <osKernelGetTickCount>
 8008f2a:	4606      	mov	r6, r0
    last_can_tick = osKernelGetTickCount();
 8008f2c:	f000 f9fa 	bl	8009324 <osKernelGetTickCount>
 8008f30:	4605      	mov	r5, r0
 8008f32:	e037      	b.n	8008fa4 <CellVoltage_MonitorTask+0x9c>
            status = CellVoltage_ReadBMS1(&voltage_data_bms1);
 8008f34:	4823      	ldr	r0, [pc, #140]	@ (8008fc4 <CellVoltage_MonitorTask+0xbc>)
 8008f36:	f7ff fed3 	bl	8008ce0 <CellVoltage_ReadBMS1>
            if (status != HAL_OK) {
 8008f3a:	b940      	cbnz	r0, 8008f4e <CellVoltage_MonitorTask+0x46>
                ErrorMgr_ClearError(ERROR_I2C_BMS1);
 8008f3c:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8008f40:	f000 fd98 	bl	8009a74 <ErrorMgr_ClearError>
                CellVoltage_CheckLimits(&voltage_data_bms1);
 8008f44:	481f      	ldr	r0, [pc, #124]	@ (8008fc4 <CellVoltage_MonitorTask+0xbc>)
 8008f46:	f7ff ff8b 	bl	8008e60 <CellVoltage_CheckLimits>
            last_read_tick = current_tick;
 8008f4a:	4626      	mov	r6, r4
 8008f4c:	e031      	b.n	8008fb2 <CellVoltage_MonitorTask+0xaa>
                ErrorMgr_SetError(ERROR_I2C_BMS1);
 8008f4e:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8008f52:	f000 fd69 	bl	8009a28 <ErrorMgr_SetError>
                if (voltage_mutex != NULL) {
 8008f56:	4b1a      	ldr	r3, [pc, #104]	@ (8008fc0 <CellVoltage_MonitorTask+0xb8>)
 8008f58:	6818      	ldr	r0, [r3, #0]
 8008f5a:	b118      	cbz	r0, 8008f64 <CellVoltage_MonitorTask+0x5c>
                    osMutexAcquire(voltage_mutex, osWaitForever);
 8008f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8008f60:	f000 fa9d 	bl	800949e <osMutexAcquire>
{
 8008f64:	2300      	movs	r3, #0
 8008f66:	e005      	b.n	8008f74 <CellVoltage_MonitorTask+0x6c>
                    voltage_data_bms1.cell_voltage_mv[i] = 0;
 8008f68:	4a16      	ldr	r2, [pc, #88]	@ (8008fc4 <CellVoltage_MonitorTask+0xbc>)
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                for (uint8_t i = 0; i < BMS1_NUM_CELLS; i++) {
 8008f70:	3301      	adds	r3, #1
 8008f72:	b2db      	uxtb	r3, r3
 8008f74:	2b08      	cmp	r3, #8
 8008f76:	d9f7      	bls.n	8008f68 <CellVoltage_MonitorTask+0x60>
                voltage_data_bms1.valid = 0;
 8008f78:	4e12      	ldr	r6, [pc, #72]	@ (8008fc4 <CellVoltage_MonitorTask+0xbc>)
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	7633      	strb	r3, [r6, #24]
                voltage_data_bms1.last_update_tick = osKernelGetTickCount();
 8008f7e:	f000 f9d1 	bl	8009324 <osKernelGetTickCount>
 8008f82:	6170      	str	r0, [r6, #20]
                if (voltage_mutex != NULL) {
 8008f84:	4b0e      	ldr	r3, [pc, #56]	@ (8008fc0 <CellVoltage_MonitorTask+0xb8>)
 8008f86:	6818      	ldr	r0, [r3, #0]
 8008f88:	b118      	cbz	r0, 8008f92 <CellVoltage_MonitorTask+0x8a>
                    osMutexRelease(voltage_mutex);
 8008f8a:	f000 fab7 	bl	80094fc <osMutexRelease>
            last_read_tick = current_tick;
 8008f8e:	4626      	mov	r6, r4
 8008f90:	e00f      	b.n	8008fb2 <CellVoltage_MonitorTask+0xaa>
 8008f92:	4626      	mov	r6, r4
 8008f94:	e00d      	b.n	8008fb2 <CellVoltage_MonitorTask+0xaa>
            CellVoltage_SendCANMessage(&voltage_data_bms1);
 8008f96:	480b      	ldr	r0, [pc, #44]	@ (8008fc4 <CellVoltage_MonitorTask+0xbc>)
 8008f98:	f7ff fef4 	bl	8008d84 <CellVoltage_SendCANMessage>
            last_can_tick = current_tick;
 8008f9c:	4625      	mov	r5, r4
        osDelay(10);
 8008f9e:	200a      	movs	r0, #10
 8008fa0:	f000 fa24 	bl	80093ec <osDelay>
        current_tick = osKernelGetTickCount();
 8008fa4:	f000 f9be 	bl	8009324 <osKernelGetTickCount>
 8008fa8:	4604      	mov	r4, r0
        if ((current_tick - last_read_tick) >= VOLTAGE_READ_INTERVAL_MS) {
 8008faa:	1b83      	subs	r3, r0, r6
 8008fac:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8008fb0:	d2c0      	bcs.n	8008f34 <CellVoltage_MonitorTask+0x2c>
        if ((current_tick - last_can_tick) >= VOLTAGE_CAN_INTERVAL_MS) {
 8008fb2:	1b63      	subs	r3, r4, r5
 8008fb4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8008fb8:	d2ed      	bcs.n	8008f96 <CellVoltage_MonitorTask+0x8e>
 8008fba:	e7f0      	b.n	8008f9e <CellVoltage_MonitorTask+0x96>
 8008fbc:	0800fba8 	.word	0x0800fba8
 8008fc0:	20000610 	.word	0x20000610
 8008fc4:	20000630 	.word	0x20000630

08008fc8 <CellVoltage_ReadBMS2>:
  */
HAL_StatusTypeDef CellVoltage_ReadBMS2(CellVoltage_Data_BMS2_t *data)
{
    HAL_StatusTypeDef status = HAL_OK;
    
    if (data == NULL) {
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	d042      	beq.n	8009052 <CellVoltage_ReadBMS2+0x8a>
{
 8008fcc:	b570      	push	{r4, r5, r6, lr}
 8008fce:	b082      	sub	sp, #8
 8008fd0:	4606      	mov	r6, r0
        return HAL_ERROR;
    }
    
    // Acquire I2C3 mutex
    if (I2C3Handle != NULL) {
 8008fd2:	4b23      	ldr	r3, [pc, #140]	@ (8009060 <CellVoltage_ReadBMS2+0x98>)
 8008fd4:	6818      	ldr	r0, [r3, #0]
 8008fd6:	b120      	cbz	r0, 8008fe2 <CellVoltage_ReadBMS2+0x1a>
        if (osMutexAcquire(I2C3Handle, I2C_TIMEOUT_MS) != osOK) {
 8008fd8:	2164      	movs	r1, #100	@ 0x64
 8008fda:	f000 fa60 	bl	800949e <osMutexAcquire>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d139      	bne.n	8009056 <CellVoltage_ReadBMS2+0x8e>
{
 8008fe2:	2500      	movs	r5, #0
            return HAL_ERROR;
        }
    }
    
    // Read cells 10-18 (map to BQ76952 cells 1-9 on second chip)
    for (uint8_t i = 0; i < BMS2_NUM_CELLS; i++) {
 8008fe4:	2d08      	cmp	r5, #8
 8008fe6:	d81b      	bhi.n	8009020 <CellVoltage_ReadBMS2+0x58>
        uint16_t voltage_mv = 0;
 8008fe8:	2300      	movs	r3, #0
 8008fea:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        // Read from BQ76952 cells 1-9 (physical cells 10-18)
        status = CellVoltage_ReadCell(&hi2c3, BQ76952_I2C_ADDR_BMS2, i + 1, &voltage_mv);
 8008fee:	1c6c      	adds	r4, r5, #1
 8008ff0:	b2e4      	uxtb	r4, r4
 8008ff2:	f10d 0306 	add.w	r3, sp, #6
 8008ff6:	4622      	mov	r2, r4
 8008ff8:	2109      	movs	r1, #9
 8008ffa:	481a      	ldr	r0, [pc, #104]	@ (8009064 <CellVoltage_ReadBMS2+0x9c>)
 8008ffc:	f7ff fe22 	bl	8008c44 <CellVoltage_ReadCell>
        
        if (status == HAL_OK) {
 8009000:	b928      	cbnz	r0, 800900e <CellVoltage_ReadBMS2+0x46>
            data->cell_voltage_mv[i] = voltage_mv;
 8009002:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009006:	f826 3015 	strh.w	r3, [r6, r5, lsl #1]
    for (uint8_t i = 0; i < BMS2_NUM_CELLS; i++) {
 800900a:	4625      	mov	r5, r4
 800900c:	e7ea      	b.n	8008fe4 <CellVoltage_ReadBMS2+0x1c>
        } else {
            // Communication error - mark data as invalid
            data->valid = 0;
 800900e:	2300      	movs	r3, #0
 8009010:	7633      	strb	r3, [r6, #24]
            
            // Release I2C3 mutex
            if (I2C3Handle != NULL) {
 8009012:	4b13      	ldr	r3, [pc, #76]	@ (8009060 <CellVoltage_ReadBMS2+0x98>)
 8009014:	6818      	ldr	r0, [r3, #0]
 8009016:	b108      	cbz	r0, 800901c <CellVoltage_ReadBMS2+0x54>
                osMutexRelease(I2C3Handle);
 8009018:	f000 fa70 	bl	80094fc <osMutexRelease>
            }
            
            return HAL_ERROR;
 800901c:	2001      	movs	r0, #1
 800901e:	e016      	b.n	800904e <CellVoltage_ReadBMS2+0x86>
        }
    }
    
    // Release I2C3 mutex
    if (I2C3Handle != NULL) {
 8009020:	4b0f      	ldr	r3, [pc, #60]	@ (8009060 <CellVoltage_ReadBMS2+0x98>)
 8009022:	6818      	ldr	r0, [r3, #0]
 8009024:	b108      	cbz	r0, 800902a <CellVoltage_ReadBMS2+0x62>
        osMutexRelease(I2C3Handle);
 8009026:	f000 fa69 	bl	80094fc <osMutexRelease>
    }
    
    // Update timestamp and mark data as valid
    if (voltage_mutex_bms2 != NULL) {
 800902a:	4b0f      	ldr	r3, [pc, #60]	@ (8009068 <CellVoltage_ReadBMS2+0xa0>)
 800902c:	6818      	ldr	r0, [r3, #0]
 800902e:	b118      	cbz	r0, 8009038 <CellVoltage_ReadBMS2+0x70>
        osMutexAcquire(voltage_mutex_bms2, osWaitForever);
 8009030:	f04f 31ff 	mov.w	r1, #4294967295
 8009034:	f000 fa33 	bl	800949e <osMutexAcquire>
    }
    
    data->last_update_tick = osKernelGetTickCount();
 8009038:	f000 f974 	bl	8009324 <osKernelGetTickCount>
 800903c:	6170      	str	r0, [r6, #20]
    data->valid = 1;
 800903e:	2301      	movs	r3, #1
 8009040:	7633      	strb	r3, [r6, #24]
    
    if (voltage_mutex_bms2 != NULL) {
 8009042:	4b09      	ldr	r3, [pc, #36]	@ (8009068 <CellVoltage_ReadBMS2+0xa0>)
 8009044:	6818      	ldr	r0, [r3, #0]
 8009046:	b140      	cbz	r0, 800905a <CellVoltage_ReadBMS2+0x92>
        osMutexRelease(voltage_mutex_bms2);
 8009048:	f000 fa58 	bl	80094fc <osMutexRelease>
    }
    
    return HAL_OK;
 800904c:	2000      	movs	r0, #0
}
 800904e:	b002      	add	sp, #8
 8009050:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8009052:	2001      	movs	r0, #1
}
 8009054:	4770      	bx	lr
            return HAL_ERROR;
 8009056:	2001      	movs	r0, #1
 8009058:	e7f9      	b.n	800904e <CellVoltage_ReadBMS2+0x86>
    return HAL_OK;
 800905a:	2000      	movs	r0, #0
 800905c:	e7f7      	b.n	800904e <CellVoltage_ReadBMS2+0x86>
 800905e:	bf00      	nop
 8009060:	20003c64 	.word	0x20003c64
 8009064:	20003c80 	.word	0x20003c80
 8009068:	2000060c 	.word	0x2000060c

0800906c <CellVoltage_SendCANMessage_BMS2>:
HAL_StatusTypeDef CellVoltage_SendCANMessage_BMS2(CellVoltage_Data_BMS2_t *data)
{
    HAL_StatusTypeDef status = HAL_OK;
    uint8_t can_data[8];
    
    if (data == NULL) {
 800906c:	2800      	cmp	r0, #0
 800906e:	d062      	beq.n	8009136 <CellVoltage_SendCANMessage_BMS2+0xca>
{
 8009070:	b510      	push	{r4, lr}
 8009072:	b082      	sub	sp, #8
 8009074:	4604      	mov	r4, r0
        return HAL_ERROR;
    }
    
    // Message 3: Cells 10-12 (6 bytes)
    can_data[0] = (uint8_t)(data->cell_voltage_mv[0] & 0xFF);
 8009076:	8803      	ldrh	r3, [r0, #0]
 8009078:	f88d 3000 	strb.w	r3, [sp]
    can_data[1] = (uint8_t)((data->cell_voltage_mv[0] >> 8) & 0xFF);
 800907c:	0a1b      	lsrs	r3, r3, #8
 800907e:	f88d 3001 	strb.w	r3, [sp, #1]
    can_data[2] = (uint8_t)(data->cell_voltage_mv[1] & 0xFF);
 8009082:	8843      	ldrh	r3, [r0, #2]
 8009084:	f88d 3002 	strb.w	r3, [sp, #2]
    can_data[3] = (uint8_t)((data->cell_voltage_mv[1] >> 8) & 0xFF);
 8009088:	0a1b      	lsrs	r3, r3, #8
 800908a:	f88d 3003 	strb.w	r3, [sp, #3]
    can_data[4] = (uint8_t)(data->cell_voltage_mv[2] & 0xFF);
 800908e:	8883      	ldrh	r3, [r0, #4]
 8009090:	f88d 3004 	strb.w	r3, [sp, #4]
    can_data[5] = (uint8_t)((data->cell_voltage_mv[2] >> 8) & 0xFF);
 8009094:	0a1b      	lsrs	r3, r3, #8
 8009096:	f88d 3005 	strb.w	r3, [sp, #5]
    can_data[6] = 0x00;  // Padding
 800909a:	2300      	movs	r3, #0
 800909c:	f88d 3006 	strb.w	r3, [sp, #6]
    can_data[7] = 0x00;  // Padding
 80090a0:	f88d 3007 	strb.w	r3, [sp, #7]
    
    status = CAN_SendMessage(CAN_VOLTAGE_3_ID, can_data, 6, CAN_PRIORITY_NORMAL);
 80090a4:	2302      	movs	r3, #2
 80090a6:	2206      	movs	r2, #6
 80090a8:	4669      	mov	r1, sp
 80090aa:	4824      	ldr	r0, [pc, #144]	@ (800913c <CellVoltage_SendCANMessage_BMS2+0xd0>)
 80090ac:	6800      	ldr	r0, [r0, #0]
 80090ae:	f7ff f8e7 	bl	8008280 <CAN_SendMessage>
    if (status != HAL_OK) {
 80090b2:	b108      	cbz	r0, 80090b8 <CellVoltage_SendCANMessage_BMS2+0x4c>
    can_data[7] = 0x00;  // Padding
    
    status = CAN_SendMessage(CAN_VOLTAGE_5_ID, can_data, 6, CAN_PRIORITY_NORMAL);
    
    return status;
}
 80090b4:	b002      	add	sp, #8
 80090b6:	bd10      	pop	{r4, pc}
    can_data[0] = (uint8_t)(data->cell_voltage_mv[3] & 0xFF);
 80090b8:	88e3      	ldrh	r3, [r4, #6]
 80090ba:	f88d 3000 	strb.w	r3, [sp]
    can_data[1] = (uint8_t)((data->cell_voltage_mv[3] >> 8) & 0xFF);
 80090be:	0a1b      	lsrs	r3, r3, #8
 80090c0:	f88d 3001 	strb.w	r3, [sp, #1]
    can_data[2] = (uint8_t)(data->cell_voltage_mv[4] & 0xFF);
 80090c4:	8923      	ldrh	r3, [r4, #8]
 80090c6:	f88d 3002 	strb.w	r3, [sp, #2]
    can_data[3] = (uint8_t)((data->cell_voltage_mv[4] >> 8) & 0xFF);
 80090ca:	0a1b      	lsrs	r3, r3, #8
 80090cc:	f88d 3003 	strb.w	r3, [sp, #3]
    can_data[4] = (uint8_t)(data->cell_voltage_mv[5] & 0xFF);
 80090d0:	8963      	ldrh	r3, [r4, #10]
 80090d2:	f88d 3004 	strb.w	r3, [sp, #4]
    can_data[5] = (uint8_t)((data->cell_voltage_mv[5] >> 8) & 0xFF);
 80090d6:	0a1b      	lsrs	r3, r3, #8
 80090d8:	f88d 3005 	strb.w	r3, [sp, #5]
    can_data[6] = 0x00;  // Padding
 80090dc:	2300      	movs	r3, #0
 80090de:	f88d 3006 	strb.w	r3, [sp, #6]
    can_data[7] = 0x00;  // Padding
 80090e2:	f88d 3007 	strb.w	r3, [sp, #7]
    status = CAN_SendMessage(CAN_VOLTAGE_4_ID, can_data, 6, CAN_PRIORITY_NORMAL);
 80090e6:	2302      	movs	r3, #2
 80090e8:	2206      	movs	r2, #6
 80090ea:	4669      	mov	r1, sp
 80090ec:	4814      	ldr	r0, [pc, #80]	@ (8009140 <CellVoltage_SendCANMessage_BMS2+0xd4>)
 80090ee:	6800      	ldr	r0, [r0, #0]
 80090f0:	f7ff f8c6 	bl	8008280 <CAN_SendMessage>
    if (status != HAL_OK) {
 80090f4:	2800      	cmp	r0, #0
 80090f6:	d1dd      	bne.n	80090b4 <CellVoltage_SendCANMessage_BMS2+0x48>
    can_data[0] = (uint8_t)(data->cell_voltage_mv[6] & 0xFF);
 80090f8:	89a3      	ldrh	r3, [r4, #12]
 80090fa:	f88d 3000 	strb.w	r3, [sp]
    can_data[1] = (uint8_t)((data->cell_voltage_mv[6] >> 8) & 0xFF);
 80090fe:	0a1b      	lsrs	r3, r3, #8
 8009100:	f88d 3001 	strb.w	r3, [sp, #1]
    can_data[2] = (uint8_t)(data->cell_voltage_mv[7] & 0xFF);
 8009104:	89e3      	ldrh	r3, [r4, #14]
 8009106:	f88d 3002 	strb.w	r3, [sp, #2]
    can_data[3] = (uint8_t)((data->cell_voltage_mv[7] >> 8) & 0xFF);
 800910a:	0a1b      	lsrs	r3, r3, #8
 800910c:	f88d 3003 	strb.w	r3, [sp, #3]
    can_data[4] = (uint8_t)(data->cell_voltage_mv[8] & 0xFF);
 8009110:	8a23      	ldrh	r3, [r4, #16]
 8009112:	f88d 3004 	strb.w	r3, [sp, #4]
    can_data[5] = (uint8_t)((data->cell_voltage_mv[8] >> 8) & 0xFF);
 8009116:	0a1b      	lsrs	r3, r3, #8
 8009118:	f88d 3005 	strb.w	r3, [sp, #5]
    can_data[6] = 0x00;  // Padding
 800911c:	2300      	movs	r3, #0
 800911e:	f88d 3006 	strb.w	r3, [sp, #6]
    can_data[7] = 0x00;  // Padding
 8009122:	f88d 3007 	strb.w	r3, [sp, #7]
    status = CAN_SendMessage(CAN_VOLTAGE_5_ID, can_data, 6, CAN_PRIORITY_NORMAL);
 8009126:	2302      	movs	r3, #2
 8009128:	2206      	movs	r2, #6
 800912a:	4669      	mov	r1, sp
 800912c:	4805      	ldr	r0, [pc, #20]	@ (8009144 <CellVoltage_SendCANMessage_BMS2+0xd8>)
 800912e:	6800      	ldr	r0, [r0, #0]
 8009130:	f7ff f8a6 	bl	8008280 <CAN_SendMessage>
    return status;
 8009134:	e7be      	b.n	80090b4 <CellVoltage_SendCANMessage_BMS2+0x48>
        return HAL_ERROR;
 8009136:	2001      	movs	r0, #1
}
 8009138:	4770      	bx	lr
 800913a:	bf00      	nop
 800913c:	20000d24 	.word	0x20000d24
 8009140:	20000d20 	.word	0x20000d20
 8009144:	20000d1c 	.word	0x20000d1c

08009148 <CellVoltage_CheckLimits_BMS2>:
  * @note   Sets ERROR_OVER_VOLTAGE or ERROR_UNDER_VOLTAGE if out of range
  *         Sets WARNING_HIGH_VOLTAGE or WARNING_LOW_VOLTAGE if approaching limits
  */
void CellVoltage_CheckLimits_BMS2(CellVoltage_Data_BMS2_t *data)
{
    if (data == NULL || !data->valid) {
 8009148:	2800      	cmp	r0, #0
 800914a:	d050      	beq.n	80091ee <CellVoltage_CheckLimits_BMS2+0xa6>
{
 800914c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800914e:	4601      	mov	r1, r0
    if (data == NULL || !data->valid) {
 8009150:	7e03      	ldrb	r3, [r0, #24]
 8009152:	b3bb      	cbz	r3, 80091c4 <CellVoltage_CheckLimits_BMS2+0x7c>
    bool under_voltage_detected = false;
    bool high_voltage_warning = false;
    bool low_voltage_warning = false;
    
    // Check all cells in the data structure
    for (uint8_t i = 0; i < BMS2_NUM_CELLS; i++) {
 8009154:	2300      	movs	r3, #0
    bool low_voltage_warning = false;
 8009156:	461e      	mov	r6, r3
    bool high_voltage_warning = false;
 8009158:	461d      	mov	r5, r3
    bool under_voltage_detected = false;
 800915a:	461c      	mov	r4, r3
    bool over_voltage_detected = false;
 800915c:	461f      	mov	r7, r3
 800915e:	e002      	b.n	8009166 <CellVoltage_CheckLimits_BMS2+0x1e>
            continue;
        }
        
        // Check for over-voltage error (above max limit)
        if (voltage_mv > CELL_VOLTAGE_MAX_MV) {
            over_voltage_detected = true;
 8009160:	2701      	movs	r7, #1
    for (uint8_t i = 0; i < BMS2_NUM_CELLS; i++) {
 8009162:	3301      	adds	r3, #1
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b08      	cmp	r3, #8
 8009168:	d818      	bhi.n	800919c <CellVoltage_CheckLimits_BMS2+0x54>
        uint16_t voltage_mv = data->cell_voltage_mv[i];
 800916a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
        if (voltage_mv == 0) {
 800916e:	2a00      	cmp	r2, #0
 8009170:	d0f7      	beq.n	8009162 <CellVoltage_CheckLimits_BMS2+0x1a>
        if (voltage_mv > CELL_VOLTAGE_MAX_MV) {
 8009172:	f241 0068 	movw	r0, #4200	@ 0x1068
 8009176:	4282      	cmp	r2, r0
 8009178:	d8f2      	bhi.n	8009160 <CellVoltage_CheckLimits_BMS2+0x18>
        }
        // Check for under-voltage error (below min limit)
        else if (voltage_mv < CELL_VOLTAGE_MIN_MV) {
 800917a:	f640 10c3 	movw	r0, #2499	@ 0x9c3
 800917e:	4282      	cmp	r2, r0
 8009180:	d908      	bls.n	8009194 <CellVoltage_CheckLimits_BMS2+0x4c>
            under_voltage_detected = true;
        }
        // Check for high voltage warning (approaching max)
        else if (voltage_mv > CELL_VOLTAGE_WARNING_HIGH_MV) {
 8009182:	f241 0004 	movw	r0, #4100	@ 0x1004
 8009186:	4282      	cmp	r2, r0
 8009188:	d806      	bhi.n	8009198 <CellVoltage_CheckLimits_BMS2+0x50>
            high_voltage_warning = true;
        }
        // Check for low voltage warning (approaching min)
        else if (voltage_mv < CELL_VOLTAGE_WARNING_LOW_MV) {
 800918a:	f5b2 6f2f 	cmp.w	r2, #2800	@ 0xaf0
 800918e:	d2e8      	bcs.n	8009162 <CellVoltage_CheckLimits_BMS2+0x1a>
            low_voltage_warning = true;
 8009190:	2601      	movs	r6, #1
 8009192:	e7e6      	b.n	8009162 <CellVoltage_CheckLimits_BMS2+0x1a>
            under_voltage_detected = true;
 8009194:	2401      	movs	r4, #1
 8009196:	e7e4      	b.n	8009162 <CellVoltage_CheckLimits_BMS2+0x1a>
            high_voltage_warning = true;
 8009198:	2501      	movs	r5, #1
 800919a:	e7e2      	b.n	8009162 <CellVoltage_CheckLimits_BMS2+0x1a>
        }
    }
    
    // Set or clear error flags
    if (over_voltage_detected) {
 800919c:	b19f      	cbz	r7, 80091c6 <CellVoltage_CheckLimits_BMS2+0x7e>
        ErrorMgr_SetError(ERROR_OVER_VOLTAGE);
 800919e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80091a2:	f000 fc41 	bl	8009a28 <ErrorMgr_SetError>
    } else {
        ErrorMgr_ClearError(ERROR_OVER_VOLTAGE);
    }
    
    if (under_voltage_detected) {
 80091a6:	b19c      	cbz	r4, 80091d0 <CellVoltage_CheckLimits_BMS2+0x88>
        ErrorMgr_SetError(ERROR_UNDER_VOLTAGE);
 80091a8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80091ac:	f000 fc3c 	bl	8009a28 <ErrorMgr_SetError>
    } else {
        ErrorMgr_ClearError(ERROR_UNDER_VOLTAGE);
    }
    
    // Set or clear warning flags
    if (high_voltage_warning) {
 80091b0:	b19d      	cbz	r5, 80091da <CellVoltage_CheckLimits_BMS2+0x92>
        ErrorMgr_SetWarning(WARNING_HIGH_VOLTAGE);
 80091b2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80091b6:	f000 fc9b 	bl	8009af0 <ErrorMgr_SetWarning>
    } else {
        ErrorMgr_ClearWarning(WARNING_HIGH_VOLTAGE);
    }
    
    if (low_voltage_warning) {
 80091ba:	b19e      	cbz	r6, 80091e4 <CellVoltage_CheckLimits_BMS2+0x9c>
        ErrorMgr_SetWarning(WARNING_LOW_VOLTAGE);
 80091bc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80091c0:	f000 fc96 	bl	8009af0 <ErrorMgr_SetWarning>
    } else {
        ErrorMgr_ClearWarning(WARNING_LOW_VOLTAGE);
    }
}
 80091c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ErrorMgr_ClearError(ERROR_OVER_VOLTAGE);
 80091c6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80091ca:	f000 fc53 	bl	8009a74 <ErrorMgr_ClearError>
 80091ce:	e7ea      	b.n	80091a6 <CellVoltage_CheckLimits_BMS2+0x5e>
        ErrorMgr_ClearError(ERROR_UNDER_VOLTAGE);
 80091d0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80091d4:	f000 fc4e 	bl	8009a74 <ErrorMgr_ClearError>
 80091d8:	e7ea      	b.n	80091b0 <CellVoltage_CheckLimits_BMS2+0x68>
        ErrorMgr_ClearWarning(WARNING_HIGH_VOLTAGE);
 80091da:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80091de:	f000 fc9f 	bl	8009b20 <ErrorMgr_ClearWarning>
 80091e2:	e7ea      	b.n	80091ba <CellVoltage_CheckLimits_BMS2+0x72>
        ErrorMgr_ClearWarning(WARNING_LOW_VOLTAGE);
 80091e4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80091e8:	f000 fc9a 	bl	8009b20 <ErrorMgr_ClearWarning>
 80091ec:	e7ea      	b.n	80091c4 <CellVoltage_CheckLimits_BMS2+0x7c>
 80091ee:	4770      	bx	lr

080091f0 <CellVoltage_MonitorTask_BMS2>:
{
 80091f0:	b570      	push	{r4, r5, r6, lr}
 80091f2:	b084      	sub	sp, #16
    const osMutexAttr_t mutex_attr = {
 80091f4:	4b2b      	ldr	r3, [pc, #172]	@ (80092a4 <CellVoltage_MonitorTask_BMS2+0xb4>)
 80091f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80091f8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    voltage_mutex_bms2 = osMutexNew(&mutex_attr);
 80091fc:	4668      	mov	r0, sp
 80091fe:	f000 f903 	bl	8009408 <osMutexNew>
 8009202:	4b29      	ldr	r3, [pc, #164]	@ (80092a8 <CellVoltage_MonitorTask_BMS2+0xb8>)
 8009204:	6018      	str	r0, [r3, #0]
    osDelay(500);
 8009206:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800920a:	f000 f8ef 	bl	80093ec <osDelay>
    last_read_tick = osKernelGetTickCount();
 800920e:	f000 f889 	bl	8009324 <osKernelGetTickCount>
 8009212:	4606      	mov	r6, r0
    last_can_tick = osKernelGetTickCount();
 8009214:	f000 f886 	bl	8009324 <osKernelGetTickCount>
 8009218:	4605      	mov	r5, r0
 800921a:	e037      	b.n	800928c <CellVoltage_MonitorTask_BMS2+0x9c>
            status = CellVoltage_ReadBMS2(&voltage_data_bms2);
 800921c:	4823      	ldr	r0, [pc, #140]	@ (80092ac <CellVoltage_MonitorTask_BMS2+0xbc>)
 800921e:	f7ff fed3 	bl	8008fc8 <CellVoltage_ReadBMS2>
            if (status != HAL_OK) {
 8009222:	b940      	cbnz	r0, 8009236 <CellVoltage_MonitorTask_BMS2+0x46>
                ErrorMgr_ClearError(ERROR_I2C_BMS2);
 8009224:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8009228:	f000 fc24 	bl	8009a74 <ErrorMgr_ClearError>
                CellVoltage_CheckLimits_BMS2(&voltage_data_bms2);
 800922c:	481f      	ldr	r0, [pc, #124]	@ (80092ac <CellVoltage_MonitorTask_BMS2+0xbc>)
 800922e:	f7ff ff8b 	bl	8009148 <CellVoltage_CheckLimits_BMS2>
            last_read_tick = current_tick;
 8009232:	4626      	mov	r6, r4
 8009234:	e031      	b.n	800929a <CellVoltage_MonitorTask_BMS2+0xaa>
                ErrorMgr_SetError(ERROR_I2C_BMS2);
 8009236:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800923a:	f000 fbf5 	bl	8009a28 <ErrorMgr_SetError>
                if (voltage_mutex_bms2 != NULL) {
 800923e:	4b1a      	ldr	r3, [pc, #104]	@ (80092a8 <CellVoltage_MonitorTask_BMS2+0xb8>)
 8009240:	6818      	ldr	r0, [r3, #0]
 8009242:	b118      	cbz	r0, 800924c <CellVoltage_MonitorTask_BMS2+0x5c>
                    osMutexAcquire(voltage_mutex_bms2, osWaitForever);
 8009244:	f04f 31ff 	mov.w	r1, #4294967295
 8009248:	f000 f929 	bl	800949e <osMutexAcquire>
{
 800924c:	2300      	movs	r3, #0
 800924e:	e005      	b.n	800925c <CellVoltage_MonitorTask_BMS2+0x6c>
                    voltage_data_bms2.cell_voltage_mv[i] = 0;
 8009250:	4a16      	ldr	r2, [pc, #88]	@ (80092ac <CellVoltage_MonitorTask_BMS2+0xbc>)
 8009252:	2100      	movs	r1, #0
 8009254:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                for (uint8_t i = 0; i < BMS2_NUM_CELLS; i++) {
 8009258:	3301      	adds	r3, #1
 800925a:	b2db      	uxtb	r3, r3
 800925c:	2b08      	cmp	r3, #8
 800925e:	d9f7      	bls.n	8009250 <CellVoltage_MonitorTask_BMS2+0x60>
                voltage_data_bms2.valid = 0;
 8009260:	4e12      	ldr	r6, [pc, #72]	@ (80092ac <CellVoltage_MonitorTask_BMS2+0xbc>)
 8009262:	2300      	movs	r3, #0
 8009264:	7633      	strb	r3, [r6, #24]
                voltage_data_bms2.last_update_tick = osKernelGetTickCount();
 8009266:	f000 f85d 	bl	8009324 <osKernelGetTickCount>
 800926a:	6170      	str	r0, [r6, #20]
                if (voltage_mutex_bms2 != NULL) {
 800926c:	4b0e      	ldr	r3, [pc, #56]	@ (80092a8 <CellVoltage_MonitorTask_BMS2+0xb8>)
 800926e:	6818      	ldr	r0, [r3, #0]
 8009270:	b118      	cbz	r0, 800927a <CellVoltage_MonitorTask_BMS2+0x8a>
                    osMutexRelease(voltage_mutex_bms2);
 8009272:	f000 f943 	bl	80094fc <osMutexRelease>
            last_read_tick = current_tick;
 8009276:	4626      	mov	r6, r4
 8009278:	e00f      	b.n	800929a <CellVoltage_MonitorTask_BMS2+0xaa>
 800927a:	4626      	mov	r6, r4
 800927c:	e00d      	b.n	800929a <CellVoltage_MonitorTask_BMS2+0xaa>
            CellVoltage_SendCANMessage_BMS2(&voltage_data_bms2);
 800927e:	480b      	ldr	r0, [pc, #44]	@ (80092ac <CellVoltage_MonitorTask_BMS2+0xbc>)
 8009280:	f7ff fef4 	bl	800906c <CellVoltage_SendCANMessage_BMS2>
            last_can_tick = current_tick;
 8009284:	4625      	mov	r5, r4
        osDelay(10);
 8009286:	200a      	movs	r0, #10
 8009288:	f000 f8b0 	bl	80093ec <osDelay>
        current_tick = osKernelGetTickCount();
 800928c:	f000 f84a 	bl	8009324 <osKernelGetTickCount>
 8009290:	4604      	mov	r4, r0
        if ((current_tick - last_read_tick) >= VOLTAGE_READ_INTERVAL_MS) {
 8009292:	1b83      	subs	r3, r0, r6
 8009294:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8009298:	d2c0      	bcs.n	800921c <CellVoltage_MonitorTask_BMS2+0x2c>
        if ((current_tick - last_can_tick) >= VOLTAGE_CAN_INTERVAL_MS) {
 800929a:	1b63      	subs	r3, r4, r5
 800929c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80092a0:	d2ed      	bcs.n	800927e <CellVoltage_MonitorTask_BMS2+0x8e>
 80092a2:	e7f0      	b.n	8009286 <CellVoltage_MonitorTask_BMS2+0x96>
 80092a4:	0800fbb8 	.word	0x0800fbb8
 80092a8:	2000060c 	.word	0x2000060c
 80092ac:	20000614 	.word	0x20000614

080092b0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80092b0:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 80092b2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80092b6:	691b      	ldr	r3, [r3, #16]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80092b8:	f005 ffa2 	bl	800f200 <xTaskGetSchedulerState>
 80092bc:	2801      	cmp	r0, #1
 80092be:	d100      	bne.n	80092c2 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 80092c0:	bd08      	pop	{r3, pc}
    xPortSysTickHandler();
 80092c2:	f001 f95f 	bl	800a584 <xPortSysTickHandler>
}
 80092c6:	e7fb      	b.n	80092c0 <SysTick_Handler+0x10>

080092c8 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80092c8:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80092cc:	b92b      	cbnz	r3, 80092da <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80092ce:	4b06      	ldr	r3, [pc, #24]	@ (80092e8 <osKernelInitialize+0x20>)
 80092d0:	6818      	ldr	r0, [r3, #0]
 80092d2:	b928      	cbnz	r0, 80092e0 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80092d4:	2201      	movs	r2, #1
 80092d6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80092d8:	4770      	bx	lr
    stat = osErrorISR;
 80092da:	f06f 0005 	mvn.w	r0, #5
 80092de:	4770      	bx	lr
    } else {
      stat = osError;
 80092e0:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80092e4:	4770      	bx	lr
 80092e6:	bf00      	nop
 80092e8:	20000d04 	.word	0x20000d04

080092ec <osKernelStart>:
 80092ec:	f3ef 8305 	mrs	r3, IPSR
}

osStatus_t osKernelStart (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80092f0:	b973      	cbnz	r3, 8009310 <osKernelStart+0x24>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80092f2:	4b0a      	ldr	r3, [pc, #40]	@ (800931c <osKernelStart+0x30>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d10d      	bne.n	8009316 <osKernelStart+0x2a>
osStatus_t osKernelStart (void) {
 80092fa:	b510      	push	{r4, lr}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80092fc:	2400      	movs	r4, #0
 80092fe:	4b08      	ldr	r3, [pc, #32]	@ (8009320 <osKernelStart+0x34>)
 8009300:	77dc      	strb	r4, [r3, #31]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009302:	4b06      	ldr	r3, [pc, #24]	@ (800931c <osKernelStart+0x30>)
 8009304:	2202      	movs	r2, #2
 8009306:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009308:	f005 fcc8 	bl	800ec9c <vTaskStartScheduler>
      stat = osOK;
 800930c:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 800930e:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8009310:	f06f 0005 	mvn.w	r0, #5
 8009314:	4770      	bx	lr
      stat = osError;
 8009316:	f04f 30ff 	mov.w	r0, #4294967295
}
 800931a:	4770      	bx	lr
 800931c:	20000d04 	.word	0x20000d04
 8009320:	e000ed00 	.word	0xe000ed00

08009324 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009324:	b508      	push	{r3, lr}
 8009326:	f3ef 8305 	mrs	r3, IPSR
  TickType_t ticks;

  if (IS_IRQ()) {
 800932a:	b113      	cbz	r3, 8009332 <osKernelGetTickCount+0xe>
    ticks = xTaskGetTickCountFromISR();
 800932c:	f005 fd10 	bl	800ed50 <xTaskGetTickCountFromISR>
  } else {
    ticks = xTaskGetTickCount();
  }

  return (ticks);
}
 8009330:	bd08      	pop	{r3, pc}
    ticks = xTaskGetTickCount();
 8009332:	f005 fd07 	bl	800ed44 <xTaskGetTickCount>
  return (ticks);
 8009336:	e7fb      	b.n	8009330 <osKernelGetTickCount+0xc>

08009338 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800933a:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800933c:	2400      	movs	r4, #0
 800933e:	9405      	str	r4, [sp, #20]
 8009340:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8009344:	bb04      	cbnz	r4, 8009388 <osThreadNew+0x50>
 8009346:	b1f8      	cbz	r0, 8009388 <osThreadNew+0x50>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8009348:	2a00      	cmp	r2, #0
 800934a:	d034      	beq.n	80093b6 <osThreadNew+0x7e>
      if (attr->name != NULL) {
 800934c:	6815      	ldr	r5, [r2, #0]
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800934e:	6993      	ldr	r3, [r2, #24]
 8009350:	b12b      	cbz	r3, 800935e <osThreadNew+0x26>
        prio = (UBaseType_t)attr->priority;
 8009352:	461e      	mov	r6, r3
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009354:	3b01      	subs	r3, #1
 8009356:	2b37      	cmp	r3, #55	@ 0x37
 8009358:	d902      	bls.n	8009360 <osThreadNew+0x28>
        return (NULL);
 800935a:	2000      	movs	r0, #0
 800935c:	e015      	b.n	800938a <osThreadNew+0x52>
    prio  = (UBaseType_t)osPriorityNormal;
 800935e:	2618      	movs	r6, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009360:	6853      	ldr	r3, [r2, #4]
 8009362:	f013 0f01 	tst.w	r3, #1
 8009366:	d13f      	bne.n	80093e8 <osThreadNew+0xb0>
      }

      if (attr->stack_size > 0U) {
 8009368:	6954      	ldr	r4, [r2, #20]
 800936a:	b184      	cbz	r4, 800938e <osThreadNew+0x56>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800936c:	ea4f 0c94 	mov.w	ip, r4, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009370:	6893      	ldr	r3, [r2, #8]
 8009372:	b12b      	cbz	r3, 8009380 <osThreadNew+0x48>
 8009374:	68d7      	ldr	r7, [r2, #12]
 8009376:	2f5b      	cmp	r7, #91	@ 0x5b
 8009378:	d902      	bls.n	8009380 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800937a:	6917      	ldr	r7, [r2, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800937c:	b107      	cbz	r7, 8009380 <osThreadNew+0x48>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800937e:	b984      	cbnz	r4, 80093a2 <osThreadNew+0x6a>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009380:	b143      	cbz	r3, 8009394 <osThreadNew+0x5c>
    mem  = -1;
 8009382:	f04f 33ff 	mov.w	r3, #4294967295
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                      (StaticTask_t *)attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8009386:	b30b      	cbz	r3, 80093cc <osThreadNew+0x94>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009388:	9805      	ldr	r0, [sp, #20]
}
 800938a:	b007      	add	sp, #28
 800938c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 800938e:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 8009392:	e7ed      	b.n	8009370 <osThreadNew+0x38>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009394:	68d3      	ldr	r3, [r2, #12]
 8009396:	b9a3      	cbnz	r3, 80093c2 <osThreadNew+0x8a>
 8009398:	6913      	ldr	r3, [r2, #16]
 800939a:	b1ab      	cbz	r3, 80093c8 <osThreadNew+0x90>
    mem  = -1;
 800939c:	f04f 33ff 	mov.w	r3, #4294967295
 80093a0:	e7f1      	b.n	8009386 <osThreadNew+0x4e>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80093a2:	9302      	str	r3, [sp, #8]
 80093a4:	9701      	str	r7, [sp, #4]
 80093a6:	9600      	str	r6, [sp, #0]
 80093a8:	460b      	mov	r3, r1
 80093aa:	4662      	mov	r2, ip
 80093ac:	4629      	mov	r1, r5
 80093ae:	f005 fc07 	bl	800ebc0 <xTaskCreateStatic>
 80093b2:	9005      	str	r0, [sp, #20]
 80093b4:	e7e8      	b.n	8009388 <osThreadNew+0x50>
    name = NULL;
 80093b6:	4615      	mov	r5, r2
      mem = 0;
 80093b8:	2300      	movs	r3, #0
    prio  = (UBaseType_t)osPriorityNormal;
 80093ba:	2618      	movs	r6, #24
    stack = configMINIMAL_STACK_SIZE;
 80093bc:	f04f 0c80 	mov.w	ip, #128	@ 0x80
 80093c0:	e7e1      	b.n	8009386 <osThreadNew+0x4e>
    mem  = -1;
 80093c2:	f04f 33ff 	mov.w	r3, #4294967295
 80093c6:	e7de      	b.n	8009386 <osThreadNew+0x4e>
          mem = 0;
 80093c8:	2300      	movs	r3, #0
 80093ca:	e7dc      	b.n	8009386 <osThreadNew+0x4e>
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80093cc:	ab05      	add	r3, sp, #20
 80093ce:	9301      	str	r3, [sp, #4]
 80093d0:	9600      	str	r6, [sp, #0]
 80093d2:	460b      	mov	r3, r1
 80093d4:	fa1f f28c 	uxth.w	r2, ip
 80093d8:	4629      	mov	r1, r5
 80093da:	f005 fc2c 	bl	800ec36 <xTaskCreate>
 80093de:	2801      	cmp	r0, #1
 80093e0:	d0d2      	beq.n	8009388 <osThreadNew+0x50>
            hTask = NULL;
 80093e2:	2300      	movs	r3, #0
 80093e4:	9305      	str	r3, [sp, #20]
 80093e6:	e7cf      	b.n	8009388 <osThreadNew+0x50>
        return (NULL);
 80093e8:	2000      	movs	r0, #0
 80093ea:	e7ce      	b.n	800938a <osThreadNew+0x52>

080093ec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80093ec:	b508      	push	{r3, lr}
 80093ee:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80093f2:	b933      	cbnz	r3, 8009402 <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 80093f4:	b908      	cbnz	r0, 80093fa <osDelay+0xe>
    stat = osOK;
 80093f6:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 80093f8:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 80093fa:	f005 fdb9 	bl	800ef70 <vTaskDelay>
    stat = osOK;
 80093fe:	2000      	movs	r0, #0
 8009400:	e7fa      	b.n	80093f8 <osDelay+0xc>
    stat = osErrorISR;
 8009402:	f06f 0005 	mvn.w	r0, #5
 8009406:	e7f7      	b.n	80093f8 <osDelay+0xc>

08009408 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8009408:	b570      	push	{r4, r5, r6, lr}
 800940a:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 800940e:	2e00      	cmp	r6, #0
 8009410:	d13e      	bne.n	8009490 <osMutexNew+0x88>
 8009412:	4604      	mov	r4, r0
    if (attr != NULL) {
 8009414:	b308      	cbz	r0, 800945a <osMutexNew+0x52>
      type = attr->attr_bits;
 8009416:	6843      	ldr	r3, [r0, #4]
    } else {
      type = 0U;
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8009418:	f013 0601 	ands.w	r6, r3, #1
 800941c:	d000      	beq.n	8009420 <osMutexNew+0x18>
      rmtx = 1U;
 800941e:	2601      	movs	r6, #1
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8009420:	f013 0f08 	tst.w	r3, #8
 8009424:	d137      	bne.n	8009496 <osMutexNew+0x8e>
      mem = -1;

      if (attr != NULL) {
 8009426:	b354      	cbz	r4, 800947e <osMutexNew+0x76>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009428:	68a1      	ldr	r1, [r4, #8]
 800942a:	b111      	cbz	r1, 8009432 <osMutexNew+0x2a>
 800942c:	68e3      	ldr	r3, [r4, #12]
 800942e:	2b4f      	cmp	r3, #79	@ 0x4f
 8009430:	d81a      	bhi.n	8009468 <osMutexNew+0x60>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009432:	b1a1      	cbz	r1, 800945e <osMutexNew+0x56>
      mem = -1;
 8009434:	f04f 33ff 	mov.w	r3, #4294967295
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
          }
        #endif
      }
      else {
        if (mem == 0) {
 8009438:	bb7b      	cbnz	r3, 800949a <osMutexNew+0x92>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800943a:	b326      	cbz	r6, 8009486 <osMutexNew+0x7e>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800943c:	2004      	movs	r0, #4
 800943e:	f001 fbbe 	bl	800abbe <xQueueCreateMutex>
 8009442:	4605      	mov	r5, r0
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8009444:	b32d      	cbz	r5, 8009492 <osMutexNew+0x8a>
        if (attr != NULL) {
 8009446:	b104      	cbz	r4, 800944a <osMutexNew+0x42>
          name = attr->name;
 8009448:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 800944a:	4621      	mov	r1, r4
 800944c:	4628      	mov	r0, r5
 800944e:	f001 fe51 	bl	800b0f4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8009452:	b1f6      	cbz	r6, 8009492 <osMutexNew+0x8a>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8009454:	f045 0501 	orr.w	r5, r5, #1
 8009458:	e01b      	b.n	8009492 <osMutexNew+0x8a>
      type = 0U;
 800945a:	4633      	mov	r3, r6
 800945c:	e7e0      	b.n	8009420 <osMutexNew+0x18>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800945e:	68e3      	ldr	r3, [r4, #12]
 8009460:	b17b      	cbz	r3, 8009482 <osMutexNew+0x7a>
      mem = -1;
 8009462:	f04f 33ff 	mov.w	r3, #4294967295
 8009466:	e7e7      	b.n	8009438 <osMutexNew+0x30>
          if (rmtx != 0U) {
 8009468:	b126      	cbz	r6, 8009474 <osMutexNew+0x6c>
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800946a:	2004      	movs	r0, #4
 800946c:	f001 fbb2 	bl	800abd4 <xQueueCreateMutexStatic>
 8009470:	4605      	mov	r5, r0
 8009472:	e7e7      	b.n	8009444 <osMutexNew+0x3c>
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8009474:	2001      	movs	r0, #1
 8009476:	f001 fbad 	bl	800abd4 <xQueueCreateMutexStatic>
 800947a:	4605      	mov	r5, r0
 800947c:	e7e2      	b.n	8009444 <osMutexNew+0x3c>
        mem = 0;
 800947e:	2300      	movs	r3, #0
 8009480:	e7da      	b.n	8009438 <osMutexNew+0x30>
            mem = 0;
 8009482:	2300      	movs	r3, #0
 8009484:	e7d8      	b.n	8009438 <osMutexNew+0x30>
              hMutex = xSemaphoreCreateMutex ();
 8009486:	2001      	movs	r0, #1
 8009488:	f001 fb99 	bl	800abbe <xQueueCreateMutex>
 800948c:	4605      	mov	r5, r0
 800948e:	e7d9      	b.n	8009444 <osMutexNew+0x3c>
  hMutex = NULL;
 8009490:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8009492:	4628      	mov	r0, r5
 8009494:	bd70      	pop	{r4, r5, r6, pc}
  hMutex = NULL;
 8009496:	2500      	movs	r5, #0
 8009498:	e7fb      	b.n	8009492 <osMutexNew+0x8a>
 800949a:	2500      	movs	r5, #0
  return ((osMutexId_t)hMutex);
 800949c:	e7f9      	b.n	8009492 <osMutexNew+0x8a>

0800949e <osMutexAcquire>:
 800949e:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 80094a2:	b9da      	cbnz	r2, 80094dc <osMutexAcquire+0x3e>
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80094a4:	b510      	push	{r4, lr}
 80094a6:	4603      	mov	r3, r0
 80094a8:	460c      	mov	r4, r1
 80094aa:	f020 0001 	bic.w	r0, r0, #1
 80094ae:	f003 0101 	and.w	r1, r3, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 80094b2:	2b01      	cmp	r3, #1
 80094b4:	d915      	bls.n	80094e2 <osMutexAcquire+0x44>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 80094b6:	b141      	cbz	r1, 80094ca <osMutexAcquire+0x2c>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80094b8:	4621      	mov	r1, r4
 80094ba:	f001 fda3 	bl	800b004 <xQueueTakeMutexRecursive>
 80094be:	2801      	cmp	r0, #1
 80094c0:	d012      	beq.n	80094e8 <osMutexAcquire+0x4a>
        if (timeout != 0U) {
 80094c2:	b19c      	cbz	r4, 80094ec <osMutexAcquire+0x4e>
          stat = osErrorTimeout;
 80094c4:	f06f 0001 	mvn.w	r0, #1
 80094c8:	e00f      	b.n	80094ea <osMutexAcquire+0x4c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80094ca:	4621      	mov	r1, r4
 80094cc:	f001 fcc7 	bl	800ae5e <xQueueSemaphoreTake>
 80094d0:	2801      	cmp	r0, #1
 80094d2:	d00e      	beq.n	80094f2 <osMutexAcquire+0x54>
        if (timeout != 0U) {
 80094d4:	b17c      	cbz	r4, 80094f6 <osMutexAcquire+0x58>
          stat = osErrorTimeout;
 80094d6:	f06f 0001 	mvn.w	r0, #1
 80094da:	e006      	b.n	80094ea <osMutexAcquire+0x4c>
    stat = osErrorISR;
 80094dc:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (stat);
}
 80094e0:	4770      	bx	lr
    stat = osErrorParameter;
 80094e2:	f06f 0003 	mvn.w	r0, #3
 80094e6:	e000      	b.n	80094ea <osMutexAcquire+0x4c>
  stat = osOK;
 80094e8:	2000      	movs	r0, #0
}
 80094ea:	bd10      	pop	{r4, pc}
          stat = osErrorResource;
 80094ec:	f06f 0002 	mvn.w	r0, #2
 80094f0:	e7fb      	b.n	80094ea <osMutexAcquire+0x4c>
  stat = osOK;
 80094f2:	2000      	movs	r0, #0
 80094f4:	e7f9      	b.n	80094ea <osMutexAcquire+0x4c>
          stat = osErrorResource;
 80094f6:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80094fa:	e7f6      	b.n	80094ea <osMutexAcquire+0x4c>

080094fc <osMutexRelease>:
 80094fc:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8009500:	b9ba      	cbnz	r2, 8009532 <osMutexRelease+0x36>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8009502:	b508      	push	{r3, lr}
 8009504:	4603      	mov	r3, r0
 8009506:	f020 0001 	bic.w	r0, r0, #1
 800950a:	f003 0101 	and.w	r1, r3, #1
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 800950e:	2b01      	cmp	r3, #1
 8009510:	d912      	bls.n	8009538 <osMutexRelease+0x3c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8009512:	b129      	cbz	r1, 8009520 <osMutexRelease+0x24>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8009514:	f001 fb6d 	bl	800abf2 <xQueueGiveMutexRecursive>
 8009518:	2801      	cmp	r0, #1
 800951a:	d110      	bne.n	800953e <osMutexRelease+0x42>
  stat = osOK;
 800951c:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800951e:	bd08      	pop	{r3, pc}
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8009520:	2300      	movs	r3, #0
 8009522:	461a      	mov	r2, r3
 8009524:	4619      	mov	r1, r3
 8009526:	f001 fa7a 	bl	800aa1e <xQueueGenericSend>
 800952a:	2801      	cmp	r0, #1
 800952c:	d10a      	bne.n	8009544 <osMutexRelease+0x48>
  stat = osOK;
 800952e:	2000      	movs	r0, #0
 8009530:	e7f5      	b.n	800951e <osMutexRelease+0x22>
    stat = osErrorISR;
 8009532:	f06f 0005 	mvn.w	r0, #5
}
 8009536:	4770      	bx	lr
    stat = osErrorParameter;
 8009538:	f06f 0003 	mvn.w	r0, #3
 800953c:	e7ef      	b.n	800951e <osMutexRelease+0x22>
        stat = osErrorResource;
 800953e:	f06f 0002 	mvn.w	r0, #2
 8009542:	e7ec      	b.n	800951e <osMutexRelease+0x22>
        stat = osErrorResource;
 8009544:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8009548:	e7e9      	b.n	800951e <osMutexRelease+0x22>

0800954a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800954a:	b570      	push	{r4, r5, r6, lr}
 800954c:	b082      	sub	sp, #8
 800954e:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009552:	2b00      	cmp	r3, #0
 8009554:	d13a      	bne.n	80095cc <osMessageQueueNew+0x82>
 8009556:	4614      	mov	r4, r2
 8009558:	2800      	cmp	r0, #0
 800955a:	d03b      	beq.n	80095d4 <osMessageQueueNew+0x8a>
 800955c:	2900      	cmp	r1, #0
 800955e:	d03b      	beq.n	80095d8 <osMessageQueueNew+0x8e>
    mem = -1;

    if (attr != NULL) {
 8009560:	b36a      	cbz	r2, 80095be <osMessageQueueNew+0x74>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009562:	6893      	ldr	r3, [r2, #8]
 8009564:	b14b      	cbz	r3, 800957a <osMessageQueueNew+0x30>
 8009566:	68d2      	ldr	r2, [r2, #12]
 8009568:	2a4f      	cmp	r2, #79	@ 0x4f
 800956a:	d906      	bls.n	800957a <osMessageQueueNew+0x30>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800956c:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800956e:	b122      	cbz	r2, 800957a <osMessageQueueNew+0x30>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009570:	fb01 f500 	mul.w	r5, r1, r0
 8009574:	6966      	ldr	r6, [r4, #20]
 8009576:	42ae      	cmp	r6, r5
 8009578:	d21b      	bcs.n	80095b2 <osMessageQueueNew+0x68>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800957a:	b173      	cbz	r3, 800959a <osMessageQueueNew+0x50>
    mem = -1;
 800957c:	f04f 33ff 	mov.w	r3, #4294967295
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
      #endif
    }
    else {
      if (mem == 0) {
 8009580:	bb63      	cbnz	r3, 80095dc <osMessageQueueNew+0x92>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009582:	2200      	movs	r2, #0
 8009584:	f001 fa27 	bl	800a9d6 <xQueueGenericCreate>
 8009588:	4605      	mov	r5, r0
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800958a:	b305      	cbz	r5, 80095ce <osMessageQueueNew+0x84>
      if (attr != NULL) {
 800958c:	b104      	cbz	r4, 8009590 <osMessageQueueNew+0x46>
        name = attr->name;
 800958e:	6824      	ldr	r4, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 8009590:	4621      	mov	r1, r4
 8009592:	4628      	mov	r0, r5
 8009594:	f001 fdae 	bl	800b0f4 <vQueueAddToRegistry>
 8009598:	e019      	b.n	80095ce <osMessageQueueNew+0x84>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800959a:	68e3      	ldr	r3, [r4, #12]
 800959c:	b98b      	cbnz	r3, 80095c2 <osMessageQueueNew+0x78>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800959e:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80095a0:	b113      	cbz	r3, 80095a8 <osMessageQueueNew+0x5e>
    mem = -1;
 80095a2:	f04f 33ff 	mov.w	r3, #4294967295
 80095a6:	e7eb      	b.n	8009580 <osMessageQueueNew+0x36>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80095a8:	6963      	ldr	r3, [r4, #20]
 80095aa:	b16b      	cbz	r3, 80095c8 <osMessageQueueNew+0x7e>
    mem = -1;
 80095ac:	f04f 33ff 	mov.w	r3, #4294967295
 80095b0:	e7e6      	b.n	8009580 <osMessageQueueNew+0x36>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80095b2:	2500      	movs	r5, #0
 80095b4:	9500      	str	r5, [sp, #0]
 80095b6:	f001 f9c4 	bl	800a942 <xQueueGenericCreateStatic>
 80095ba:	4605      	mov	r5, r0
 80095bc:	e7e5      	b.n	800958a <osMessageQueueNew+0x40>
      mem = 0;
 80095be:	2300      	movs	r3, #0
 80095c0:	e7de      	b.n	8009580 <osMessageQueueNew+0x36>
    mem = -1;
 80095c2:	f04f 33ff 	mov.w	r3, #4294967295
 80095c6:	e7db      	b.n	8009580 <osMessageQueueNew+0x36>
          mem = 0;
 80095c8:	2300      	movs	r3, #0
 80095ca:	e7d9      	b.n	8009580 <osMessageQueueNew+0x36>
  hQueue = NULL;
 80095cc:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 80095ce:	4628      	mov	r0, r5
 80095d0:	b002      	add	sp, #8
 80095d2:	bd70      	pop	{r4, r5, r6, pc}
  hQueue = NULL;
 80095d4:	2500      	movs	r5, #0
 80095d6:	e7fa      	b.n	80095ce <osMessageQueueNew+0x84>
 80095d8:	2500      	movs	r5, #0
 80095da:	e7f8      	b.n	80095ce <osMessageQueueNew+0x84>
 80095dc:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 80095de:	e7f6      	b.n	80095ce <osMessageQueueNew+0x84>

080095e0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80095e0:	b510      	push	{r4, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	461c      	mov	r4, r3
 80095e6:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80095ea:	b1c3      	cbz	r3, 800961e <osMessageQueuePut+0x3e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80095ec:	b318      	cbz	r0, 8009636 <osMessageQueuePut+0x56>
 80095ee:	b329      	cbz	r1, 800963c <osMessageQueuePut+0x5c>
 80095f0:	bb3c      	cbnz	r4, 8009642 <osMessageQueuePut+0x62>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 80095f2:	2300      	movs	r3, #0
 80095f4:	9301      	str	r3, [sp, #4]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80095f6:	aa01      	add	r2, sp, #4
 80095f8:	f001 fb1b 	bl	800ac32 <xQueueGenericSendFromISR>
 80095fc:	2801      	cmp	r0, #1
 80095fe:	d123      	bne.n	8009648 <osMessageQueuePut+0x68>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8009600:	9801      	ldr	r0, [sp, #4]
 8009602:	b150      	cbz	r0, 800961a <osMessageQueuePut+0x3a>
 8009604:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009608:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800960c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009610:	f3bf 8f4f 	dsb	sy
 8009614:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8009618:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800961a:	b002      	add	sp, #8
 800961c:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800961e:	b1b0      	cbz	r0, 800964e <osMessageQueuePut+0x6e>
 8009620:	b1c1      	cbz	r1, 8009654 <osMessageQueuePut+0x74>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009622:	2300      	movs	r3, #0
 8009624:	4622      	mov	r2, r4
 8009626:	f001 f9fa 	bl	800aa1e <xQueueGenericSend>
 800962a:	2801      	cmp	r0, #1
 800962c:	d015      	beq.n	800965a <osMessageQueuePut+0x7a>
        if (timeout != 0U) {
 800962e:	b1b4      	cbz	r4, 800965e <osMessageQueuePut+0x7e>
          stat = osErrorTimeout;
 8009630:	f06f 0001 	mvn.w	r0, #1
 8009634:	e7f1      	b.n	800961a <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 8009636:	f06f 0003 	mvn.w	r0, #3
 800963a:	e7ee      	b.n	800961a <osMessageQueuePut+0x3a>
 800963c:	f06f 0003 	mvn.w	r0, #3
 8009640:	e7eb      	b.n	800961a <osMessageQueuePut+0x3a>
 8009642:	f06f 0003 	mvn.w	r0, #3
 8009646:	e7e8      	b.n	800961a <osMessageQueuePut+0x3a>
        stat = osErrorResource;
 8009648:	f06f 0002 	mvn.w	r0, #2
 800964c:	e7e5      	b.n	800961a <osMessageQueuePut+0x3a>
      stat = osErrorParameter;
 800964e:	f06f 0003 	mvn.w	r0, #3
 8009652:	e7e2      	b.n	800961a <osMessageQueuePut+0x3a>
 8009654:	f06f 0003 	mvn.w	r0, #3
 8009658:	e7df      	b.n	800961a <osMessageQueuePut+0x3a>
  stat = osOK;
 800965a:	2000      	movs	r0, #0
 800965c:	e7dd      	b.n	800961a <osMessageQueuePut+0x3a>
          stat = osErrorResource;
 800965e:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8009662:	e7da      	b.n	800961a <osMessageQueuePut+0x3a>

08009664 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009664:	b510      	push	{r4, lr}
 8009666:	b082      	sub	sp, #8
 8009668:	461c      	mov	r4, r3
 800966a:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 800966e:	b1c3      	cbz	r3, 80096a2 <osMessageQueueGet+0x3e>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009670:	b310      	cbz	r0, 80096b8 <osMessageQueueGet+0x54>
 8009672:	b321      	cbz	r1, 80096be <osMessageQueueGet+0x5a>
 8009674:	bb34      	cbnz	r4, 80096c4 <osMessageQueueGet+0x60>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 8009676:	2300      	movs	r3, #0
 8009678:	9301      	str	r3, [sp, #4]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800967a:	aa01      	add	r2, sp, #4
 800967c:	f001 fce2 	bl	800b044 <xQueueReceiveFromISR>
 8009680:	2801      	cmp	r0, #1
 8009682:	d122      	bne.n	80096ca <osMessageQueueGet+0x66>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 8009684:	9801      	ldr	r0, [sp, #4]
 8009686:	b150      	cbz	r0, 800969e <osMessageQueueGet+0x3a>
 8009688:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800968c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009690:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8009694:	f3bf 8f4f 	dsb	sy
 8009698:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800969c:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 800969e:	b002      	add	sp, #8
 80096a0:	bd10      	pop	{r4, pc}
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80096a2:	b1a8      	cbz	r0, 80096d0 <osMessageQueueGet+0x6c>
 80096a4:	b1b9      	cbz	r1, 80096d6 <osMessageQueueGet+0x72>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80096a6:	4622      	mov	r2, r4
 80096a8:	f001 fb2a 	bl	800ad00 <xQueueReceive>
 80096ac:	2801      	cmp	r0, #1
 80096ae:	d015      	beq.n	80096dc <osMessageQueueGet+0x78>
        if (timeout != 0U) {
 80096b0:	b1b4      	cbz	r4, 80096e0 <osMessageQueueGet+0x7c>
          stat = osErrorTimeout;
 80096b2:	f06f 0001 	mvn.w	r0, #1
 80096b6:	e7f2      	b.n	800969e <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 80096b8:	f06f 0003 	mvn.w	r0, #3
 80096bc:	e7ef      	b.n	800969e <osMessageQueueGet+0x3a>
 80096be:	f06f 0003 	mvn.w	r0, #3
 80096c2:	e7ec      	b.n	800969e <osMessageQueueGet+0x3a>
 80096c4:	f06f 0003 	mvn.w	r0, #3
 80096c8:	e7e9      	b.n	800969e <osMessageQueueGet+0x3a>
        stat = osErrorResource;
 80096ca:	f06f 0002 	mvn.w	r0, #2
 80096ce:	e7e6      	b.n	800969e <osMessageQueueGet+0x3a>
      stat = osErrorParameter;
 80096d0:	f06f 0003 	mvn.w	r0, #3
 80096d4:	e7e3      	b.n	800969e <osMessageQueueGet+0x3a>
 80096d6:	f06f 0003 	mvn.w	r0, #3
 80096da:	e7e0      	b.n	800969e <osMessageQueueGet+0x3a>
  stat = osOK;
 80096dc:	2000      	movs	r0, #0
 80096de:	e7de      	b.n	800969e <osMessageQueueGet+0x3a>
          stat = osErrorResource;
 80096e0:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80096e4:	e7db      	b.n	800969e <osMessageQueueGet+0x3a>
	...

080096e8 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80096e8:	4b03      	ldr	r3, [pc, #12]	@ (80096f8 <vApplicationGetIdleTaskMemory+0x10>)
 80096ea:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80096ec:	4b03      	ldr	r3, [pc, #12]	@ (80096fc <vApplicationGetIdleTaskMemory+0x14>)
 80096ee:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80096f0:	2380      	movs	r3, #128	@ 0x80
 80096f2:	6013      	str	r3, [r2, #0]
}
 80096f4:	4770      	bx	lr
 80096f6:	bf00      	nop
 80096f8:	20000ca8 	.word	0x20000ca8
 80096fc:	20000aa8 	.word	0x20000aa8

08009700 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009700:	4b03      	ldr	r3, [pc, #12]	@ (8009710 <vApplicationGetTimerTaskMemory+0x10>)
 8009702:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009704:	4b03      	ldr	r3, [pc, #12]	@ (8009714 <vApplicationGetTimerTaskMemory+0x14>)
 8009706:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009708:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800970c:	6013      	str	r3, [r2, #0]
}
 800970e:	4770      	bx	lr
 8009710:	20000a4c 	.word	0x20000a4c
 8009714:	2000064c 	.word	0x2000064c

08009718 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8009718:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800971c:	4905      	ldr	r1, [pc, #20]	@ (8009734 <__NVIC_SystemReset+0x1c>)
 800971e:	68ca      	ldr	r2, [r1, #12]
 8009720:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009724:	4b04      	ldr	r3, [pc, #16]	@ (8009738 <__NVIC_SystemReset+0x20>)
 8009726:	4313      	orrs	r3, r2
 8009728:	60cb      	str	r3, [r1, #12]
 800972a:	f3bf 8f4f 	dsb	sy
    __NOP();
 800972e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8009730:	e7fd      	b.n	800972e <__NVIC_SystemReset+0x16>
 8009732:	bf00      	nop
 8009734:	e000ed00 	.word	0xe000ed00
 8009738:	05fa0004 	.word	0x05fa0004

0800973c <Config_GetModuleID>:
/**
  * @brief  Get current module ID
  * @retval Current module ID (0-15)
  */
uint8_t Config_GetModuleID(void)
{
 800973c:	b510      	push	{r4, lr}
    uint8_t id;
    
    // Thread-safe read
    if (config_mutex != NULL) {
 800973e:	4b08      	ldr	r3, [pc, #32]	@ (8009760 <Config_GetModuleID+0x24>)
 8009740:	6818      	ldr	r0, [r3, #0]
 8009742:	b118      	cbz	r0, 800974c <Config_GetModuleID+0x10>
        osMutexAcquire(config_mutex, osWaitForever);
 8009744:	f04f 31ff 	mov.w	r1, #4294967295
 8009748:	f7ff fea9 	bl	800949e <osMutexAcquire>
    }
    
    id = module_id;
 800974c:	4b05      	ldr	r3, [pc, #20]	@ (8009764 <Config_GetModuleID+0x28>)
 800974e:	781c      	ldrb	r4, [r3, #0]
    
    if (config_mutex != NULL) {
 8009750:	4b03      	ldr	r3, [pc, #12]	@ (8009760 <Config_GetModuleID+0x24>)
 8009752:	6818      	ldr	r0, [r3, #0]
 8009754:	b108      	cbz	r0, 800975a <Config_GetModuleID+0x1e>
        osMutexRelease(config_mutex);
 8009756:	f7ff fed1 	bl	80094fc <osMutexRelease>
    }
    
    return id;
}
 800975a:	4620      	mov	r0, r4
 800975c:	bd10      	pop	{r4, pc}
 800975e:	bf00      	nop
 8009760:	20000d3c 	.word	0x20000d3c
 8009764:	20000d40 	.word	0x20000d40

08009768 <Config_ReadModuleIDFromFlash>:
  * @retval Module ID from flash, or CONFIG_MODULE_ID_DEFAULT if uninitialized
  */
uint8_t Config_ReadModuleIDFromFlash(void)
{
    // Read 32-bit word from flash
    uint32_t flash_value = *(__IO uint32_t*)CONFIG_FLASH_MODULE_ADDR;
 8009768:	4b05      	ldr	r3, [pc, #20]	@ (8009780 <Config_ReadModuleIDFromFlash+0x18>)
 800976a:	6818      	ldr	r0, [r3, #0]
    
    // Check if magic value is present (upper 16 bits)
    if ((flash_value & CONFIG_FLASH_MAGIC_MASK) == CONFIG_FLASH_MAGIC) {
 800976c:	0c02      	lsrs	r2, r0, #16
 800976e:	0412      	lsls	r2, r2, #16
 8009770:	4b04      	ldr	r3, [pc, #16]	@ (8009784 <Config_ReadModuleIDFromFlash+0x1c>)
 8009772:	429a      	cmp	r2, r3
 8009774:	d001      	beq.n	800977a <Config_ReadModuleIDFromFlash+0x12>
            return stored_module_id;
        }
    }
    
    // Flash uninitialized or invalid, return default
    return CONFIG_MODULE_ID_DEFAULT;
 8009776:	2000      	movs	r0, #0
}
 8009778:	4770      	bx	lr
        uint8_t stored_module_id = (uint8_t)(flash_value & CONFIG_FLASH_MODULE_MASK);
 800977a:	f000 000f 	and.w	r0, r0, #15
            return stored_module_id;
 800977e:	4770      	bx	lr
 8009780:	0803c000 	.word	0x0803c000
 8009784:	beef0000 	.word	0xbeef0000

08009788 <Config_WriteModuleIDToFlash>:
int8_t Config_WriteModuleIDToFlash(uint8_t module_id)
{
    HAL_StatusTypeDef status;
    
    // Validate module ID range
    if (module_id > CONFIG_MODULE_ID_MAX) {
 8009788:	280f      	cmp	r0, #15
 800978a:	d826      	bhi.n	80097da <Config_WriteModuleIDToFlash+0x52>
{
 800978c:	b510      	push	{r4, lr}
 800978e:	b086      	sub	sp, #24
        return -1;
    }
    
    // Prepare flash value: magic + module ID
    uint32_t flash_value = CONFIG_FLASH_MAGIC | (uint32_t)module_id;
 8009790:	f040 443e 	orr.w	r4, r0, #3187671040	@ 0xbe000000
 8009794:	f444 046f 	orr.w	r4, r4, #15663104	@ 0xef0000
    
    // Unlock flash
    status = HAL_FLASH_Unlock();
 8009798:	f002 ff4e 	bl	800c638 <HAL_FLASH_Unlock>
    if (status != HAL_OK) {
 800979c:	bb00      	cbnz	r0, 80097e0 <Config_WriteModuleIDToFlash+0x58>
    }
    
    // Erase the page containing our address
    // STM32L432 has 2KB pages, need to erase page before writing
    FLASH_EraseInitTypeDef erase_init;
    uint32_t page_error = 0;
 800979e:	2300      	movs	r3, #0
 80097a0:	9301      	str	r3, [sp, #4]
    
    // Calculate page number (page size = 2048 bytes = 0x800)
    uint32_t page_address = CONFIG_FLASH_MODULE_ADDR;
    uint32_t page_number = (page_address - FLASH_BASE) / FLASH_PAGE_SIZE;
    
    erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 80097a2:	9302      	str	r3, [sp, #8]
    erase_init.Page = page_number;
 80097a4:	2378      	movs	r3, #120	@ 0x78
 80097a6:	9304      	str	r3, [sp, #16]
    erase_init.NbPages = 1;
 80097a8:	2301      	movs	r3, #1
 80097aa:	9305      	str	r3, [sp, #20]
    
    status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 80097ac:	a901      	add	r1, sp, #4
 80097ae:	a802      	add	r0, sp, #8
 80097b0:	f003 f846 	bl	800c840 <HAL_FLASHEx_Erase>
    if (status != HAL_OK) {
 80097b4:	b960      	cbnz	r0, 80097d0 <Config_WriteModuleIDToFlash+0x48>
    
    // Program the double-word (64-bit) - STM32L4 requires double-word programming
    // We'll write our 32-bit value twice to make 64 bits
    uint64_t data = ((uint64_t)flash_value << 32) | (uint64_t)flash_value;
    
    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, CONFIG_FLASH_MODULE_ADDR, data);
 80097b6:	4622      	mov	r2, r4
 80097b8:	4623      	mov	r3, r4
 80097ba:	490c      	ldr	r1, [pc, #48]	@ (80097ec <Config_WriteModuleIDToFlash+0x64>)
 80097bc:	2000      	movs	r0, #0
 80097be:	f002 ff91 	bl	800c6e4 <HAL_FLASH_Program>
 80097c2:	4604      	mov	r4, r0
    
    // Lock flash
    HAL_FLASH_Lock();
 80097c4:	f002 ff50 	bl	800c668 <HAL_FLASH_Lock>
    
    return (status == HAL_OK) ? 0 : -1;
 80097c8:	b96c      	cbnz	r4, 80097e6 <Config_WriteModuleIDToFlash+0x5e>
 80097ca:	2000      	movs	r0, #0
}
 80097cc:	b006      	add	sp, #24
 80097ce:	bd10      	pop	{r4, pc}
        HAL_FLASH_Lock();
 80097d0:	f002 ff4a 	bl	800c668 <HAL_FLASH_Lock>
        return -1;
 80097d4:	f04f 30ff 	mov.w	r0, #4294967295
 80097d8:	e7f8      	b.n	80097cc <Config_WriteModuleIDToFlash+0x44>
        return -1;
 80097da:	f04f 30ff 	mov.w	r0, #4294967295
}
 80097de:	4770      	bx	lr
        return -1;
 80097e0:	f04f 30ff 	mov.w	r0, #4294967295
 80097e4:	e7f2      	b.n	80097cc <Config_WriteModuleIDToFlash+0x44>
    return (status == HAL_OK) ? 0 : -1;
 80097e6:	f04f 30ff 	mov.w	r0, #4294967295
 80097ea:	e7ef      	b.n	80097cc <Config_WriteModuleIDToFlash+0x44>
 80097ec:	0803c000 	.word	0x0803c000

080097f0 <Config_SetModuleID>:
    if (module_id_new > CONFIG_MODULE_ID_MAX) {
 80097f0:	280f      	cmp	r0, #15
 80097f2:	d803      	bhi.n	80097fc <Config_SetModuleID+0xc>
{
 80097f4:	b508      	push	{r3, lr}
    int8_t result = Config_WriteModuleIDToFlash(module_id_new);
 80097f6:	f7ff ffc7 	bl	8009788 <Config_WriteModuleIDToFlash>
}
 80097fa:	bd08      	pop	{r3, pc}
        return -1;
 80097fc:	f04f 30ff 	mov.w	r0, #4294967295
}
 8009800:	4770      	bx	lr
	...

08009804 <Config_InitCANIDs>:
  * @brief  Initialize all CAN IDs with module offset
  * @note   Called during Config_Init() after module ID is read
  * @retval None
  */
void Config_InitCANIDs(void)
{
 8009804:	b508      	push	{r3, lr}
    uint8_t mod_id = Config_GetModuleID();
 8009806:	f7ff ff99 	bl	800973c <Config_GetModuleID>
    
    // Initialize all CAN IDs with module offset
    CAN_TEMP_ID = CAN_ID(CAN_TEMP_BASE, mod_id);
 800980a:	0300      	lsls	r0, r0, #12
 800980c:	f040 630f 	orr.w	r3, r0, #149946368	@ 0x8f00000
 8009810:	4a19      	ldr	r2, [pc, #100]	@ (8009878 <Config_InitCANIDs+0x74>)
 8009812:	6013      	str	r3, [r2, #0]
    CAN_TEMP_RAW_ID = CAN_ID(CAN_TEMP_RAW_BASE, mod_id);
 8009814:	f443 7180 	orr.w	r1, r3, #256	@ 0x100
 8009818:	4a18      	ldr	r2, [pc, #96]	@ (800987c <Config_InitCANIDs+0x78>)
 800981a:	6011      	str	r1, [r2, #0]
    CAN_VOLTAGE_0_ID = CAN_ID(CAN_VOLTAGE_0_BASE, mod_id);
 800981c:	f443 7100 	orr.w	r1, r3, #512	@ 0x200
 8009820:	4a17      	ldr	r2, [pc, #92]	@ (8009880 <Config_InitCANIDs+0x7c>)
 8009822:	6011      	str	r1, [r2, #0]
    CAN_VOLTAGE_1_ID = CAN_ID(CAN_VOLTAGE_1_BASE, mod_id);
 8009824:	4a17      	ldr	r2, [pc, #92]	@ (8009884 <Config_InitCANIDs+0x80>)
 8009826:	4302      	orrs	r2, r0
 8009828:	4917      	ldr	r1, [pc, #92]	@ (8009888 <Config_InitCANIDs+0x84>)
 800982a:	600a      	str	r2, [r1, #0]
    CAN_VOLTAGE_2_ID = CAN_ID(CAN_VOLTAGE_2_BASE, mod_id);
 800982c:	4a17      	ldr	r2, [pc, #92]	@ (800988c <Config_InitCANIDs+0x88>)
 800982e:	4302      	orrs	r2, r0
 8009830:	4917      	ldr	r1, [pc, #92]	@ (8009890 <Config_InitCANIDs+0x8c>)
 8009832:	600a      	str	r2, [r1, #0]
    CAN_VOLTAGE_3_ID = CAN_ID(CAN_VOLTAGE_3_BASE, mod_id);
 8009834:	4a17      	ldr	r2, [pc, #92]	@ (8009894 <Config_InitCANIDs+0x90>)
 8009836:	4302      	orrs	r2, r0
 8009838:	4917      	ldr	r1, [pc, #92]	@ (8009898 <Config_InitCANIDs+0x94>)
 800983a:	600a      	str	r2, [r1, #0]
    CAN_VOLTAGE_4_ID = CAN_ID(CAN_VOLTAGE_4_BASE, mod_id);
 800983c:	f443 7101 	orr.w	r1, r3, #516	@ 0x204
 8009840:	4a16      	ldr	r2, [pc, #88]	@ (800989c <Config_InitCANIDs+0x98>)
 8009842:	6011      	str	r1, [r2, #0]
    CAN_VOLTAGE_5_ID = CAN_ID(CAN_VOLTAGE_5_BASE, mod_id);
 8009844:	4a16      	ldr	r2, [pc, #88]	@ (80098a0 <Config_InitCANIDs+0x9c>)
 8009846:	4302      	orrs	r2, r0
 8009848:	4916      	ldr	r1, [pc, #88]	@ (80098a4 <Config_InitCANIDs+0xa0>)
 800984a:	600a      	str	r2, [r1, #0]
    CAN_BMS_HEARTBEAT_ID = CAN_ID(CAN_BMS_HEARTBEAT_BASE, mod_id);
 800984c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009850:	4a15      	ldr	r2, [pc, #84]	@ (80098a8 <Config_InitCANIDs+0xa4>)
 8009852:	6013      	str	r3, [r2, #0]
    CAN_BMS_STATS_ID = CAN_ID(CAN_BMS_STATS_BASE, mod_id);
 8009854:	4b15      	ldr	r3, [pc, #84]	@ (80098ac <Config_InitCANIDs+0xa8>)
 8009856:	4303      	orrs	r3, r0
 8009858:	4a15      	ldr	r2, [pc, #84]	@ (80098b0 <Config_InitCANIDs+0xac>)
 800985a:	6013      	str	r3, [r2, #0]
    CAN_CONFIG_ACK_ID = CAN_ID(CAN_CONFIG_ACK_BASE, mod_id);
 800985c:	4b15      	ldr	r3, [pc, #84]	@ (80098b4 <Config_InitCANIDs+0xb0>)
 800985e:	4303      	orrs	r3, r0
 8009860:	4a15      	ldr	r2, [pc, #84]	@ (80098b8 <Config_InitCANIDs+0xb4>)
 8009862:	6013      	str	r3, [r2, #0]
    CAN_RESET_CMD_ID = CAN_ID(CAN_RESET_CMD_BASE, mod_id);
 8009864:	4b15      	ldr	r3, [pc, #84]	@ (80098bc <Config_InitCANIDs+0xb8>)
 8009866:	4303      	orrs	r3, r0
 8009868:	4a15      	ldr	r2, [pc, #84]	@ (80098c0 <Config_InitCANIDs+0xbc>)
 800986a:	6013      	str	r3, [r2, #0]
    CAN_DEBUG_RESPONSE_ID = CAN_ID(CAN_DEBUG_RESPONSE_BASE, mod_id);
 800986c:	4b15      	ldr	r3, [pc, #84]	@ (80098c4 <Config_InitCANIDs+0xc0>)
 800986e:	4303      	orrs	r3, r0
 8009870:	4a15      	ldr	r2, [pc, #84]	@ (80098c8 <Config_InitCANIDs+0xc4>)
 8009872:	6013      	str	r3, [r2, #0]
}
 8009874:	bd08      	pop	{r3, pc}
 8009876:	bf00      	nop
 8009878:	20000d38 	.word	0x20000d38
 800987c:	20000d34 	.word	0x20000d34
 8009880:	20000d30 	.word	0x20000d30
 8009884:	08f00201 	.word	0x08f00201
 8009888:	20000d2c 	.word	0x20000d2c
 800988c:	08f00202 	.word	0x08f00202
 8009890:	20000d28 	.word	0x20000d28
 8009894:	08f00203 	.word	0x08f00203
 8009898:	20000d24 	.word	0x20000d24
 800989c:	20000d20 	.word	0x20000d20
 80098a0:	08f00205 	.word	0x08f00205
 80098a4:	20000d1c 	.word	0x20000d1c
 80098a8:	20000d18 	.word	0x20000d18
 80098ac:	08f00301 	.word	0x08f00301
 80098b0:	20000d14 	.word	0x20000d14
 80098b4:	08f00f01 	.word	0x08f00f01
 80098b8:	20000d10 	.word	0x20000d10
 80098bc:	08f00f02 	.word	0x08f00f02
 80098c0:	20000d0c 	.word	0x20000d0c
 80098c4:	08f00f11 	.word	0x08f00f11
 80098c8:	20000d08 	.word	0x20000d08

080098cc <Config_Init>:
{
 80098cc:	b500      	push	{lr}
 80098ce:	b085      	sub	sp, #20
    const osMutexAttr_t mutex_attr = {
 80098d0:	4b08      	ldr	r3, [pc, #32]	@ (80098f4 <Config_Init+0x28>)
 80098d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80098d4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    config_mutex = osMutexNew(&mutex_attr);
 80098d8:	4668      	mov	r0, sp
 80098da:	f7ff fd95 	bl	8009408 <osMutexNew>
 80098de:	4b06      	ldr	r3, [pc, #24]	@ (80098f8 <Config_Init+0x2c>)
 80098e0:	6018      	str	r0, [r3, #0]
    module_id = Config_ReadModuleIDFromFlash();
 80098e2:	f7ff ff41 	bl	8009768 <Config_ReadModuleIDFromFlash>
 80098e6:	4b05      	ldr	r3, [pc, #20]	@ (80098fc <Config_Init+0x30>)
 80098e8:	7018      	strb	r0, [r3, #0]
    Config_InitCANIDs();
 80098ea:	f7ff ff8b 	bl	8009804 <Config_InitCANIDs>
}
 80098ee:	b005      	add	sp, #20
 80098f0:	f85d fb04 	ldr.w	pc, [sp], #4
 80098f4:	0800fbc8 	.word	0x0800fbc8
 80098f8:	20000d3c 	.word	0x20000d3c
 80098fc:	20000d40 	.word	0x20000d40

08009900 <Config_ProcessCANCommand>:
  * @retval None
  * @note   Sends acknowledgement message, then resets device if successful
  */
void Config_ProcessCANCommand(uint8_t *data, uint8_t length)
{
    if (data == NULL || length < 2) {
 8009900:	2800      	cmp	r0, #0
 8009902:	d036      	beq.n	8009972 <Config_ProcessCANCommand+0x72>
 8009904:	2901      	cmp	r1, #1
 8009906:	d934      	bls.n	8009972 <Config_ProcessCANCommand+0x72>
{
 8009908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800990a:	b083      	sub	sp, #12
        return;
    }
    
    uint8_t command = data[0];
 800990c:	7804      	ldrb	r4, [r0, #0]
    uint8_t value = data[1];
 800990e:	7845      	ldrb	r5, [r0, #1]
    uint8_t ack_data[8] = {0};
 8009910:	2300      	movs	r3, #0
 8009912:	9300      	str	r3, [sp, #0]
 8009914:	9301      	str	r3, [sp, #4]
    uint8_t status = CONFIG_STATUS_FAIL;
    
    switch (command) {
 8009916:	2c01      	cmp	r4, #1
 8009918:	d001      	beq.n	800991e <Config_ProcessCANCommand+0x1e>
            
        default:
            // Unknown command, ignore (no ACK sent)
            break;
    }
}
 800991a:	b003      	add	sp, #12
 800991c:	bdf0      	pop	{r4, r5, r6, r7, pc}
            uint8_t old_module_id = Config_GetModuleID();
 800991e:	f7ff ff0d 	bl	800973c <Config_GetModuleID>
 8009922:	4606      	mov	r6, r0
            int8_t result = Config_SetModuleID(value);
 8009924:	4628      	mov	r0, r5
 8009926:	f7ff ff63 	bl	80097f0 <Config_SetModuleID>
            if (result == 0) {
 800992a:	4607      	mov	r7, r0
 800992c:	b9f8      	cbnz	r0, 800996e <Config_ProcessCANCommand+0x6e>
                status = CONFIG_STATUS_RESET_REQUIRED; // Success - reset needed
 800992e:	2302      	movs	r3, #2
            ack_data[0] = command;
 8009930:	f88d 4000 	strb.w	r4, [sp]
            ack_data[1] = status;
 8009934:	f88d 3001 	strb.w	r3, [sp, #1]
            ack_data[2] = old_module_id;
 8009938:	f88d 6002 	strb.w	r6, [sp, #2]
            ack_data[3] = value;
 800993c:	f88d 5003 	strb.w	r5, [sp, #3]
            ack_data[4] = 0x00;
 8009940:	2300      	movs	r3, #0
 8009942:	f88d 3004 	strb.w	r3, [sp, #4]
            ack_data[5] = 0x00;
 8009946:	f88d 3005 	strb.w	r3, [sp, #5]
            ack_data[6] = 0x00;
 800994a:	f88d 3006 	strb.w	r3, [sp, #6]
            ack_data[7] = 0x00;
 800994e:	f88d 3007 	strb.w	r3, [sp, #7]
            CAN_SendMessage(CAN_CONFIG_ACK_ID, ack_data, 8, 1);
 8009952:	2301      	movs	r3, #1
 8009954:	2208      	movs	r2, #8
 8009956:	4669      	mov	r1, sp
 8009958:	4806      	ldr	r0, [pc, #24]	@ (8009974 <Config_ProcessCANCommand+0x74>)
 800995a:	6800      	ldr	r0, [r0, #0]
 800995c:	f7fe fc90 	bl	8008280 <CAN_SendMessage>
            if (result == 0) {
 8009960:	2f00      	cmp	r7, #0
 8009962:	d1da      	bne.n	800991a <Config_ProcessCANCommand+0x1a>
                osDelay(100); // Give time for CAN message to transmit
 8009964:	2064      	movs	r0, #100	@ 0x64
 8009966:	f7ff fd41 	bl	80093ec <osDelay>
                NVIC_SystemReset(); // Reset the microcontroller
 800996a:	f7ff fed5 	bl	8009718 <__NVIC_SystemReset>
                status = CONFIG_STATUS_FAIL;
 800996e:	4623      	mov	r3, r4
 8009970:	e7de      	b.n	8009930 <Config_ProcessCANCommand+0x30>
 8009972:	4770      	bx	lr
 8009974:	20000d10 	.word	0x20000d10

08009978 <RotateByteBits>:
  * @param  rotation_index: Pointer to rotation index for this byte
  * @retval Rotated byte with only one bit set
  */
static uint8_t RotateByteBits(uint8_t byte_value, uint8_t *rotation_index)
{
    if (byte_value == 0) {
 8009978:	4684      	mov	ip, r0
 800997a:	b110      	cbz	r0, 8009982 <RotateByteBits+0xa>
        return 0;
    }
    
    // Count active bits in this byte
    uint8_t active_bit_count = 0;
    for (uint8_t bit = 0; bit < 8; bit++) {
 800997c:	2300      	movs	r3, #0
    uint8_t active_bit_count = 0;
 800997e:	4618      	mov	r0, r3
 8009980:	e004      	b.n	800998c <RotateByteBits+0x14>
        *rotation_index = 0;
 8009982:	2300      	movs	r3, #0
 8009984:	700b      	strb	r3, [r1, #0]
        return 0;
 8009986:	4770      	bx	lr
    for (uint8_t bit = 0; bit < 8; bit++) {
 8009988:	3301      	adds	r3, #1
 800998a:	b2db      	uxtb	r3, r3
 800998c:	2b07      	cmp	r3, #7
 800998e:	d807      	bhi.n	80099a0 <RotateByteBits+0x28>
        if (byte_value & (1 << bit)) {
 8009990:	fa4c f203 	asr.w	r2, ip, r3
 8009994:	f012 0f01 	tst.w	r2, #1
 8009998:	d0f6      	beq.n	8009988 <RotateByteBits+0x10>
            active_bit_count++;
 800999a:	3001      	adds	r0, #1
 800999c:	b2c0      	uxtb	r0, r0
 800999e:	e7f3      	b.n	8009988 <RotateByteBits+0x10>
        }
    }
    
    // Find the Nth active bit
    if (active_bit_count > 0) {
 80099a0:	b9f0      	cbnz	r0, 80099e0 <RotateByteBits+0x68>
 80099a2:	4770      	bx	lr
                if (current_index == *rotation_index) {
                    // Update rotation for next call
                    *rotation_index = (*rotation_index + 1) % active_bit_count;
                    return (1 << bit);
                }
                current_index++;
 80099a4:	3201      	adds	r2, #1
 80099a6:	b2d2      	uxtb	r2, r2
        for (uint8_t bit = 0; bit < 8; bit++) {
 80099a8:	3301      	adds	r3, #1
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	2b07      	cmp	r3, #7
 80099ae:	d815      	bhi.n	80099dc <RotateByteBits+0x64>
            if (byte_value & (1 << bit)) {
 80099b0:	461c      	mov	r4, r3
 80099b2:	fa4c fe03 	asr.w	lr, ip, r3
 80099b6:	f01e 0f01 	tst.w	lr, #1
 80099ba:	d0f5      	beq.n	80099a8 <RotateByteBits+0x30>
                if (current_index == *rotation_index) {
 80099bc:	f891 e000 	ldrb.w	lr, [r1]
 80099c0:	4596      	cmp	lr, r2
 80099c2:	d1ef      	bne.n	80099a4 <RotateByteBits+0x2c>
                    *rotation_index = (*rotation_index + 1) % active_bit_count;
 80099c4:	f10e 0e01 	add.w	lr, lr, #1
 80099c8:	fb9e f3f0 	sdiv	r3, lr, r0
 80099cc:	fb00 ee13 	mls	lr, r0, r3, lr
 80099d0:	f881 e000 	strb.w	lr, [r1]
                    return (1 << bit);
 80099d4:	2001      	movs	r0, #1
 80099d6:	40a0      	lsls	r0, r4
 80099d8:	b2c0      	uxtb	r0, r0
 80099da:	e000      	b.n	80099de <RotateByteBits+0x66>
            }
        }
    }
    
    return 0;
 80099dc:	2000      	movs	r0, #0
}
 80099de:	bd10      	pop	{r4, pc}
        for (uint8_t bit = 0; bit < 8; bit++) {
 80099e0:	2300      	movs	r3, #0
        uint8_t current_index = 0;
 80099e2:	461a      	mov	r2, r3
        for (uint8_t bit = 0; bit < 8; bit++) {
 80099e4:	2b07      	cmp	r3, #7
 80099e6:	d801      	bhi.n	80099ec <RotateByteBits+0x74>
{
 80099e8:	b510      	push	{r4, lr}
 80099ea:	e7e1      	b.n	80099b0 <RotateByteBits+0x38>
    return 0;
 80099ec:	2000      	movs	r0, #0
}
 80099ee:	4770      	bx	lr

080099f0 <ErrorMgr_Init>:
{
 80099f0:	b510      	push	{r4, lr}
    memset(&error_mgr, 0, sizeof(Error_Manager_t));
 80099f2:	4c0a      	ldr	r4, [pc, #40]	@ (8009a1c <ErrorMgr_Init+0x2c>)
 80099f4:	2300      	movs	r3, #0
 80099f6:	6023      	str	r3, [r4, #0]
 80099f8:	6063      	str	r3, [r4, #4]
 80099fa:	60a3      	str	r3, [r4, #8]
 80099fc:	60e3      	str	r3, [r4, #12]
 80099fe:	6123      	str	r3, [r4, #16]
    error_mgr.last_heartbeat = osKernelGetTickCount();
 8009a00:	f7ff fc90 	bl	8009324 <osKernelGetTickCount>
 8009a04:	6120      	str	r0, [r4, #16]
    error_mutex = osMutexNew(&error_mutex_attributes);
 8009a06:	4806      	ldr	r0, [pc, #24]	@ (8009a20 <ErrorMgr_Init+0x30>)
 8009a08:	f7ff fcfe 	bl	8009408 <osMutexNew>
 8009a0c:	4b05      	ldr	r3, [pc, #20]	@ (8009a24 <ErrorMgr_Init+0x34>)
 8009a0e:	6018      	str	r0, [r3, #0]
    if (error_mutex == NULL) {
 8009a10:	b108      	cbz	r0, 8009a16 <ErrorMgr_Init+0x26>
    return HAL_OK;
 8009a12:	2000      	movs	r0, #0
}
 8009a14:	bd10      	pop	{r4, pc}
        return HAL_ERROR;
 8009a16:	2001      	movs	r0, #1
 8009a18:	e7fc      	b.n	8009a14 <ErrorMgr_Init+0x24>
 8009a1a:	bf00      	nop
 8009a1c:	20000d4c 	.word	0x20000d4c
 8009a20:	0800fcac 	.word	0x0800fcac
 8009a24:	20000d48 	.word	0x20000d48

08009a28 <ErrorMgr_SetError>:
{
 8009a28:	b510      	push	{r4, lr}
 8009a2a:	4604      	mov	r4, r0
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 8009a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8009a30:	4b0d      	ldr	r3, [pc, #52]	@ (8009a68 <ErrorMgr_SetError+0x40>)
 8009a32:	6818      	ldr	r0, [r3, #0]
 8009a34:	f7ff fd33 	bl	800949e <osMutexAcquire>
 8009a38:	b9a0      	cbnz	r0, 8009a64 <ErrorMgr_SetError+0x3c>
        if (!(error_mgr.error_flags & error_flag)) {
 8009a3a:	4b0c      	ldr	r3, [pc, #48]	@ (8009a6c <ErrorMgr_SetError+0x44>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4223      	tst	r3, r4
 8009a40:	d109      	bne.n	8009a56 <ErrorMgr_SetError+0x2e>
            error_mgr.fault_count++;
 8009a42:	490a      	ldr	r1, [pc, #40]	@ (8009a6c <ErrorMgr_SetError+0x44>)
 8009a44:	7a4a      	ldrb	r2, [r1, #9]
 8009a46:	3201      	adds	r2, #1
 8009a48:	724a      	strb	r2, [r1, #9]
            if (error_flag & (ERROR_OVER_TEMP | ERROR_UNDER_VOLTAGE | 
 8009a4a:	4a09      	ldr	r2, [pc, #36]	@ (8009a70 <ErrorMgr_SetError+0x48>)
 8009a4c:	4214      	tst	r4, r2
 8009a4e:	d002      	beq.n	8009a56 <ErrorMgr_SetError+0x2e>
                error_mgr.state = BMS_STATE_ERROR;
 8009a50:	460a      	mov	r2, r1
 8009a52:	2105      	movs	r1, #5
 8009a54:	7211      	strb	r1, [r2, #8]
        error_mgr.error_flags |= error_flag;
 8009a56:	4323      	orrs	r3, r4
 8009a58:	4a04      	ldr	r2, [pc, #16]	@ (8009a6c <ErrorMgr_SetError+0x44>)
 8009a5a:	6013      	str	r3, [r2, #0]
        osMutexRelease(error_mutex);
 8009a5c:	4b02      	ldr	r3, [pc, #8]	@ (8009a68 <ErrorMgr_SetError+0x40>)
 8009a5e:	6818      	ldr	r0, [r3, #0]
 8009a60:	f7ff fd4c 	bl	80094fc <osMutexRelease>
}
 8009a64:	bd10      	pop	{r4, pc}
 8009a66:	bf00      	nop
 8009a68:	20000d48 	.word	0x20000d48
 8009a6c:	20000d4c 	.word	0x20000d4c
 8009a70:	00080301 	.word	0x00080301

08009a74 <ErrorMgr_ClearError>:
{
 8009a74:	b510      	push	{r4, lr}
 8009a76:	4604      	mov	r4, r0
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 8009a78:	f04f 31ff 	mov.w	r1, #4294967295
 8009a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8009ae8 <ErrorMgr_ClearError+0x74>)
 8009a7e:	6818      	ldr	r0, [r3, #0]
 8009a80:	f7ff fd0d 	bl	800949e <osMutexAcquire>
 8009a84:	b980      	cbnz	r0, 8009aa8 <ErrorMgr_ClearError+0x34>
        if (error_mgr.error_flags & error_flag) {
 8009a86:	4b19      	ldr	r3, [pc, #100]	@ (8009aec <ErrorMgr_ClearError+0x78>)
 8009a88:	6818      	ldr	r0, [r3, #0]
 8009a8a:	ea10 0c04 	ands.w	ip, r0, r4
 8009a8e:	d118      	bne.n	8009ac2 <ErrorMgr_ClearError+0x4e>
        error_mgr.error_flags &= ~error_flag;
 8009a90:	ea20 0004 	bic.w	r0, r0, r4
 8009a94:	4b15      	ldr	r3, [pc, #84]	@ (8009aec <ErrorMgr_ClearError+0x78>)
 8009a96:	6018      	str	r0, [r3, #0]
        if (error_mgr.error_flags == 0 && error_mgr.state == BMS_STATE_ERROR) {
 8009a98:	b910      	cbnz	r0, 8009aa0 <ErrorMgr_ClearError+0x2c>
 8009a9a:	7a1b      	ldrb	r3, [r3, #8]
 8009a9c:	2b05      	cmp	r3, #5
 8009a9e:	d01f      	beq.n	8009ae0 <ErrorMgr_ClearError+0x6c>
        osMutexRelease(error_mutex);
 8009aa0:	4b11      	ldr	r3, [pc, #68]	@ (8009ae8 <ErrorMgr_ClearError+0x74>)
 8009aa2:	6818      	ldr	r0, [r3, #0]
 8009aa4:	f7ff fd2a 	bl	80094fc <osMutexRelease>
}
 8009aa8:	bd10      	pop	{r4, pc}
            for (uint8_t bit = 0; bit < 32; bit++) {
 8009aaa:	3301      	adds	r3, #1
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	2b1f      	cmp	r3, #31
 8009ab0:	d80a      	bhi.n	8009ac8 <ErrorMgr_ClearError+0x54>
                if (cleared_bits & (1 << bit)) {
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	409a      	lsls	r2, r3
 8009ab6:	ea1c 0f02 	tst.w	ip, r2
 8009aba:	d0f6      	beq.n	8009aaa <ErrorMgr_ClearError+0x36>
                    cleared_count++;
 8009abc:	3101      	adds	r1, #1
 8009abe:	b2c9      	uxtb	r1, r1
 8009ac0:	e7f3      	b.n	8009aaa <ErrorMgr_ClearError+0x36>
            for (uint8_t bit = 0; bit < 32; bit++) {
 8009ac2:	2300      	movs	r3, #0
            uint8_t cleared_count = 0;
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	e7f2      	b.n	8009aae <ErrorMgr_ClearError+0x3a>
            if (error_mgr.fault_count >= cleared_count) {
 8009ac8:	4b08      	ldr	r3, [pc, #32]	@ (8009aec <ErrorMgr_ClearError+0x78>)
 8009aca:	7a5b      	ldrb	r3, [r3, #9]
 8009acc:	428b      	cmp	r3, r1
 8009ace:	d303      	bcc.n	8009ad8 <ErrorMgr_ClearError+0x64>
                error_mgr.fault_count -= cleared_count;
 8009ad0:	1a5b      	subs	r3, r3, r1
 8009ad2:	4a06      	ldr	r2, [pc, #24]	@ (8009aec <ErrorMgr_ClearError+0x78>)
 8009ad4:	7253      	strb	r3, [r2, #9]
 8009ad6:	e7db      	b.n	8009a90 <ErrorMgr_ClearError+0x1c>
                error_mgr.fault_count = 0;  // Safety check
 8009ad8:	4b04      	ldr	r3, [pc, #16]	@ (8009aec <ErrorMgr_ClearError+0x78>)
 8009ada:	2200      	movs	r2, #0
 8009adc:	725a      	strb	r2, [r3, #9]
 8009ade:	e7d7      	b.n	8009a90 <ErrorMgr_ClearError+0x1c>
            error_mgr.state = BMS_STATE_IDLE;
 8009ae0:	4b02      	ldr	r3, [pc, #8]	@ (8009aec <ErrorMgr_ClearError+0x78>)
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	721a      	strb	r2, [r3, #8]
 8009ae6:	e7db      	b.n	8009aa0 <ErrorMgr_ClearError+0x2c>
 8009ae8:	20000d48 	.word	0x20000d48
 8009aec:	20000d4c 	.word	0x20000d4c

08009af0 <ErrorMgr_SetWarning>:
{
 8009af0:	b510      	push	{r4, lr}
 8009af2:	4604      	mov	r4, r0
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 8009af4:	f04f 31ff 	mov.w	r1, #4294967295
 8009af8:	4b07      	ldr	r3, [pc, #28]	@ (8009b18 <ErrorMgr_SetWarning+0x28>)
 8009afa:	6818      	ldr	r0, [r3, #0]
 8009afc:	f7ff fccf 	bl	800949e <osMutexAcquire>
 8009b00:	b100      	cbz	r0, 8009b04 <ErrorMgr_SetWarning+0x14>
}
 8009b02:	bd10      	pop	{r4, pc}
        error_mgr.warning_flags |= warning_flag;
 8009b04:	4a05      	ldr	r2, [pc, #20]	@ (8009b1c <ErrorMgr_SetWarning+0x2c>)
 8009b06:	6853      	ldr	r3, [r2, #4]
 8009b08:	4323      	orrs	r3, r4
 8009b0a:	6053      	str	r3, [r2, #4]
        osMutexRelease(error_mutex);
 8009b0c:	4b02      	ldr	r3, [pc, #8]	@ (8009b18 <ErrorMgr_SetWarning+0x28>)
 8009b0e:	6818      	ldr	r0, [r3, #0]
 8009b10:	f7ff fcf4 	bl	80094fc <osMutexRelease>
}
 8009b14:	e7f5      	b.n	8009b02 <ErrorMgr_SetWarning+0x12>
 8009b16:	bf00      	nop
 8009b18:	20000d48 	.word	0x20000d48
 8009b1c:	20000d4c 	.word	0x20000d4c

08009b20 <ErrorMgr_ClearWarning>:
{
 8009b20:	b510      	push	{r4, lr}
 8009b22:	4604      	mov	r4, r0
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 8009b24:	f04f 31ff 	mov.w	r1, #4294967295
 8009b28:	4b07      	ldr	r3, [pc, #28]	@ (8009b48 <ErrorMgr_ClearWarning+0x28>)
 8009b2a:	6818      	ldr	r0, [r3, #0]
 8009b2c:	f7ff fcb7 	bl	800949e <osMutexAcquire>
 8009b30:	b100      	cbz	r0, 8009b34 <ErrorMgr_ClearWarning+0x14>
}
 8009b32:	bd10      	pop	{r4, pc}
        error_mgr.warning_flags &= ~warning_flag;
 8009b34:	4a05      	ldr	r2, [pc, #20]	@ (8009b4c <ErrorMgr_ClearWarning+0x2c>)
 8009b36:	6853      	ldr	r3, [r2, #4]
 8009b38:	ea23 0304 	bic.w	r3, r3, r4
 8009b3c:	6053      	str	r3, [r2, #4]
        osMutexRelease(error_mutex);
 8009b3e:	4b02      	ldr	r3, [pc, #8]	@ (8009b48 <ErrorMgr_ClearWarning+0x28>)
 8009b40:	6818      	ldr	r0, [r3, #0]
 8009b42:	f7ff fcdb 	bl	80094fc <osMutexRelease>
}
 8009b46:	e7f4      	b.n	8009b32 <ErrorMgr_ClearWarning+0x12>
 8009b48:	20000d48 	.word	0x20000d48
 8009b4c:	20000d4c 	.word	0x20000d4c

08009b50 <ErrorMgr_SetState>:
{
 8009b50:	b510      	push	{r4, lr}
 8009b52:	4604      	mov	r4, r0
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 8009b54:	f04f 31ff 	mov.w	r1, #4294967295
 8009b58:	4b0d      	ldr	r3, [pc, #52]	@ (8009b90 <ErrorMgr_SetState+0x40>)
 8009b5a:	6818      	ldr	r0, [r3, #0]
 8009b5c:	f7ff fc9f 	bl	800949e <osMutexAcquire>
 8009b60:	b980      	cbnz	r0, 8009b84 <ErrorMgr_SetState+0x34>
        if (error_mgr.state == BMS_STATE_ERROR && error_mgr.error_flags != 0) {
 8009b62:	4b0c      	ldr	r3, [pc, #48]	@ (8009b94 <ErrorMgr_SetState+0x44>)
 8009b64:	7a1b      	ldrb	r3, [r3, #8]
 8009b66:	2b05      	cmp	r3, #5
 8009b68:	d106      	bne.n	8009b78 <ErrorMgr_SetState+0x28>
 8009b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8009b94 <ErrorMgr_SetState+0x44>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	b11b      	cbz	r3, 8009b78 <ErrorMgr_SetState+0x28>
            if (state != BMS_STATE_ERROR && state != BMS_STATE_SHUTDOWN) {
 8009b70:	1f63      	subs	r3, r4, #5
 8009b72:	b2db      	uxtb	r3, r3
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d806      	bhi.n	8009b86 <ErrorMgr_SetState+0x36>
        error_mgr.state = state;
 8009b78:	4b06      	ldr	r3, [pc, #24]	@ (8009b94 <ErrorMgr_SetState+0x44>)
 8009b7a:	721c      	strb	r4, [r3, #8]
        osMutexRelease(error_mutex);
 8009b7c:	4b04      	ldr	r3, [pc, #16]	@ (8009b90 <ErrorMgr_SetState+0x40>)
 8009b7e:	6818      	ldr	r0, [r3, #0]
 8009b80:	f7ff fcbc 	bl	80094fc <osMutexRelease>
}
 8009b84:	bd10      	pop	{r4, pc}
                osMutexRelease(error_mutex);
 8009b86:	4b02      	ldr	r3, [pc, #8]	@ (8009b90 <ErrorMgr_SetState+0x40>)
 8009b88:	6818      	ldr	r0, [r3, #0]
 8009b8a:	f7ff fcb7 	bl	80094fc <osMutexRelease>
                return;
 8009b8e:	e7f9      	b.n	8009b84 <ErrorMgr_SetState+0x34>
 8009b90:	20000d48 	.word	0x20000d48
 8009b94:	20000d4c 	.word	0x20000d4c

08009b98 <ErrorMgr_GetStatus>:
    static uint8_t byte0_rotation = 0;
    static uint8_t byte1_rotation = 0;
    static uint8_t byte2_rotation = 0;
    static uint8_t byte3_rotation = 0;
    
    if (mgr == NULL) {
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	d032      	beq.n	8009c02 <ErrorMgr_GetStatus+0x6a>
{
 8009b9c:	b538      	push	{r3, r4, r5, lr}
 8009b9e:	4604      	mov	r4, r0
        return;
    }

    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 8009ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8009ba4:	4b17      	ldr	r3, [pc, #92]	@ (8009c04 <ErrorMgr_GetStatus+0x6c>)
 8009ba6:	6818      	ldr	r0, [r3, #0]
 8009ba8:	f7ff fc79 	bl	800949e <osMutexAcquire>
 8009bac:	b100      	cbz	r0, 8009bb0 <ErrorMgr_GetStatus+0x18>
        error_bytes[2] = RotateByteBits((uint8_t)((error_mgr.error_flags >> 16) & 0xFF), &byte2_rotation);
        error_bytes[3] = RotateByteBits((uint8_t)((error_mgr.error_flags >> 24) & 0xFF), &byte3_rotation);
        
        osMutexRelease(error_mutex);
    }
}/**
 8009bae:	bd38      	pop	{r3, r4, r5, pc}
        memcpy(mgr, &error_mgr, sizeof(Error_Manager_t));
 8009bb0:	4d15      	ldr	r5, [pc, #84]	@ (8009c08 <ErrorMgr_GetStatus+0x70>)
 8009bb2:	46ac      	mov	ip, r5
 8009bb4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8009bb8:	6020      	str	r0, [r4, #0]
 8009bba:	6061      	str	r1, [r4, #4]
 8009bbc:	60a2      	str	r2, [r4, #8]
 8009bbe:	60e3      	str	r3, [r4, #12]
 8009bc0:	f8dc 0000 	ldr.w	r0, [ip]
 8009bc4:	6120      	str	r0, [r4, #16]
        if (error_mgr.fault_count > 0) {
 8009bc6:	7a6b      	ldrb	r3, [r5, #9]
 8009bc8:	b10b      	cbz	r3, 8009bce <ErrorMgr_GetStatus+0x36>
            mgr->state = BMS_STATE_ERROR;
 8009bca:	2305      	movs	r3, #5
 8009bcc:	7223      	strb	r3, [r4, #8]
        error_bytes[0] = RotateByteBits((uint8_t)(error_mgr.error_flags & 0xFF), &byte0_rotation);
 8009bce:	4d0e      	ldr	r5, [pc, #56]	@ (8009c08 <ErrorMgr_GetStatus+0x70>)
 8009bd0:	490e      	ldr	r1, [pc, #56]	@ (8009c0c <ErrorMgr_GetStatus+0x74>)
 8009bd2:	7828      	ldrb	r0, [r5, #0]
 8009bd4:	f7ff fed0 	bl	8009978 <RotateByteBits>
 8009bd8:	7020      	strb	r0, [r4, #0]
        error_bytes[1] = RotateByteBits((uint8_t)((error_mgr.error_flags >> 8) & 0xFF), &byte1_rotation);
 8009bda:	490d      	ldr	r1, [pc, #52]	@ (8009c10 <ErrorMgr_GetStatus+0x78>)
 8009bdc:	7868      	ldrb	r0, [r5, #1]
 8009bde:	f7ff fecb 	bl	8009978 <RotateByteBits>
 8009be2:	7060      	strb	r0, [r4, #1]
        error_bytes[2] = RotateByteBits((uint8_t)((error_mgr.error_flags >> 16) & 0xFF), &byte2_rotation);
 8009be4:	490b      	ldr	r1, [pc, #44]	@ (8009c14 <ErrorMgr_GetStatus+0x7c>)
 8009be6:	78a8      	ldrb	r0, [r5, #2]
 8009be8:	f7ff fec6 	bl	8009978 <RotateByteBits>
 8009bec:	70a0      	strb	r0, [r4, #2]
        error_bytes[3] = RotateByteBits((uint8_t)((error_mgr.error_flags >> 24) & 0xFF), &byte3_rotation);
 8009bee:	490a      	ldr	r1, [pc, #40]	@ (8009c18 <ErrorMgr_GetStatus+0x80>)
 8009bf0:	78e8      	ldrb	r0, [r5, #3]
 8009bf2:	f7ff fec1 	bl	8009978 <RotateByteBits>
 8009bf6:	70e0      	strb	r0, [r4, #3]
        osMutexRelease(error_mutex);
 8009bf8:	4b02      	ldr	r3, [pc, #8]	@ (8009c04 <ErrorMgr_GetStatus+0x6c>)
 8009bfa:	6818      	ldr	r0, [r3, #0]
 8009bfc:	f7ff fc7e 	bl	80094fc <osMutexRelease>
 8009c00:	e7d5      	b.n	8009bae <ErrorMgr_GetStatus+0x16>
 8009c02:	4770      	bx	lr
 8009c04:	20000d48 	.word	0x20000d48
 8009c08:	20000d4c 	.word	0x20000d4c
 8009c0c:	20000d44 	.word	0x20000d44
 8009c10:	20000d43 	.word	0x20000d43
 8009c14:	20000d42 	.word	0x20000d42
 8009c18:	20000d41 	.word	0x20000d41

08009c1c <ErrorMgr_UpdateUptime>:
  * @brief  Update system uptime (call every second)
  * @retval None
  */
void ErrorMgr_UpdateUptime(void)
{
 8009c1c:	b508      	push	{r3, lr}
    if (osMutexAcquire(error_mutex, osWaitForever) == osOK) {
 8009c1e:	f04f 31ff 	mov.w	r1, #4294967295
 8009c22:	4b07      	ldr	r3, [pc, #28]	@ (8009c40 <ErrorMgr_UpdateUptime+0x24>)
 8009c24:	6818      	ldr	r0, [r3, #0]
 8009c26:	f7ff fc3a 	bl	800949e <osMutexAcquire>
 8009c2a:	b100      	cbz	r0, 8009c2e <ErrorMgr_UpdateUptime+0x12>
        error_mgr.uptime_seconds++;
        osMutexRelease(error_mutex);
    }
}
 8009c2c:	bd08      	pop	{r3, pc}
        error_mgr.uptime_seconds++;
 8009c2e:	4a05      	ldr	r2, [pc, #20]	@ (8009c44 <ErrorMgr_UpdateUptime+0x28>)
 8009c30:	68d3      	ldr	r3, [r2, #12]
 8009c32:	3301      	adds	r3, #1
 8009c34:	60d3      	str	r3, [r2, #12]
        osMutexRelease(error_mutex);
 8009c36:	4b02      	ldr	r3, [pc, #8]	@ (8009c40 <ErrorMgr_UpdateUptime+0x24>)
 8009c38:	6818      	ldr	r0, [r3, #0]
 8009c3a:	f7ff fc5f 	bl	80094fc <osMutexRelease>
}
 8009c3e:	e7f5      	b.n	8009c2c <ErrorMgr_UpdateUptime+0x10>
 8009c40:	20000d48 	.word	0x20000d48
 8009c44:	20000d4c 	.word	0x20000d4c

08009c48 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009c48:	4a13      	ldr	r2, [pc, #76]	@ (8009c98 <prvHeapInit+0x50>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009c4a:	f012 0f07 	tst.w	r2, #7
 8009c4e:	d01f      	beq.n	8009c90 <prvHeapInit+0x48>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009c50:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c52:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009c56:	f5c1 533b 	rsb	r3, r1, #11968	@ 0x2ec0
 8009c5a:	3320      	adds	r3, #32
 8009c5c:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c5e:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009c60:	480e      	ldr	r0, [pc, #56]	@ (8009c9c <prvHeapInit+0x54>)
 8009c62:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009c64:	2100      	movs	r1, #0
 8009c66:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009c68:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8009c6a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c6c:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8009c70:	480b      	ldr	r0, [pc, #44]	@ (8009ca0 <prvHeapInit+0x58>)
 8009c72:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8009c74:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009c76:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009c78:	1a99      	subs	r1, r3, r2
 8009c7a:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c7c:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c7e:	4b09      	ldr	r3, [pc, #36]	@ (8009ca4 <prvHeapInit+0x5c>)
 8009c80:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c82:	4b09      	ldr	r3, [pc, #36]	@ (8009ca8 <prvHeapInit+0x60>)
 8009c84:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c86:	4b09      	ldr	r3, [pc, #36]	@ (8009cac <prvHeapInit+0x64>)
 8009c88:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009c8c:	601a      	str	r2, [r3, #0]
}
 8009c8e:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009c90:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8009c94:	e7e4      	b.n	8009c60 <prvHeapInit+0x18>
 8009c96:	bf00      	nop
 8009c98:	20000d80 	.word	0x20000d80
 8009c9c:	20000d78 	.word	0x20000d78
 8009ca0:	20000d74 	.word	0x20000d74
 8009ca4:	20000d6c 	.word	0x20000d6c
 8009ca8:	20000d70 	.word	0x20000d70
 8009cac:	20000d60 	.word	0x20000d60

08009cb0 <prvInsertBlockIntoFreeList>:
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009cb0:	4b16      	ldr	r3, [pc, #88]	@ (8009d0c <prvInsertBlockIntoFreeList+0x5c>)
 8009cb2:	461a      	mov	r2, r3
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4283      	cmp	r3, r0
 8009cb8:	d3fb      	bcc.n	8009cb2 <prvInsertBlockIntoFreeList+0x2>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009cba:	6851      	ldr	r1, [r2, #4]
 8009cbc:	eb02 0c01 	add.w	ip, r2, r1
 8009cc0:	4584      	cmp	ip, r0
 8009cc2:	d009      	beq.n	8009cd8 <prvInsertBlockIntoFreeList+0x28>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009cc4:	6841      	ldr	r1, [r0, #4]
 8009cc6:	eb00 0c01 	add.w	ip, r0, r1
 8009cca:	4563      	cmp	r3, ip
 8009ccc:	d009      	beq.n	8009ce2 <prvInsertBlockIntoFreeList+0x32>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009cce:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009cd0:	4290      	cmp	r0, r2
 8009cd2:	d019      	beq.n	8009d08 <prvInsertBlockIntoFreeList+0x58>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009cd4:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
 8009cd6:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009cd8:	6840      	ldr	r0, [r0, #4]
 8009cda:	4401      	add	r1, r0
 8009cdc:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8009cde:	4610      	mov	r0, r2
 8009ce0:	e7f0      	b.n	8009cc4 <prvInsertBlockIntoFreeList+0x14>
{
 8009ce2:	b410      	push	{r4}
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009ce4:	4c0a      	ldr	r4, [pc, #40]	@ (8009d10 <prvInsertBlockIntoFreeList+0x60>)
 8009ce6:	6824      	ldr	r4, [r4, #0]
 8009ce8:	42a3      	cmp	r3, r4
 8009cea:	d00b      	beq.n	8009d04 <prvInsertBlockIntoFreeList+0x54>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009cec:	685b      	ldr	r3, [r3, #4]
 8009cee:	4419      	add	r1, r3
 8009cf0:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009cf2:	6813      	ldr	r3, [r2, #0]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	6003      	str	r3, [r0, #0]
	if( pxIterator != pxBlockToInsert )
 8009cf8:	4290      	cmp	r0, r2
 8009cfa:	d000      	beq.n	8009cfe <prvInsertBlockIntoFreeList+0x4e>
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009cfc:	6010      	str	r0, [r2, #0]
	}
}
 8009cfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d02:	4770      	bx	lr
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009d04:	6004      	str	r4, [r0, #0]
 8009d06:	e7f7      	b.n	8009cf8 <prvInsertBlockIntoFreeList+0x48>
 8009d08:	4770      	bx	lr
 8009d0a:	bf00      	nop
 8009d0c:	20000d78 	.word	0x20000d78
 8009d10:	20000d74 	.word	0x20000d74

08009d14 <pvPortMalloc>:
{
 8009d14:	b538      	push	{r3, r4, r5, lr}
 8009d16:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8009d18:	f005 f80c 	bl	800ed34 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8009d1c:	4b3d      	ldr	r3, [pc, #244]	@ (8009e14 <pvPortMalloc+0x100>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	b1ab      	cbz	r3, 8009d4e <pvPortMalloc+0x3a>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009d22:	4b3d      	ldr	r3, [pc, #244]	@ (8009e18 <pvPortMalloc+0x104>)
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	421c      	tst	r4, r3
 8009d28:	d114      	bne.n	8009d54 <pvPortMalloc+0x40>
			if( xWantedSize > 0 )
 8009d2a:	2c00      	cmp	r4, #0
 8009d2c:	d06a      	beq.n	8009e04 <pvPortMalloc+0xf0>
				xWantedSize += xHeapStructSize;
 8009d2e:	f104 0208 	add.w	r2, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009d32:	f014 0f07 	tst.w	r4, #7
 8009d36:	d002      	beq.n	8009d3e <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009d38:	f022 0207 	bic.w	r2, r2, #7
 8009d3c:	3208      	adds	r2, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009d3e:	b1d2      	cbz	r2, 8009d76 <pvPortMalloc+0x62>
 8009d40:	4b36      	ldr	r3, [pc, #216]	@ (8009e1c <pvPortMalloc+0x108>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d31a      	bcc.n	8009d7e <pvPortMalloc+0x6a>
				pxBlock = xStart.pxNextFreeBlock;
 8009d48:	4935      	ldr	r1, [pc, #212]	@ (8009e20 <pvPortMalloc+0x10c>)
 8009d4a:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d4c:	e01d      	b.n	8009d8a <pvPortMalloc+0x76>
			prvHeapInit();
 8009d4e:	f7ff ff7b 	bl	8009c48 <prvHeapInit>
 8009d52:	e7e6      	b.n	8009d22 <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
 8009d54:	f005 f890 	bl	800ee78 <xTaskResumeAll>
void *pvReturn = NULL;
 8009d58:	2500      	movs	r5, #0
			vApplicationMallocFailedHook();
 8009d5a:	f000 f957 	bl	800a00c <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d5e:	f015 0f07 	tst.w	r5, #7
 8009d62:	d055      	beq.n	8009e10 <pvPortMalloc+0xfc>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d68:	f383 8811 	msr	BASEPRI, r3
 8009d6c:	f3bf 8f6f 	isb	sy
 8009d70:	f3bf 8f4f 	dsb	sy
 8009d74:	e7fe      	b.n	8009d74 <pvPortMalloc+0x60>
	( void ) xTaskResumeAll();
 8009d76:	f005 f87f 	bl	800ee78 <xTaskResumeAll>
void *pvReturn = NULL;
 8009d7a:	2500      	movs	r5, #0
 8009d7c:	e7ed      	b.n	8009d5a <pvPortMalloc+0x46>
	( void ) xTaskResumeAll();
 8009d7e:	f005 f87b 	bl	800ee78 <xTaskResumeAll>
void *pvReturn = NULL;
 8009d82:	2500      	movs	r5, #0
 8009d84:	e7e9      	b.n	8009d5a <pvPortMalloc+0x46>
					pxPreviousBlock = pxBlock;
 8009d86:	4621      	mov	r1, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8009d88:	461c      	mov	r4, r3
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d8a:	6863      	ldr	r3, [r4, #4]
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d202      	bcs.n	8009d96 <pvPortMalloc+0x82>
 8009d90:	6823      	ldr	r3, [r4, #0]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d1f7      	bne.n	8009d86 <pvPortMalloc+0x72>
				if( pxBlock != pxEnd )
 8009d96:	4b1f      	ldr	r3, [pc, #124]	@ (8009e14 <pvPortMalloc+0x100>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	42a3      	cmp	r3, r4
 8009d9c:	d014      	beq.n	8009dc8 <pvPortMalloc+0xb4>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009d9e:	680d      	ldr	r5, [r1, #0]
 8009da0:	3508      	adds	r5, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009da2:	6823      	ldr	r3, [r4, #0]
 8009da4:	600b      	str	r3, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009da6:	6863      	ldr	r3, [r4, #4]
 8009da8:	1a9b      	subs	r3, r3, r2
 8009daa:	2b10      	cmp	r3, #16
 8009dac:	d914      	bls.n	8009dd8 <pvPortMalloc+0xc4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009dae:	18a0      	adds	r0, r4, r2
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009db0:	f010 0f07 	tst.w	r0, #7
 8009db4:	d00c      	beq.n	8009dd0 <pvPortMalloc+0xbc>
 8009db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dba:	f383 8811 	msr	BASEPRI, r3
 8009dbe:	f3bf 8f6f 	isb	sy
 8009dc2:	f3bf 8f4f 	dsb	sy
 8009dc6:	e7fe      	b.n	8009dc6 <pvPortMalloc+0xb2>
	( void ) xTaskResumeAll();
 8009dc8:	f005 f856 	bl	800ee78 <xTaskResumeAll>
void *pvReturn = NULL;
 8009dcc:	2500      	movs	r5, #0
 8009dce:	e7c4      	b.n	8009d5a <pvPortMalloc+0x46>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009dd0:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009dd2:	6062      	str	r2, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009dd4:	f7ff ff6c 	bl	8009cb0 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009dd8:	6862      	ldr	r2, [r4, #4]
 8009dda:	4910      	ldr	r1, [pc, #64]	@ (8009e1c <pvPortMalloc+0x108>)
 8009ddc:	680b      	ldr	r3, [r1, #0]
 8009dde:	1a9b      	subs	r3, r3, r2
 8009de0:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009de2:	4910      	ldr	r1, [pc, #64]	@ (8009e24 <pvPortMalloc+0x110>)
 8009de4:	6809      	ldr	r1, [r1, #0]
 8009de6:	428b      	cmp	r3, r1
 8009de8:	d201      	bcs.n	8009dee <pvPortMalloc+0xda>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009dea:	490e      	ldr	r1, [pc, #56]	@ (8009e24 <pvPortMalloc+0x110>)
 8009dec:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009dee:	4b0a      	ldr	r3, [pc, #40]	@ (8009e18 <pvPortMalloc+0x104>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4313      	orrs	r3, r2
 8009df4:	6063      	str	r3, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009df6:	2300      	movs	r3, #0
 8009df8:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 8009dfa:	4a0b      	ldr	r2, [pc, #44]	@ (8009e28 <pvPortMalloc+0x114>)
 8009dfc:	6813      	ldr	r3, [r2, #0]
 8009dfe:	3301      	adds	r3, #1
 8009e00:	6013      	str	r3, [r2, #0]
 8009e02:	e000      	b.n	8009e06 <pvPortMalloc+0xf2>
void *pvReturn = NULL;
 8009e04:	2500      	movs	r5, #0
	( void ) xTaskResumeAll();
 8009e06:	f005 f837 	bl	800ee78 <xTaskResumeAll>
		if( pvReturn == NULL )
 8009e0a:	2d00      	cmp	r5, #0
 8009e0c:	d1a7      	bne.n	8009d5e <pvPortMalloc+0x4a>
 8009e0e:	e7a4      	b.n	8009d5a <pvPortMalloc+0x46>
}
 8009e10:	4628      	mov	r0, r5
 8009e12:	bd38      	pop	{r3, r4, r5, pc}
 8009e14:	20000d74 	.word	0x20000d74
 8009e18:	20000d60 	.word	0x20000d60
 8009e1c:	20000d70 	.word	0x20000d70
 8009e20:	20000d78 	.word	0x20000d78
 8009e24:	20000d6c 	.word	0x20000d6c
 8009e28:	20000d68 	.word	0x20000d68

08009e2c <vPortFree>:
	if( pv != NULL )
 8009e2c:	2800      	cmp	r0, #0
 8009e2e:	d034      	beq.n	8009e9a <vPortFree+0x6e>
{
 8009e30:	b538      	push	{r3, r4, r5, lr}
 8009e32:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8009e34:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009e38:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009e3c:	4a17      	ldr	r2, [pc, #92]	@ (8009e9c <vPortFree+0x70>)
 8009e3e:	6812      	ldr	r2, [r2, #0]
 8009e40:	4213      	tst	r3, r2
 8009e42:	d108      	bne.n	8009e56 <vPortFree+0x2a>
 8009e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e48:	f383 8811 	msr	BASEPRI, r3
 8009e4c:	f3bf 8f6f 	isb	sy
 8009e50:	f3bf 8f4f 	dsb	sy
 8009e54:	e7fe      	b.n	8009e54 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009e56:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8009e5a:	b141      	cbz	r1, 8009e6e <vPortFree+0x42>
 8009e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e60:	f383 8811 	msr	BASEPRI, r3
 8009e64:	f3bf 8f6f 	isb	sy
 8009e68:	f3bf 8f4f 	dsb	sy
 8009e6c:	e7fe      	b.n	8009e6c <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009e6e:	ea23 0302 	bic.w	r3, r3, r2
 8009e72:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8009e76:	f004 ff5d 	bl	800ed34 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009e7a:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8009e7e:	4a08      	ldr	r2, [pc, #32]	@ (8009ea0 <vPortFree+0x74>)
 8009e80:	6813      	ldr	r3, [r2, #0]
 8009e82:	440b      	add	r3, r1
 8009e84:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009e86:	4628      	mov	r0, r5
 8009e88:	f7ff ff12 	bl	8009cb0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009e8c:	4a05      	ldr	r2, [pc, #20]	@ (8009ea4 <vPortFree+0x78>)
 8009e8e:	6813      	ldr	r3, [r2, #0]
 8009e90:	3301      	adds	r3, #1
 8009e92:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 8009e94:	f004 fff0 	bl	800ee78 <xTaskResumeAll>
}
 8009e98:	bd38      	pop	{r3, r4, r5, pc}
 8009e9a:	4770      	bx	lr
 8009e9c:	20000d60 	.word	0x20000d60
 8009ea0:	20000d70 	.word	0x20000d70
 8009ea4:	20000d64 	.word	0x20000d64

08009ea8 <xPortGetFreeHeapSize>:
}
 8009ea8:	4b01      	ldr	r3, [pc, #4]	@ (8009eb0 <xPortGetFreeHeapSize+0x8>)
 8009eaa:	6818      	ldr	r0, [r3, #0]
 8009eac:	4770      	bx	lr
 8009eae:	bf00      	nop
 8009eb0:	20000d70 	.word	0x20000d70

08009eb4 <xPortGetMinimumEverFreeHeapSize>:
}
 8009eb4:	4b01      	ldr	r3, [pc, #4]	@ (8009ebc <xPortGetMinimumEverFreeHeapSize+0x8>)
 8009eb6:	6818      	ldr	r0, [r3, #0]
 8009eb8:	4770      	bx	lr
 8009eba:	bf00      	nop
 8009ebc:	20000d6c 	.word	0x20000d6c

08009ec0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ec0:	f100 0308 	add.w	r3, r0, #8
 8009ec4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8009eca:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ecc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009ece:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009ed4:	4770      	bx	lr

08009ed6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009eda:	4770      	bx	lr

08009edc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8009edc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009ede:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009ee0:	689a      	ldr	r2, [r3, #8]
 8009ee2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009ee4:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009ee6:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009ee8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8009eea:	6803      	ldr	r3, [r0, #0]
 8009eec:	3301      	adds	r3, #1
 8009eee:	6003      	str	r3, [r0, #0]
}
 8009ef0:	4770      	bx	lr

08009ef2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009ef2:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009ef4:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009ef6:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009efa:	d011      	beq.n	8009f20 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009efc:	f100 0308 	add.w	r3, r0, #8
 8009f00:	461c      	mov	r4, r3
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	681a      	ldr	r2, [r3, #0]
 8009f06:	42aa      	cmp	r2, r5
 8009f08:	d9fa      	bls.n	8009f00 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009f0a:	6863      	ldr	r3, [r4, #4]
 8009f0c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009f0e:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009f10:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8009f12:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009f14:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8009f16:	6803      	ldr	r3, [r0, #0]
 8009f18:	3301      	adds	r3, #1
 8009f1a:	6003      	str	r3, [r0, #0]
}
 8009f1c:	bc30      	pop	{r4, r5}
 8009f1e:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8009f20:	6904      	ldr	r4, [r0, #16]
 8009f22:	e7f2      	b.n	8009f0a <vListInsert+0x18>

08009f24 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009f24:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009f26:	6841      	ldr	r1, [r0, #4]
 8009f28:	6882      	ldr	r2, [r0, #8]
 8009f2a:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009f2c:	6841      	ldr	r1, [r0, #4]
 8009f2e:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009f30:	685a      	ldr	r2, [r3, #4]
 8009f32:	4282      	cmp	r2, r0
 8009f34:	d006      	beq.n	8009f44 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009f36:	2200      	movs	r2, #0
 8009f38:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8009f3a:	681a      	ldr	r2, [r3, #0]
 8009f3c:	3a01      	subs	r2, #1
 8009f3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009f40:	6818      	ldr	r0, [r3, #0]
}
 8009f42:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009f44:	6882      	ldr	r2, [r0, #8]
 8009f46:	605a      	str	r2, [r3, #4]
 8009f48:	e7f5      	b.n	8009f36 <uxListRemove+0x12>
	...

08009f4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f4e:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f50:	ad03      	add	r5, sp, #12
 8009f52:	2400      	movs	r4, #0
 8009f54:	9403      	str	r4, [sp, #12]
 8009f56:	9404      	str	r4, [sp, #16]
 8009f58:	9405      	str	r4, [sp, #20]
 8009f5a:	9406      	str	r4, [sp, #24]
 8009f5c:	9407      	str	r4, [sp, #28]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009f5e:	4b20      	ldr	r3, [pc, #128]	@ (8009fe0 <MX_GPIO_Init+0x94>)
 8009f60:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f62:	f042 0201 	orr.w	r2, r2, #1
 8009f66:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009f68:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f6a:	f002 0201 	and.w	r2, r2, #1
 8009f6e:	9201      	str	r2, [sp, #4]
 8009f70:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009f72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f74:	f042 0202 	orr.w	r2, r2, #2
 8009f78:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009f7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f7c:	f003 0302 	and.w	r3, r3, #2
 8009f80:	9302      	str	r3, [sp, #8]
 8009f82:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MUX_SIG1_Pin|MUX_SIG3_Pin|BMS_RESET_Pin, GPIO_PIN_RESET);
 8009f84:	4e17      	ldr	r6, [pc, #92]	@ (8009fe4 <MX_GPIO_Init+0x98>)
 8009f86:	4622      	mov	r2, r4
 8009f88:	2162      	movs	r1, #98	@ 0x62
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	f002 fda8 	bl	800cae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MUX_SIG2_GPIO_Port, MUX_SIG2_Pin, GPIO_PIN_RESET);
 8009f90:	4622      	mov	r2, r4
 8009f92:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009f96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009f9a:	f002 fda1 	bl	800cae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MUX_SIG1_Pin MUX_SIG3_Pin BMS_RESET_Pin */
  GPIO_InitStruct.Pin = MUX_SIG1_Pin|MUX_SIG3_Pin|BMS_RESET_Pin;
 8009f9e:	2362      	movs	r3, #98	@ 0x62
 8009fa0:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009fa2:	2701      	movs	r7, #1
 8009fa4:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fa6:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fa8:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009faa:	4629      	mov	r1, r5
 8009fac:	4630      	mov	r0, r6
 8009fae:	f002 fcbf 	bl	800c930 <HAL_GPIO_Init>

  /*Configure GPIO pin : MUX_SIG2_Pin */
  GPIO_InitStruct.Pin = MUX_SIG2_Pin;
 8009fb2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009fb6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009fb8:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fba:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fbc:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(MUX_SIG2_GPIO_Port, &GPIO_InitStruct);
 8009fbe:	4629      	mov	r1, r5
 8009fc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009fc4:	f002 fcb4 	bl	800c930 <HAL_GPIO_Init>

  /*Configure GPIO pin : ALERT_IN_Pin */
  GPIO_InitStruct.Pin = ALERT_IN_Pin;
 8009fc8:	2380      	movs	r3, #128	@ 0x80
 8009fca:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8009fcc:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8009fd0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fd2:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(ALERT_IN_GPIO_Port, &GPIO_InitStruct);
 8009fd4:	4629      	mov	r1, r5
 8009fd6:	4630      	mov	r0, r6
 8009fd8:	f002 fcaa 	bl	800c930 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8009fdc:	b009      	add	sp, #36	@ 0x24
 8009fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fe0:	40021000 	.word	0x40021000
 8009fe4:	48000400 	.word	0x48000400

08009fe8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8009fe8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8009fea:	2001      	movs	r0, #1
 8009fec:	f7ff f9fe 	bl	80093ec <osDelay>
  for(;;)
 8009ff0:	e7fb      	b.n	8009fea <StartDefaultTask+0x2>

08009ff2 <ReadCellVoltageBMS1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadCellVoltageBMS1 */
void ReadCellVoltageBMS1(void *argument)
{
 8009ff2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ReadCellVoltageBMS1 */
  /* Call the BMS1 cell voltage monitoring task */
  CellVoltage_MonitorTask(argument);
 8009ff4:	f7fe ff88 	bl	8008f08 <CellVoltage_MonitorTask>
  /* USER CODE END ReadCellVoltageBMS1 */
}
 8009ff8:	bd08      	pop	{r3, pc}

08009ffa <ReadCellVoltageBMS2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadCellVoltageBMS2 */
void ReadCellVoltageBMS2(void *argument)
{
 8009ffa:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ReadCellVoltageBMS2 */
  /* Call the BMS2 cell voltage monitoring task */
  CellVoltage_MonitorTask_BMS2(argument);
 8009ffc:	f7ff f8f8 	bl	80091f0 <CellVoltage_MonitorTask_BMS2>
  /* USER CODE END ReadCellVoltageBMS2 */
}
 800a000:	bd08      	pop	{r3, pc}

0800a002 <ReadCellTemps>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadCellTemps */
void ReadCellTemps(void *argument)
{
 800a002:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ReadCellTemps */
  /* Call the cell temperature monitoring task */
  CellTemp_MonitorTask(argument);
 800a004:	f7fe fc9e 	bl	8008944 <CellTemp_MonitorTask>
  /* USER CODE END ReadCellTemps */
}
 800a008:	bd08      	pop	{r3, pc}
	...

0800a00c <vApplicationMallocFailedHook>:
{
 800a00c:	b500      	push	{lr}
 800a00e:	b083      	sub	sp, #12
 800a010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a014:	f383 8811 	msr	BASEPRI, r3
 800a018:	f3bf 8f6f 	isb	sy
 800a01c:	f3bf 8f4f 	dsb	sy
    HAL_GPIO_TogglePin(GPIOB, MUX_SIG1_Pin);
 800a020:	2102      	movs	r1, #2
 800a022:	4806      	ldr	r0, [pc, #24]	@ (800a03c <vApplicationMallocFailedHook+0x30>)
 800a024:	f002 fd61 	bl	800caea <HAL_GPIO_TogglePin>
    for(volatile uint32_t i = 0; i < 100000; i++);  // Busy wait
 800a028:	2300      	movs	r3, #0
 800a02a:	9301      	str	r3, [sp, #4]
 800a02c:	9a01      	ldr	r2, [sp, #4]
 800a02e:	4b04      	ldr	r3, [pc, #16]	@ (800a040 <vApplicationMallocFailedHook+0x34>)
 800a030:	429a      	cmp	r2, r3
 800a032:	d8f5      	bhi.n	800a020 <vApplicationMallocFailedHook+0x14>
 800a034:	9b01      	ldr	r3, [sp, #4]
 800a036:	3301      	adds	r3, #1
 800a038:	9301      	str	r3, [sp, #4]
 800a03a:	e7f7      	b.n	800a02c <vApplicationMallocFailedHook+0x20>
 800a03c:	48000400 	.word	0x48000400
 800a040:	0001869f 	.word	0x0001869f

0800a044 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a044:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800a046:	6802      	ldr	r2, [r0, #0]
 800a048:	4b03      	ldr	r3, [pc, #12]	@ (800a058 <HAL_TIM_PeriodElapsedCallback+0x14>)
 800a04a:	429a      	cmp	r2, r3
 800a04c:	d000      	beq.n	800a050 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800a04e:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 800a050:	f001 f89c 	bl	800b18c <HAL_IncTick>
}
 800a054:	e7fb      	b.n	800a04e <HAL_TIM_PeriodElapsedCallback+0xa>
 800a056:	bf00      	nop
 800a058:	40001000 	.word	0x40001000

0800a05c <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 800a05c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800a05e:	e7fe      	b.n	800a05e <Error_Handler+0x2>

0800a060 <MX_ADC1_Init>:
{
 800a060:	b500      	push	{lr}
 800a062:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 800a064:	2300      	movs	r3, #0
 800a066:	9300      	str	r3, [sp, #0]
 800a068:	9301      	str	r3, [sp, #4]
 800a06a:	9302      	str	r3, [sp, #8]
 800a06c:	9303      	str	r3, [sp, #12]
 800a06e:	9304      	str	r3, [sp, #16]
 800a070:	9305      	str	r3, [sp, #20]
  hadc1.Instance = ADC1;
 800a072:	4818      	ldr	r0, [pc, #96]	@ (800a0d4 <MX_ADC1_Init+0x74>)
 800a074:	4a18      	ldr	r2, [pc, #96]	@ (800a0d8 <MX_ADC1_Init+0x78>)
 800a076:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800a078:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a07a:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a07c:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a07e:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a080:	2204      	movs	r2, #4
 800a082:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800a084:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800a086:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 800a088:	2201      	movs	r2, #1
 800a08a:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a08c:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a090:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a092:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800a094:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800a098:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800a09a:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a09e:	f001 f8b5 	bl	800b20c <HAL_ADC_Init>
 800a0a2:	b998      	cbnz	r0, 800a0cc <MX_ADC1_Init+0x6c>
  sConfig.Channel = ADC_CHANNEL_5;  // ADC1 (PA0) - first thermistor channel
 800a0a4:	4b0d      	ldr	r3, [pc, #52]	@ (800a0dc <MX_ADC1_Init+0x7c>)
 800a0a6:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a0a8:	2306      	movs	r3, #6
 800a0aa:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;  // Longer sampling for high impedance thermistors
 800a0ac:	2307      	movs	r3, #7
 800a0ae:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a0b0:	237f      	movs	r3, #127	@ 0x7f
 800a0b2:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a0b4:	2304      	movs	r3, #4
 800a0b6:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a0bc:	4669      	mov	r1, sp
 800a0be:	4805      	ldr	r0, [pc, #20]	@ (800a0d4 <MX_ADC1_Init+0x74>)
 800a0c0:	f001 f9e6 	bl	800b490 <HAL_ADC_ConfigChannel>
 800a0c4:	b920      	cbnz	r0, 800a0d0 <MX_ADC1_Init+0x70>
}
 800a0c6:	b007      	add	sp, #28
 800a0c8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800a0cc:	f7ff ffc6 	bl	800a05c <Error_Handler>
    Error_Handler();
 800a0d0:	f7ff ffc4 	bl	800a05c <Error_Handler>
 800a0d4:	20003d74 	.word	0x20003d74
 800a0d8:	50040000 	.word	0x50040000
 800a0dc:	14f00020 	.word	0x14f00020

0800a0e0 <MX_CAN1_Init>:
{
 800a0e0:	b500      	push	{lr}
 800a0e2:	b08b      	sub	sp, #44	@ 0x2c
  hcan1.Instance = CAN1;
 800a0e4:	4818      	ldr	r0, [pc, #96]	@ (800a148 <MX_CAN1_Init+0x68>)
 800a0e6:	4b19      	ldr	r3, [pc, #100]	@ (800a14c <MX_CAN1_Init+0x6c>)
 800a0e8:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 10;
 800a0ea:	230a      	movs	r3, #10
 800a0ec:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800a0f2:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800a0f4:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800a0f8:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800a0fa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800a0fe:	6142      	str	r2, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800a100:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800a102:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800a104:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800a106:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800a108:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800a10a:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800a10c:	f001 fdc3 	bl	800bc96 <HAL_CAN_Init>
 800a110:	b9a8      	cbnz	r0, 800a13e <MX_CAN1_Init+0x5e>
  filterConfig.FilterBank = 0;
 800a112:	2300      	movs	r3, #0
 800a114:	9305      	str	r3, [sp, #20]
  filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800a116:	9306      	str	r3, [sp, #24]
  filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800a118:	2201      	movs	r2, #1
 800a11a:	9207      	str	r2, [sp, #28]
  filterConfig.FilterIdHigh = 0x0000;
 800a11c:	9300      	str	r3, [sp, #0]
  filterConfig.FilterIdLow = 0x0004;   // Only IDE bit set (extended ID)
 800a11e:	2104      	movs	r1, #4
 800a120:	9101      	str	r1, [sp, #4]
  filterConfig.FilterMaskIdHigh = 0x0000;  // Don't care about any ID bits
 800a122:	9302      	str	r3, [sp, #8]
  filterConfig.FilterMaskIdLow = 0x0004;   // But we DO care about IDE bit (only extended)
 800a124:	9103      	str	r1, [sp, #12]
  filterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800a126:	9304      	str	r3, [sp, #16]
  filterConfig.FilterActivation = ENABLE;
 800a128:	9208      	str	r2, [sp, #32]
  filterConfig.SlaveStartFilterBank = 14;
 800a12a:	230e      	movs	r3, #14
 800a12c:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_CAN_ConfigFilter(&hcan1, &filterConfig) != HAL_OK)
 800a12e:	4669      	mov	r1, sp
 800a130:	4805      	ldr	r0, [pc, #20]	@ (800a148 <MX_CAN1_Init+0x68>)
 800a132:	f001 fe56 	bl	800bde2 <HAL_CAN_ConfigFilter>
 800a136:	b920      	cbnz	r0, 800a142 <MX_CAN1_Init+0x62>
}
 800a138:	b00b      	add	sp, #44	@ 0x2c
 800a13a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800a13e:	f7ff ff8d 	bl	800a05c <Error_Handler>
    Error_Handler();
 800a142:	f7ff ff8b 	bl	800a05c <Error_Handler>
 800a146:	bf00      	nop
 800a148:	20003d4c 	.word	0x20003d4c
 800a14c:	40006400 	.word	0x40006400

0800a150 <MX_CRC_Init>:
{
 800a150:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 800a152:	4808      	ldr	r0, [pc, #32]	@ (800a174 <MX_CRC_Init+0x24>)
 800a154:	4b08      	ldr	r3, [pc, #32]	@ (800a178 <MX_CRC_Init+0x28>)
 800a156:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800a158:	2300      	movs	r3, #0
 800a15a:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800a15c:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800a15e:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800a160:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800a162:	2301      	movs	r3, #1
 800a164:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800a166:	f002 f9c5 	bl	800c4f4 <HAL_CRC_Init>
 800a16a:	b900      	cbnz	r0, 800a16e <MX_CRC_Init+0x1e>
}
 800a16c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800a16e:	f7ff ff75 	bl	800a05c <Error_Handler>
 800a172:	bf00      	nop
 800a174:	20003d28 	.word	0x20003d28
 800a178:	40023000 	.word	0x40023000

0800a17c <MX_I2C1_Init>:
{
 800a17c:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 800a17e:	4811      	ldr	r0, [pc, #68]	@ (800a1c4 <MX_I2C1_Init+0x48>)
 800a180:	4b11      	ldr	r3, [pc, #68]	@ (800a1c8 <MX_I2C1_Init+0x4c>)
 800a182:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00503D58;
 800a184:	4b11      	ldr	r3, [pc, #68]	@ (800a1cc <MX_I2C1_Init+0x50>)
 800a186:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800a188:	2300      	movs	r3, #0
 800a18a:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a18c:	2201      	movs	r2, #1
 800a18e:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a190:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800a192:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800a194:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a196:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a198:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a19a:	f002 fe5a 	bl	800ce52 <HAL_I2C_Init>
 800a19e:	b950      	cbnz	r0, 800a1b6 <MX_I2C1_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800a1a0:	2100      	movs	r1, #0
 800a1a2:	4808      	ldr	r0, [pc, #32]	@ (800a1c4 <MX_I2C1_Init+0x48>)
 800a1a4:	f003 f84a 	bl	800d23c <HAL_I2CEx_ConfigAnalogFilter>
 800a1a8:	b938      	cbnz	r0, 800a1ba <MX_I2C1_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800a1aa:	2100      	movs	r1, #0
 800a1ac:	4805      	ldr	r0, [pc, #20]	@ (800a1c4 <MX_I2C1_Init+0x48>)
 800a1ae:	f003 f872 	bl	800d296 <HAL_I2CEx_ConfigDigitalFilter>
 800a1b2:	b920      	cbnz	r0, 800a1be <MX_I2C1_Init+0x42>
}
 800a1b4:	bd08      	pop	{r3, pc}
    Error_Handler();
 800a1b6:	f7ff ff51 	bl	800a05c <Error_Handler>
    Error_Handler();
 800a1ba:	f7ff ff4f 	bl	800a05c <Error_Handler>
    Error_Handler();
 800a1be:	f7ff ff4d 	bl	800a05c <Error_Handler>
 800a1c2:	bf00      	nop
 800a1c4:	20003cd4 	.word	0x20003cd4
 800a1c8:	40005400 	.word	0x40005400
 800a1cc:	00503d58 	.word	0x00503d58

0800a1d0 <MX_I2C3_Init>:
{
 800a1d0:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 800a1d2:	4811      	ldr	r0, [pc, #68]	@ (800a218 <MX_I2C3_Init+0x48>)
 800a1d4:	4b11      	ldr	r3, [pc, #68]	@ (800a21c <MX_I2C3_Init+0x4c>)
 800a1d6:	6003      	str	r3, [r0, #0]
  hi2c3.Init.Timing = 0x00503D58;
 800a1d8:	4b11      	ldr	r3, [pc, #68]	@ (800a220 <MX_I2C3_Init+0x50>)
 800a1da:	6043      	str	r3, [r0, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	6083      	str	r3, [r0, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a1e0:	2201      	movs	r2, #1
 800a1e2:	60c2      	str	r2, [r0, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a1e4:	6103      	str	r3, [r0, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800a1e6:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800a1e8:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a1ea:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a1ec:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800a1ee:	f002 fe30 	bl	800ce52 <HAL_I2C_Init>
 800a1f2:	b950      	cbnz	r0, 800a20a <MX_I2C3_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800a1f4:	2100      	movs	r1, #0
 800a1f6:	4808      	ldr	r0, [pc, #32]	@ (800a218 <MX_I2C3_Init+0x48>)
 800a1f8:	f003 f820 	bl	800d23c <HAL_I2CEx_ConfigAnalogFilter>
 800a1fc:	b938      	cbnz	r0, 800a20e <MX_I2C3_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800a1fe:	2100      	movs	r1, #0
 800a200:	4805      	ldr	r0, [pc, #20]	@ (800a218 <MX_I2C3_Init+0x48>)
 800a202:	f003 f848 	bl	800d296 <HAL_I2CEx_ConfigDigitalFilter>
 800a206:	b920      	cbnz	r0, 800a212 <MX_I2C3_Init+0x42>
}
 800a208:	bd08      	pop	{r3, pc}
    Error_Handler();
 800a20a:	f7ff ff27 	bl	800a05c <Error_Handler>
    Error_Handler();
 800a20e:	f7ff ff25 	bl	800a05c <Error_Handler>
    Error_Handler();
 800a212:	f7ff ff23 	bl	800a05c <Error_Handler>
 800a216:	bf00      	nop
 800a218:	20003c80 	.word	0x20003c80
 800a21c:	40005c00 	.word	0x40005c00
 800a220:	00503d58 	.word	0x00503d58

0800a224 <SystemClock_Config>:
{
 800a224:	b500      	push	{lr}
 800a226:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a228:	2244      	movs	r2, #68	@ 0x44
 800a22a:	2100      	movs	r1, #0
 800a22c:	a805      	add	r0, sp, #20
 800a22e:	f005 fb3c 	bl	800f8aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a232:	2300      	movs	r3, #0
 800a234:	9300      	str	r3, [sp, #0]
 800a236:	9301      	str	r3, [sp, #4]
 800a238:	9302      	str	r3, [sp, #8]
 800a23a:	9303      	str	r3, [sp, #12]
 800a23c:	9304      	str	r3, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800a23e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a242:	f003 f9e5 	bl	800d610 <HAL_PWREx_ControlVoltageScaling>
 800a246:	bb18      	cbnz	r0, 800a290 <SystemClock_Config+0x6c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800a248:	2302      	movs	r3, #2
 800a24a:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a24c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a250:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a252:	2210      	movs	r2, #16
 800a254:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a256:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a258:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 800a25a:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800a25c:	2214      	movs	r2, #20
 800a25e:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800a260:	2207      	movs	r2, #7
 800a262:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800a264:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800a266:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a268:	a805      	add	r0, sp, #20
 800a26a:	f003 fab5 	bl	800d7d8 <HAL_RCC_OscConfig>
 800a26e:	b988      	cbnz	r0, 800a294 <SystemClock_Config+0x70>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a270:	230f      	movs	r3, #15
 800a272:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a274:	2303      	movs	r3, #3
 800a276:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a278:	2300      	movs	r3, #0
 800a27a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800a27c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a27e:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800a280:	2104      	movs	r1, #4
 800a282:	4668      	mov	r0, sp
 800a284:	f003 fdde 	bl	800de44 <HAL_RCC_ClockConfig>
 800a288:	b930      	cbnz	r0, 800a298 <SystemClock_Config+0x74>
}
 800a28a:	b017      	add	sp, #92	@ 0x5c
 800a28c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800a290:	f7ff fee4 	bl	800a05c <Error_Handler>
    Error_Handler();
 800a294:	f7ff fee2 	bl	800a05c <Error_Handler>
    Error_Handler();  
 800a298:	f7ff fee0 	bl	800a05c <Error_Handler>

0800a29c <main>:
{
 800a29c:	b508      	push	{r3, lr}
 800a29e:	b672      	cpsid	i
  SysTick->CTRL = 0;
 800a2a0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	611a      	str	r2, [r3, #16]
  SysTick->LOAD = 0;
 800a2a8:	615a      	str	r2, [r3, #20]
  SysTick->VAL = 0;
 800a2aa:	619a      	str	r2, [r3, #24]
  HAL_Init();
 800a2ac:	f000 ff5f 	bl	800b16e <HAL_Init>
  SystemClock_Config();
 800a2b0:	f7ff ffb8 	bl	800a224 <SystemClock_Config>
  MX_GPIO_Init();
 800a2b4:	f7ff fe4a 	bl	8009f4c <MX_GPIO_Init>
  MX_ADC1_Init();
 800a2b8:	f7ff fed2 	bl	800a060 <MX_ADC1_Init>
  MX_CAN1_Init();
 800a2bc:	f7ff ff10 	bl	800a0e0 <MX_CAN1_Init>
  MX_CRC_Init();
 800a2c0:	f7ff ff46 	bl	800a150 <MX_CRC_Init>
  MX_I2C1_Init();
 800a2c4:	f7ff ff5a 	bl	800a17c <MX_I2C1_Init>
  MX_I2C3_Init();
 800a2c8:	f7ff ff82 	bl	800a1d0 <MX_I2C3_Init>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 800a2cc:	217f      	movs	r1, #127	@ 0x7f
 800a2ce:	4829      	ldr	r0, [pc, #164]	@ (800a374 <main+0xd8>)
 800a2d0:	f001 fc95 	bl	800bbfe <HAL_ADCEx_Calibration_Start>
 800a2d4:	b108      	cbz	r0, 800a2da <main+0x3e>
    Error_Handler();
 800a2d6:	f7ff fec1 	bl	800a05c <Error_Handler>
  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 800a2da:	4827      	ldr	r0, [pc, #156]	@ (800a378 <main+0xdc>)
 800a2dc:	f001 fe04 	bl	800bee8 <HAL_CAN_Start>
 800a2e0:	b108      	cbz	r0, 800a2e6 <main+0x4a>
    Error_Handler();
 800a2e2:	f7ff febb 	bl	800a05c <Error_Handler>
  osKernelInitialize();
 800a2e6:	f7fe ffef 	bl	80092c8 <osKernelInitialize>
  I2C1Handle = osMutexNew(&I2C1_attributes);
 800a2ea:	4824      	ldr	r0, [pc, #144]	@ (800a37c <main+0xe0>)
 800a2ec:	f7ff f88c 	bl	8009408 <osMutexNew>
 800a2f0:	4b23      	ldr	r3, [pc, #140]	@ (800a380 <main+0xe4>)
 800a2f2:	6018      	str	r0, [r3, #0]
  I2C3Handle = osMutexNew(&I2C3_attributes);
 800a2f4:	4823      	ldr	r0, [pc, #140]	@ (800a384 <main+0xe8>)
 800a2f6:	f7ff f887 	bl	8009408 <osMutexNew>
 800a2fa:	4b23      	ldr	r3, [pc, #140]	@ (800a388 <main+0xec>)
 800a2fc:	6018      	str	r0, [r3, #0]
  CANHandle = osMutexNew(&CAN_attributes);
 800a2fe:	4823      	ldr	r0, [pc, #140]	@ (800a38c <main+0xf0>)
 800a300:	f7ff f882 	bl	8009408 <osMutexNew>
 800a304:	4b22      	ldr	r3, [pc, #136]	@ (800a390 <main+0xf4>)
 800a306:	6018      	str	r0, [r3, #0]
  Config_Init();
 800a308:	f7ff fae0 	bl	80098cc <Config_Init>
  if (ErrorMgr_Init() != HAL_OK)
 800a30c:	f7ff fb70 	bl	80099f0 <ErrorMgr_Init>
 800a310:	b108      	cbz	r0, 800a316 <main+0x7a>
    Error_Handler();
 800a312:	f7ff fea3 	bl	800a05c <Error_Handler>
  if (CAN_Manager_Init() != HAL_OK)
 800a316:	f7fd fff3 	bl	8008300 <CAN_Manager_Init>
 800a31a:	b108      	cbz	r0, 800a320 <main+0x84>
    Error_Handler();
 800a31c:	f7ff fe9e 	bl	800a05c <Error_Handler>
  ErrorMgr_SetState(BMS_STATE_IDLE);
 800a320:	2001      	movs	r0, #1
 800a322:	f7ff fc15 	bl	8009b50 <ErrorMgr_SetState>
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800a326:	4a1b      	ldr	r2, [pc, #108]	@ (800a394 <main+0xf8>)
 800a328:	2100      	movs	r1, #0
 800a32a:	481b      	ldr	r0, [pc, #108]	@ (800a398 <main+0xfc>)
 800a32c:	f7ff f804 	bl	8009338 <osThreadNew>
 800a330:	4b1a      	ldr	r3, [pc, #104]	@ (800a39c <main+0x100>)
 800a332:	6018      	str	r0, [r3, #0]
  CellVoltageBMS1Handle = osThreadNew(ReadCellVoltageBMS1, NULL, &CellVoltageBMS1_attributes);
 800a334:	4a1a      	ldr	r2, [pc, #104]	@ (800a3a0 <main+0x104>)
 800a336:	2100      	movs	r1, #0
 800a338:	481a      	ldr	r0, [pc, #104]	@ (800a3a4 <main+0x108>)
 800a33a:	f7fe fffd 	bl	8009338 <osThreadNew>
 800a33e:	4b1a      	ldr	r3, [pc, #104]	@ (800a3a8 <main+0x10c>)
 800a340:	6018      	str	r0, [r3, #0]
  CellVoltageBMS2Handle = osThreadNew(ReadCellVoltageBMS2, NULL, &CellVoltageBMS2_attributes);
 800a342:	4a1a      	ldr	r2, [pc, #104]	@ (800a3ac <main+0x110>)
 800a344:	2100      	movs	r1, #0
 800a346:	481a      	ldr	r0, [pc, #104]	@ (800a3b0 <main+0x114>)
 800a348:	f7fe fff6 	bl	8009338 <osThreadNew>
 800a34c:	4b19      	ldr	r3, [pc, #100]	@ (800a3b4 <main+0x118>)
 800a34e:	6018      	str	r0, [r3, #0]
  CellTemperatureHandle = osThreadNew(ReadCellTemps, NULL, &CellTemperature_attributes);
 800a350:	4a19      	ldr	r2, [pc, #100]	@ (800a3b8 <main+0x11c>)
 800a352:	2100      	movs	r1, #0
 800a354:	4819      	ldr	r0, [pc, #100]	@ (800a3bc <main+0x120>)
 800a356:	f7fe ffef 	bl	8009338 <osThreadNew>
 800a35a:	4b19      	ldr	r3, [pc, #100]	@ (800a3c0 <main+0x124>)
 800a35c:	6018      	str	r0, [r3, #0]
  CANManagerHandle = osThreadNew(CAN_ManagerTask, NULL, &CANManager_attributes);
 800a35e:	4a19      	ldr	r2, [pc, #100]	@ (800a3c4 <main+0x128>)
 800a360:	2100      	movs	r1, #0
 800a362:	4819      	ldr	r0, [pc, #100]	@ (800a3c8 <main+0x12c>)
 800a364:	f7fe ffe8 	bl	8009338 <osThreadNew>
 800a368:	4b18      	ldr	r3, [pc, #96]	@ (800a3cc <main+0x130>)
 800a36a:	6018      	str	r0, [r3, #0]
  osKernelStart();
 800a36c:	f7fe ffbe 	bl	80092ec <osKernelStart>
  while (1)
 800a370:	e7fe      	b.n	800a370 <main+0xd4>
 800a372:	bf00      	nop
 800a374:	20003d74 	.word	0x20003d74
 800a378:	20003d4c 	.word	0x20003d4c
 800a37c:	0800fcdc 	.word	0x0800fcdc
 800a380:	20003c68 	.word	0x20003c68
 800a384:	0800fccc 	.word	0x0800fccc
 800a388:	20003c64 	.word	0x20003c64
 800a38c:	0800fcbc 	.word	0x0800fcbc
 800a390:	20003c60 	.word	0x20003c60
 800a394:	0800fd7c 	.word	0x0800fd7c
 800a398:	08009fe9 	.word	0x08009fe9
 800a39c:	20003c7c 	.word	0x20003c7c
 800a3a0:	0800fd58 	.word	0x0800fd58
 800a3a4:	08009ff3 	.word	0x08009ff3
 800a3a8:	20003c78 	.word	0x20003c78
 800a3ac:	0800fd34 	.word	0x0800fd34
 800a3b0:	08009ffb 	.word	0x08009ffb
 800a3b4:	20003c74 	.word	0x20003c74
 800a3b8:	0800fd10 	.word	0x0800fd10
 800a3bc:	0800a003 	.word	0x0800a003
 800a3c0:	20003c70 	.word	0x20003c70
 800a3c4:	0800fcec 	.word	0x0800fcec
 800a3c8:	080085a5 	.word	0x080085a5
 800a3cc:	20003c6c 	.word	0x20003c6c

0800a3d0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a3d0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a3d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a40c <prvTaskExitError+0x3c>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3de:	d008      	beq.n	800a3f2 <prvTaskExitError+0x22>
 800a3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3e4:	f383 8811 	msr	BASEPRI, r3
 800a3e8:	f3bf 8f6f 	isb	sy
 800a3ec:	f3bf 8f4f 	dsb	sy
 800a3f0:	e7fe      	b.n	800a3f0 <prvTaskExitError+0x20>
 800a3f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f6:	f383 8811 	msr	BASEPRI, r3
 800a3fa:	f3bf 8f6f 	isb	sy
 800a3fe:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a402:	9b01      	ldr	r3, [sp, #4]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d0fc      	beq.n	800a402 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a408:	b002      	add	sp, #8
 800a40a:	4770      	bx	lr
 800a40c:	20000000 	.word	0x20000000

0800a410 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a410:	4808      	ldr	r0, [pc, #32]	@ (800a434 <prvPortStartFirstTask+0x24>)
 800a412:	6800      	ldr	r0, [r0, #0]
 800a414:	6800      	ldr	r0, [r0, #0]
 800a416:	f380 8808 	msr	MSP, r0
 800a41a:	f04f 0000 	mov.w	r0, #0
 800a41e:	f380 8814 	msr	CONTROL, r0
 800a422:	b662      	cpsie	i
 800a424:	b661      	cpsie	f
 800a426:	f3bf 8f4f 	dsb	sy
 800a42a:	f3bf 8f6f 	isb	sy
 800a42e:	df00      	svc	0
 800a430:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a432:	0000      	.short	0x0000
 800a434:	e000ed08 	.word	0xe000ed08

0800a438 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a438:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a448 <vPortEnableVFP+0x10>
 800a43c:	6801      	ldr	r1, [r0, #0]
 800a43e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a442:	6001      	str	r1, [r0, #0]
 800a444:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a446:	0000      	.short	0x0000
 800a448:	e000ed88 	.word	0xe000ed88

0800a44c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a44c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a450:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a454:	f021 0101 	bic.w	r1, r1, #1
 800a458:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a45c:	4b05      	ldr	r3, [pc, #20]	@ (800a474 <pxPortInitialiseStack+0x28>)
 800a45e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a462:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a466:	f06f 0302 	mvn.w	r3, #2
 800a46a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800a46e:	3844      	subs	r0, #68	@ 0x44
 800a470:	4770      	bx	lr
 800a472:	bf00      	nop
 800a474:	0800a3d1 	.word	0x0800a3d1
	...

0800a480 <SVC_Handler>:
	__asm volatile (
 800a480:	4b07      	ldr	r3, [pc, #28]	@ (800a4a0 <pxCurrentTCBConst2>)
 800a482:	6819      	ldr	r1, [r3, #0]
 800a484:	6808      	ldr	r0, [r1, #0]
 800a486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a48a:	f380 8809 	msr	PSP, r0
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f04f 0000 	mov.w	r0, #0
 800a496:	f380 8811 	msr	BASEPRI, r0
 800a49a:	4770      	bx	lr
 800a49c:	f3af 8000 	nop.w

0800a4a0 <pxCurrentTCBConst2>:
 800a4a0:	2000436c 	.word	0x2000436c

0800a4a4 <vPortEnterCritical>:
 800a4a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4a8:	f383 8811 	msr	BASEPRI, r3
 800a4ac:	f3bf 8f6f 	isb	sy
 800a4b0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800a4b4:	4a0b      	ldr	r2, [pc, #44]	@ (800a4e4 <vPortEnterCritical+0x40>)
 800a4b6:	6813      	ldr	r3, [r2, #0]
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800a4bc:	2b01      	cmp	r3, #1
 800a4be:	d000      	beq.n	800a4c2 <vPortEnterCritical+0x1e>
}
 800a4c0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a4c2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a4c6:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 800a4ca:	f013 0fff 	tst.w	r3, #255	@ 0xff
 800a4ce:	d0f7      	beq.n	800a4c0 <vPortEnterCritical+0x1c>
 800a4d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4d4:	f383 8811 	msr	BASEPRI, r3
 800a4d8:	f3bf 8f6f 	isb	sy
 800a4dc:	f3bf 8f4f 	dsb	sy
 800a4e0:	e7fe      	b.n	800a4e0 <vPortEnterCritical+0x3c>
 800a4e2:	bf00      	nop
 800a4e4:	20000000 	.word	0x20000000

0800a4e8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800a4e8:	4b09      	ldr	r3, [pc, #36]	@ (800a510 <vPortExitCritical+0x28>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	b943      	cbnz	r3, 800a500 <vPortExitCritical+0x18>
 800a4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f2:	f383 8811 	msr	BASEPRI, r3
 800a4f6:	f3bf 8f6f 	isb	sy
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	e7fe      	b.n	800a4fe <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800a500:	3b01      	subs	r3, #1
 800a502:	4a03      	ldr	r2, [pc, #12]	@ (800a510 <vPortExitCritical+0x28>)
 800a504:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a506:	b90b      	cbnz	r3, 800a50c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a508:	f383 8811 	msr	BASEPRI, r3
}
 800a50c:	4770      	bx	lr
 800a50e:	bf00      	nop
 800a510:	20000000 	.word	0x20000000
	...

0800a520 <PendSV_Handler>:
	__asm volatile
 800a520:	f3ef 8009 	mrs	r0, PSP
 800a524:	f3bf 8f6f 	isb	sy
 800a528:	4b15      	ldr	r3, [pc, #84]	@ (800a580 <pxCurrentTCBConst>)
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	f01e 0f10 	tst.w	lr, #16
 800a530:	bf08      	it	eq
 800a532:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a536:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53a:	6010      	str	r0, [r2, #0]
 800a53c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a540:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a544:	f380 8811 	msr	BASEPRI, r0
 800a548:	f3bf 8f4f 	dsb	sy
 800a54c:	f3bf 8f6f 	isb	sy
 800a550:	f004 fd34 	bl	800efbc <vTaskSwitchContext>
 800a554:	f04f 0000 	mov.w	r0, #0
 800a558:	f380 8811 	msr	BASEPRI, r0
 800a55c:	bc09      	pop	{r0, r3}
 800a55e:	6819      	ldr	r1, [r3, #0]
 800a560:	6808      	ldr	r0, [r1, #0]
 800a562:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a566:	f01e 0f10 	tst.w	lr, #16
 800a56a:	bf08      	it	eq
 800a56c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a570:	f380 8809 	msr	PSP, r0
 800a574:	f3bf 8f6f 	isb	sy
 800a578:	4770      	bx	lr
 800a57a:	bf00      	nop
 800a57c:	f3af 8000 	nop.w

0800a580 <pxCurrentTCBConst>:
 800a580:	2000436c 	.word	0x2000436c

0800a584 <xPortSysTickHandler>:
{
 800a584:	b508      	push	{r3, lr}
	__asm volatile
 800a586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a58a:	f383 8811 	msr	BASEPRI, r3
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800a596:	f004 fbe3 	bl	800ed60 <xTaskIncrementTick>
 800a59a:	b128      	cbz	r0, 800a5a8 <xPortSysTickHandler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a59c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a5a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5a4:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	f383 8811 	msr	BASEPRI, r3
}
 800a5ae:	bd08      	pop	{r3, pc}

0800a5b0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a5b0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a5b8:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a5ba:	4b05      	ldr	r3, [pc, #20]	@ (800a5d0 <vPortSetupTimerInterrupt+0x20>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	4905      	ldr	r1, [pc, #20]	@ (800a5d4 <vPortSetupTimerInterrupt+0x24>)
 800a5c0:	fba1 1303 	umull	r1, r3, r1, r3
 800a5c4:	099b      	lsrs	r3, r3, #6
 800a5c6:	3b01      	subs	r3, #1
 800a5c8:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a5ca:	2307      	movs	r3, #7
 800a5cc:	6113      	str	r3, [r2, #16]
}
 800a5ce:	4770      	bx	lr
 800a5d0:	2000002c 	.word	0x2000002c
 800a5d4:	10624dd3 	.word	0x10624dd3

0800a5d8 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a5d8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a5dc:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800a5e0:	4b3d      	ldr	r3, [pc, #244]	@ (800a6d8 <xPortStartScheduler+0x100>)
 800a5e2:	429a      	cmp	r2, r3
 800a5e4:	d01c      	beq.n	800a620 <xPortStartScheduler+0x48>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a5e6:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a5ea:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800a5ee:	4b3b      	ldr	r3, [pc, #236]	@ (800a6dc <xPortStartScheduler+0x104>)
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d01e      	beq.n	800a632 <xPortStartScheduler+0x5a>
{
 800a5f4:	b530      	push	{r4, r5, lr}
 800a5f6:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a5f8:	4b39      	ldr	r3, [pc, #228]	@ (800a6e0 <xPortStartScheduler+0x108>)
 800a5fa:	781a      	ldrb	r2, [r3, #0]
 800a5fc:	b2d2      	uxtb	r2, r2
 800a5fe:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a600:	22ff      	movs	r2, #255	@ 0xff
 800a602:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	b2db      	uxtb	r3, r3
 800a608:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a60c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a610:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a614:	4a33      	ldr	r2, [pc, #204]	@ (800a6e4 <xPortStartScheduler+0x10c>)
 800a616:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a618:	4b33      	ldr	r3, [pc, #204]	@ (800a6e8 <xPortStartScheduler+0x110>)
 800a61a:	2207      	movs	r2, #7
 800a61c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a61e:	e01b      	b.n	800a658 <xPortStartScheduler+0x80>
	__asm volatile
 800a620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a624:	f383 8811 	msr	BASEPRI, r3
 800a628:	f3bf 8f6f 	isb	sy
 800a62c:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a630:	e7fe      	b.n	800a630 <xPortStartScheduler+0x58>
 800a632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a636:	f383 8811 	msr	BASEPRI, r3
 800a63a:	f3bf 8f6f 	isb	sy
 800a63e:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a642:	e7fe      	b.n	800a642 <xPortStartScheduler+0x6a>
			ulMaxPRIGROUPValue--;
 800a644:	4a28      	ldr	r2, [pc, #160]	@ (800a6e8 <xPortStartScheduler+0x110>)
 800a646:	6813      	ldr	r3, [r2, #0]
 800a648:	3b01      	subs	r3, #1
 800a64a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a64c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a650:	005b      	lsls	r3, r3, #1
 800a652:	b2db      	uxtb	r3, r3
 800a654:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a658:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a65c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a660:	d1f0      	bne.n	800a644 <xPortStartScheduler+0x6c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a662:	4b21      	ldr	r3, [pc, #132]	@ (800a6e8 <xPortStartScheduler+0x110>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	2b03      	cmp	r3, #3
 800a668:	d008      	beq.n	800a67c <xPortStartScheduler+0xa4>
 800a66a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a66e:	f383 8811 	msr	BASEPRI, r3
 800a672:	f3bf 8f6f 	isb	sy
 800a676:	f3bf 8f4f 	dsb	sy
 800a67a:	e7fe      	b.n	800a67a <xPortStartScheduler+0xa2>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a67c:	021b      	lsls	r3, r3, #8
 800a67e:	4a1a      	ldr	r2, [pc, #104]	@ (800a6e8 <xPortStartScheduler+0x110>)
 800a680:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a682:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a686:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a688:	9b01      	ldr	r3, [sp, #4]
 800a68a:	b2db      	uxtb	r3, r3
 800a68c:	4a14      	ldr	r2, [pc, #80]	@ (800a6e0 <xPortStartScheduler+0x108>)
 800a68e:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a690:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
 800a694:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800a698:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a69c:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a6a0:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800a6a4:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a6a8:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 800a6ac:	f7ff ff80 	bl	800a5b0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800a6b0:	2500      	movs	r5, #0
 800a6b2:	4b0e      	ldr	r3, [pc, #56]	@ (800a6ec <xPortStartScheduler+0x114>)
 800a6b4:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 800a6b6:	f7ff febf 	bl	800a438 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a6ba:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 800a6be:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a6c2:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 800a6c6:	f7ff fea3 	bl	800a410 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800a6ca:	f004 fc77 	bl	800efbc <vTaskSwitchContext>
	prvTaskExitError();
 800a6ce:	f7ff fe7f 	bl	800a3d0 <prvTaskExitError>
}
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	b003      	add	sp, #12
 800a6d6:	bd30      	pop	{r4, r5, pc}
 800a6d8:	410fc271 	.word	0x410fc271
 800a6dc:	410fc270 	.word	0x410fc270
 800a6e0:	e000e400 	.word	0xe000e400
 800a6e4:	20003ddc 	.word	0x20003ddc
 800a6e8:	20003dd8 	.word	0x20003dd8
 800a6ec:	20000000 	.word	0x20000000

0800a6f0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a6f0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a6f4:	2b0f      	cmp	r3, #15
 800a6f6:	d90e      	bls.n	800a716 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a6f8:	4a11      	ldr	r2, [pc, #68]	@ (800a740 <vPortValidateInterruptPriority+0x50>)
 800a6fa:	5c9a      	ldrb	r2, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a6fc:	4b11      	ldr	r3, [pc, #68]	@ (800a744 <vPortValidateInterruptPriority+0x54>)
 800a6fe:	781b      	ldrb	r3, [r3, #0]
 800a700:	429a      	cmp	r2, r3
 800a702:	d208      	bcs.n	800a716 <vPortValidateInterruptPriority+0x26>
 800a704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a708:	f383 8811 	msr	BASEPRI, r3
 800a70c:	f3bf 8f6f 	isb	sy
 800a710:	f3bf 8f4f 	dsb	sy
 800a714:	e7fe      	b.n	800a714 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a716:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a71a:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 800a71e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a722:	4a09      	ldr	r2, [pc, #36]	@ (800a748 <vPortValidateInterruptPriority+0x58>)
 800a724:	6812      	ldr	r2, [r2, #0]
 800a726:	4293      	cmp	r3, r2
 800a728:	d908      	bls.n	800a73c <vPortValidateInterruptPriority+0x4c>
 800a72a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a72e:	f383 8811 	msr	BASEPRI, r3
 800a732:	f3bf 8f6f 	isb	sy
 800a736:	f3bf 8f4f 	dsb	sy
 800a73a:	e7fe      	b.n	800a73a <vPortValidateInterruptPriority+0x4a>
	}
 800a73c:	4770      	bx	lr
 800a73e:	bf00      	nop
 800a740:	e000e3f0 	.word	0xe000e3f0
 800a744:	20003ddc 	.word	0x20003ddc
 800a748:	20003dd8 	.word	0x20003dd8

0800a74c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a74c:	4603      	mov	r3, r0
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a74e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800a750:	b118      	cbz	r0, 800a75a <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a754:	6818      	ldr	r0, [r3, #0]
 800a756:	f1c0 0038 	rsb	r0, r0, #56	@ 0x38
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
		}

		return uxHighestPriorityOfWaitingTasks;
	}
 800a75a:	4770      	bx	lr

0800a75c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a75c:	b510      	push	{r4, lr}
 800a75e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a760:	f7ff fea0 	bl	800a4a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a764:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800a766:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a768:	429a      	cmp	r2, r3
 800a76a:	d004      	beq.n	800a776 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 800a76c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 800a76e:	f7ff febb 	bl	800a4e8 <vPortExitCritical>

	return xReturn;
}
 800a772:	4620      	mov	r0, r4
 800a774:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 800a776:	2401      	movs	r4, #1
 800a778:	e7f9      	b.n	800a76e <prvIsQueueFull+0x12>

0800a77a <prvIsQueueEmpty>:
{
 800a77a:	b510      	push	{r4, lr}
 800a77c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800a77e:	f7ff fe91 	bl	800a4a4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a782:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800a784:	b923      	cbnz	r3, 800a790 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
 800a786:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 800a788:	f7ff feae 	bl	800a4e8 <vPortExitCritical>
}
 800a78c:	4620      	mov	r0, r4
 800a78e:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
 800a790:	2400      	movs	r4, #0
 800a792:	e7f9      	b.n	800a788 <prvIsQueueEmpty+0xe>

0800a794 <prvCopyDataToQueue>:
{
 800a794:	b570      	push	{r4, r5, r6, lr}
 800a796:	4604      	mov	r4, r0
 800a798:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a79a:	6b86      	ldr	r6, [r0, #56]	@ 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a79c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800a79e:	b95a      	cbnz	r2, 800a7b8 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a7a0:	6803      	ldr	r3, [r0, #0]
 800a7a2:	b11b      	cbz	r3, 800a7ac <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 800a7a4:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a7a6:	3601      	adds	r6, #1
 800a7a8:	63a6      	str	r6, [r4, #56]	@ 0x38
}
 800a7aa:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a7ac:	6880      	ldr	r0, [r0, #8]
 800a7ae:	f004 fd83 	bl	800f2b8 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	60a3      	str	r3, [r4, #8]
 800a7b6:	e7f6      	b.n	800a7a6 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 800a7b8:	b96d      	cbnz	r5, 800a7d6 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a7ba:	6840      	ldr	r0, [r0, #4]
 800a7bc:	f005 f8a8 	bl	800f910 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a7c0:	6863      	ldr	r3, [r4, #4]
 800a7c2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800a7c4:	4413      	add	r3, r2
 800a7c6:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a7c8:	68a2      	ldr	r2, [r4, #8]
 800a7ca:	4293      	cmp	r3, r2
 800a7cc:	d319      	bcc.n	800a802 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a7ce:	6823      	ldr	r3, [r4, #0]
 800a7d0:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 800a7d2:	4628      	mov	r0, r5
 800a7d4:	e7e7      	b.n	800a7a6 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a7d6:	68c0      	ldr	r0, [r0, #12]
 800a7d8:	f005 f89a 	bl	800f910 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a7dc:	68e3      	ldr	r3, [r4, #12]
 800a7de:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800a7e0:	4251      	negs	r1, r2
 800a7e2:	1a9b      	subs	r3, r3, r2
 800a7e4:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a7e6:	6822      	ldr	r2, [r4, #0]
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d202      	bcs.n	800a7f2 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a7ec:	68a3      	ldr	r3, [r4, #8]
 800a7ee:	440b      	add	r3, r1
 800a7f0:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800a7f2:	2d02      	cmp	r5, #2
 800a7f4:	d001      	beq.n	800a7fa <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 800a7f6:	2000      	movs	r0, #0
 800a7f8:	e7d5      	b.n	800a7a6 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7fa:	b126      	cbz	r6, 800a806 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 800a7fc:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 800a7fe:	2000      	movs	r0, #0
 800a800:	e7d1      	b.n	800a7a6 <prvCopyDataToQueue+0x12>
 800a802:	4628      	mov	r0, r5
 800a804:	e7cf      	b.n	800a7a6 <prvCopyDataToQueue+0x12>
 800a806:	2000      	movs	r0, #0
 800a808:	e7cd      	b.n	800a7a6 <prvCopyDataToQueue+0x12>

0800a80a <prvCopyDataFromQueue>:
{
 800a80a:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a80c:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 800a80e:	b16a      	cbz	r2, 800a82c <prvCopyDataFromQueue+0x22>
{
 800a810:	b510      	push	{r4, lr}
 800a812:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a814:	68d9      	ldr	r1, [r3, #12]
 800a816:	4411      	add	r1, r2
 800a818:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a81a:	689c      	ldr	r4, [r3, #8]
 800a81c:	42a1      	cmp	r1, r4
 800a81e:	d301      	bcc.n	800a824 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a820:	6819      	ldr	r1, [r3, #0]
 800a822:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a824:	68d9      	ldr	r1, [r3, #12]
 800a826:	f005 f873 	bl	800f910 <memcpy>
}
 800a82a:	bd10      	pop	{r4, pc}
 800a82c:	4770      	bx	lr

0800a82e <prvUnlockQueue>:
{
 800a82e:	b538      	push	{r3, r4, r5, lr}
 800a830:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 800a832:	f7ff fe37 	bl	800a4a4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800a836:	f895 4045 	ldrb.w	r4, [r5, #69]	@ 0x45
 800a83a:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a83c:	e001      	b.n	800a842 <prvUnlockQueue+0x14>
			--cTxLock;
 800a83e:	3c01      	subs	r4, #1
 800a840:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a842:	2c00      	cmp	r4, #0
 800a844:	dd0a      	ble.n	800a85c <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a846:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800a848:	b143      	cbz	r3, 800a85c <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a84a:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800a84e:	f004 fc35 	bl	800f0bc <xTaskRemoveFromEventList>
 800a852:	2800      	cmp	r0, #0
 800a854:	d0f3      	beq.n	800a83e <prvUnlockQueue+0x10>
						vTaskMissedYield();
 800a856:	f004 fcc7 	bl	800f1e8 <vTaskMissedYield>
 800a85a:	e7f0      	b.n	800a83e <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 800a85c:	23ff      	movs	r3, #255	@ 0xff
 800a85e:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
	taskEXIT_CRITICAL();
 800a862:	f7ff fe41 	bl	800a4e8 <vPortExitCritical>
	taskENTER_CRITICAL();
 800a866:	f7ff fe1d 	bl	800a4a4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800a86a:	f895 4044 	ldrb.w	r4, [r5, #68]	@ 0x44
 800a86e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a870:	e001      	b.n	800a876 <prvUnlockQueue+0x48>
				--cRxLock;
 800a872:	3c01      	subs	r4, #1
 800a874:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a876:	2c00      	cmp	r4, #0
 800a878:	dd0a      	ble.n	800a890 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a87a:	692b      	ldr	r3, [r5, #16]
 800a87c:	b143      	cbz	r3, 800a890 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a87e:	f105 0010 	add.w	r0, r5, #16
 800a882:	f004 fc1b 	bl	800f0bc <xTaskRemoveFromEventList>
 800a886:	2800      	cmp	r0, #0
 800a888:	d0f3      	beq.n	800a872 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 800a88a:	f004 fcad 	bl	800f1e8 <vTaskMissedYield>
 800a88e:	e7f0      	b.n	800a872 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 800a890:	23ff      	movs	r3, #255	@ 0xff
 800a892:	f885 3044 	strb.w	r3, [r5, #68]	@ 0x44
	taskEXIT_CRITICAL();
 800a896:	f7ff fe27 	bl	800a4e8 <vPortExitCritical>
}
 800a89a:	bd38      	pop	{r3, r4, r5, pc}

0800a89c <xQueueGenericReset>:
{
 800a89c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 800a89e:	b1e0      	cbz	r0, 800a8da <xQueueGenericReset+0x3e>
 800a8a0:	460d      	mov	r5, r1
 800a8a2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800a8a4:	f7ff fdfe 	bl	800a4a4 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a8a8:	6823      	ldr	r3, [r4, #0]
 800a8aa:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800a8ac:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800a8ae:	fb01 3002 	mla	r0, r1, r2, r3
 800a8b2:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a8b4:	2000      	movs	r0, #0
 800a8b6:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a8b8:	6063      	str	r3, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a8ba:	3a01      	subs	r2, #1
 800a8bc:	fb02 3301 	mla	r3, r2, r1, r3
 800a8c0:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a8c2:	23ff      	movs	r3, #255	@ 0xff
 800a8c4:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a8c8:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 800a8cc:	b9fd      	cbnz	r5, 800a90e <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a8ce:	6923      	ldr	r3, [r4, #16]
 800a8d0:	b963      	cbnz	r3, 800a8ec <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 800a8d2:	f7ff fe09 	bl	800a4e8 <vPortExitCritical>
}
 800a8d6:	2001      	movs	r0, #1
 800a8d8:	bd38      	pop	{r3, r4, r5, pc}
 800a8da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8de:	f383 8811 	msr	BASEPRI, r3
 800a8e2:	f3bf 8f6f 	isb	sy
 800a8e6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800a8ea:	e7fe      	b.n	800a8ea <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a8ec:	f104 0010 	add.w	r0, r4, #16
 800a8f0:	f004 fbe4 	bl	800f0bc <xTaskRemoveFromEventList>
 800a8f4:	2800      	cmp	r0, #0
 800a8f6:	d0ec      	beq.n	800a8d2 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 800a8f8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800a8fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a900:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800a904:	f3bf 8f4f 	dsb	sy
 800a908:	f3bf 8f6f 	isb	sy
 800a90c:	e7e1      	b.n	800a8d2 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a90e:	f104 0010 	add.w	r0, r4, #16
 800a912:	f7ff fad5 	bl	8009ec0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a916:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800a91a:	f7ff fad1 	bl	8009ec0 <vListInitialise>
 800a91e:	e7d8      	b.n	800a8d2 <xQueueGenericReset+0x36>

0800a920 <prvInitialiseNewQueue>:
{
 800a920:	b538      	push	{r3, r4, r5, lr}
 800a922:	461d      	mov	r5, r3
 800a924:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 800a926:	460b      	mov	r3, r1
 800a928:	b949      	cbnz	r1, 800a93e <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a92a:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800a92c:	63e0      	str	r0, [r4, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a92e:	6423      	str	r3, [r4, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a930:	2101      	movs	r1, #1
 800a932:	4620      	mov	r0, r4
 800a934:	f7ff ffb2 	bl	800a89c <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800a938:	f884 504c 	strb.w	r5, [r4, #76]	@ 0x4c
}
 800a93c:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a93e:	6022      	str	r2, [r4, #0]
 800a940:	e7f4      	b.n	800a92c <prvInitialiseNewQueue+0xc>

0800a942 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a942:	b940      	cbnz	r0, 800a956 <xQueueGenericCreateStatic+0x14>
 800a944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a948:	f383 8811 	msr	BASEPRI, r3
 800a94c:	f3bf 8f6f 	isb	sy
 800a950:	f3bf 8f4f 	dsb	sy
 800a954:	e7fe      	b.n	800a954 <xQueueGenericCreateStatic+0x12>
	{
 800a956:	b510      	push	{r4, lr}
 800a958:	b084      	sub	sp, #16
 800a95a:	461c      	mov	r4, r3
 800a95c:	4684      	mov	ip, r0
		configASSERT( pxStaticQueue != NULL );
 800a95e:	b153      	cbz	r3, 800a976 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a960:	b192      	cbz	r2, 800a988 <xQueueGenericCreateStatic+0x46>
 800a962:	b989      	cbnz	r1, 800a988 <xQueueGenericCreateStatic+0x46>
 800a964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a968:	f383 8811 	msr	BASEPRI, r3
 800a96c:	f3bf 8f6f 	isb	sy
 800a970:	f3bf 8f4f 	dsb	sy
 800a974:	e7fe      	b.n	800a974 <xQueueGenericCreateStatic+0x32>
 800a976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a97a:	f383 8811 	msr	BASEPRI, r3
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 800a986:	e7fe      	b.n	800a986 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a988:	b16a      	cbz	r2, 800a9a6 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a98a:	2350      	movs	r3, #80	@ 0x50
 800a98c:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a98e:	9b03      	ldr	r3, [sp, #12]
 800a990:	2b50      	cmp	r3, #80	@ 0x50
 800a992:	d013      	beq.n	800a9bc <xQueueGenericCreateStatic+0x7a>
 800a994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a998:	f383 8811 	msr	BASEPRI, r3
 800a99c:	f3bf 8f6f 	isb	sy
 800a9a0:	f3bf 8f4f 	dsb	sy
 800a9a4:	e7fe      	b.n	800a9a4 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a9a6:	2900      	cmp	r1, #0
 800a9a8:	d0ef      	beq.n	800a98a <xQueueGenericCreateStatic+0x48>
 800a9aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ae:	f383 8811 	msr	BASEPRI, r3
 800a9b2:	f3bf 8f6f 	isb	sy
 800a9b6:	f3bf 8f4f 	dsb	sy
 800a9ba:	e7fe      	b.n	800a9ba <xQueueGenericCreateStatic+0x78>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a9bc:	9b03      	ldr	r3, [sp, #12]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a9c4:	9400      	str	r4, [sp, #0]
 800a9c6:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800a9ca:	4660      	mov	r0, ip
 800a9cc:	f7ff ffa8 	bl	800a920 <prvInitialiseNewQueue>
	}
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	b004      	add	sp, #16
 800a9d4:	bd10      	pop	{r4, pc}

0800a9d6 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a9d6:	b940      	cbnz	r0, 800a9ea <xQueueGenericCreate+0x14>
 800a9d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9dc:	f383 8811 	msr	BASEPRI, r3
 800a9e0:	f3bf 8f6f 	isb	sy
 800a9e4:	f3bf 8f4f 	dsb	sy
 800a9e8:	e7fe      	b.n	800a9e8 <xQueueGenericCreate+0x12>
	{
 800a9ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9ec:	b083      	sub	sp, #12
 800a9ee:	460d      	mov	r5, r1
 800a9f0:	4614      	mov	r4, r2
 800a9f2:	4606      	mov	r6, r0
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9f4:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a9f8:	3050      	adds	r0, #80	@ 0x50
 800a9fa:	f7ff f98b 	bl	8009d14 <pvPortMalloc>
		if( pxNewQueue != NULL )
 800a9fe:	4607      	mov	r7, r0
 800aa00:	b150      	cbz	r0, 800aa18 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800aa02:	2300      	movs	r3, #0
 800aa04:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800aa08:	9000      	str	r0, [sp, #0]
 800aa0a:	4623      	mov	r3, r4
 800aa0c:	f100 0250 	add.w	r2, r0, #80	@ 0x50
 800aa10:	4629      	mov	r1, r5
 800aa12:	4630      	mov	r0, r6
 800aa14:	f7ff ff84 	bl	800a920 <prvInitialiseNewQueue>
	}
 800aa18:	4638      	mov	r0, r7
 800aa1a:	b003      	add	sp, #12
 800aa1c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aa1e <xQueueGenericSend>:
{
 800aa1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa20:	b085      	sub	sp, #20
 800aa22:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 800aa24:	b188      	cbz	r0, 800aa4a <xQueueGenericSend+0x2c>
 800aa26:	460f      	mov	r7, r1
 800aa28:	461d      	mov	r5, r3
 800aa2a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa2c:	b1b1      	cbz	r1, 800aa5c <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aa2e:	2d02      	cmp	r5, #2
 800aa30:	d120      	bne.n	800aa74 <xQueueGenericSend+0x56>
 800aa32:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800aa34:	2b01      	cmp	r3, #1
 800aa36:	d01d      	beq.n	800aa74 <xQueueGenericSend+0x56>
 800aa38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa3c:	f383 8811 	msr	BASEPRI, r3
 800aa40:	f3bf 8f6f 	isb	sy
 800aa44:	f3bf 8f4f 	dsb	sy
 800aa48:	e7fe      	b.n	800aa48 <xQueueGenericSend+0x2a>
 800aa4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa4e:	f383 8811 	msr	BASEPRI, r3
 800aa52:	f3bf 8f6f 	isb	sy
 800aa56:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800aa5a:	e7fe      	b.n	800aa5a <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aa5c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d0e5      	beq.n	800aa2e <xQueueGenericSend+0x10>
 800aa62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa66:	f383 8811 	msr	BASEPRI, r3
 800aa6a:	f3bf 8f6f 	isb	sy
 800aa6e:	f3bf 8f4f 	dsb	sy
 800aa72:	e7fe      	b.n	800aa72 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aa74:	f004 fbc4 	bl	800f200 <xTaskGetSchedulerState>
 800aa78:	4606      	mov	r6, r0
 800aa7a:	b958      	cbnz	r0, 800aa94 <xQueueGenericSend+0x76>
 800aa7c:	9b01      	ldr	r3, [sp, #4]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d048      	beq.n	800ab14 <xQueueGenericSend+0xf6>
 800aa82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa86:	f383 8811 	msr	BASEPRI, r3
 800aa8a:	f3bf 8f6f 	isb	sy
 800aa8e:	f3bf 8f4f 	dsb	sy
 800aa92:	e7fe      	b.n	800aa92 <xQueueGenericSend+0x74>
 800aa94:	2600      	movs	r6, #0
 800aa96:	e03d      	b.n	800ab14 <xQueueGenericSend+0xf6>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aa98:	462a      	mov	r2, r5
 800aa9a:	4639      	mov	r1, r7
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f7ff fe79 	bl	800a794 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aaa2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800aaa4:	b97b      	cbnz	r3, 800aac6 <xQueueGenericSend+0xa8>
					else if( xYieldRequired != pdFALSE )
 800aaa6:	b148      	cbz	r0, 800aabc <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 800aaa8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800aaac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aab0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800aab4:	f3bf 8f4f 	dsb	sy
 800aab8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800aabc:	f7ff fd14 	bl	800a4e8 <vPortExitCritical>
				return pdPASS;
 800aac0:	2001      	movs	r0, #1
}
 800aac2:	b005      	add	sp, #20
 800aac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aac6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800aaca:	f004 faf7 	bl	800f0bc <xTaskRemoveFromEventList>
 800aace:	2800      	cmp	r0, #0
 800aad0:	d0f4      	beq.n	800aabc <xQueueGenericSend+0x9e>
							queueYIELD_IF_USING_PREEMPTION();
 800aad2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800aad6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aada:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800aade:	f3bf 8f4f 	dsb	sy
 800aae2:	f3bf 8f6f 	isb	sy
 800aae6:	e7e9      	b.n	800aabc <xQueueGenericSend+0x9e>
					taskEXIT_CRITICAL();
 800aae8:	f7ff fcfe 	bl	800a4e8 <vPortExitCritical>
					return errQUEUE_FULL;
 800aaec:	2000      	movs	r0, #0
 800aaee:	e7e8      	b.n	800aac2 <xQueueGenericSend+0xa4>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aaf0:	a802      	add	r0, sp, #8
 800aaf2:	f004 fb29 	bl	800f148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aaf6:	2601      	movs	r6, #1
 800aaf8:	e019      	b.n	800ab2e <xQueueGenericSend+0x110>
		prvLockQueue( pxQueue );
 800aafa:	2300      	movs	r3, #0
 800aafc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800ab00:	e021      	b.n	800ab46 <xQueueGenericSend+0x128>
 800ab02:	2300      	movs	r3, #0
 800ab04:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800ab08:	e023      	b.n	800ab52 <xQueueGenericSend+0x134>
				prvUnlockQueue( pxQueue );
 800ab0a:	4620      	mov	r0, r4
 800ab0c:	f7ff fe8f 	bl	800a82e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ab10:	f004 f9b2 	bl	800ee78 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800ab14:	f7ff fcc6 	bl	800a4a4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ab18:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ab1a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d3bb      	bcc.n	800aa98 <xQueueGenericSend+0x7a>
 800ab20:	2d02      	cmp	r5, #2
 800ab22:	d0b9      	beq.n	800aa98 <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab24:	9b01      	ldr	r3, [sp, #4]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d0de      	beq.n	800aae8 <xQueueGenericSend+0xca>
				else if( xEntryTimeSet == pdFALSE )
 800ab2a:	2e00      	cmp	r6, #0
 800ab2c:	d0e0      	beq.n	800aaf0 <xQueueGenericSend+0xd2>
		taskEXIT_CRITICAL();
 800ab2e:	f7ff fcdb 	bl	800a4e8 <vPortExitCritical>
		vTaskSuspendAll();
 800ab32:	f004 f8ff 	bl	800ed34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab36:	f7ff fcb5 	bl	800a4a4 <vPortEnterCritical>
 800ab3a:	f894 2044 	ldrb.w	r2, [r4, #68]	@ 0x44
 800ab3e:	b252      	sxtb	r2, r2
 800ab40:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ab44:	d0d9      	beq.n	800aafa <xQueueGenericSend+0xdc>
 800ab46:	f894 2045 	ldrb.w	r2, [r4, #69]	@ 0x45
 800ab4a:	b252      	sxtb	r2, r2
 800ab4c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ab50:	d0d7      	beq.n	800ab02 <xQueueGenericSend+0xe4>
 800ab52:	f7ff fcc9 	bl	800a4e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ab56:	a901      	add	r1, sp, #4
 800ab58:	a802      	add	r0, sp, #8
 800ab5a:	f004 fb01 	bl	800f160 <xTaskCheckForTimeOut>
 800ab5e:	b9d8      	cbnz	r0, 800ab98 <xQueueGenericSend+0x17a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ab60:	4620      	mov	r0, r4
 800ab62:	f7ff fdfb 	bl	800a75c <prvIsQueueFull>
 800ab66:	2800      	cmp	r0, #0
 800ab68:	d0cf      	beq.n	800ab0a <xQueueGenericSend+0xec>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ab6a:	9901      	ldr	r1, [sp, #4]
 800ab6c:	f104 0010 	add.w	r0, r4, #16
 800ab70:	f004 fa70 	bl	800f054 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ab74:	4620      	mov	r0, r4
 800ab76:	f7ff fe5a 	bl	800a82e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ab7a:	f004 f97d 	bl	800ee78 <xTaskResumeAll>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	d1c8      	bne.n	800ab14 <xQueueGenericSend+0xf6>
					portYIELD_WITHIN_API();
 800ab82:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800ab86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab8a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800ab8e:	f3bf 8f4f 	dsb	sy
 800ab92:	f3bf 8f6f 	isb	sy
 800ab96:	e7bd      	b.n	800ab14 <xQueueGenericSend+0xf6>
			prvUnlockQueue( pxQueue );
 800ab98:	4620      	mov	r0, r4
 800ab9a:	f7ff fe48 	bl	800a82e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ab9e:	f004 f96b 	bl	800ee78 <xTaskResumeAll>
			return errQUEUE_FULL;
 800aba2:	2000      	movs	r0, #0
 800aba4:	e78d      	b.n	800aac2 <xQueueGenericSend+0xa4>

0800aba6 <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 800aba6:	b148      	cbz	r0, 800abbc <prvInitialiseMutex+0x16>
	{
 800aba8:	b508      	push	{r3, lr}
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800abaa:	2100      	movs	r1, #0
 800abac:	6081      	str	r1, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800abae:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800abb0:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800abb2:	460b      	mov	r3, r1
 800abb4:	460a      	mov	r2, r1
 800abb6:	f7ff ff32 	bl	800aa1e <xQueueGenericSend>
	}
 800abba:	bd08      	pop	{r3, pc}
 800abbc:	4770      	bx	lr

0800abbe <xQueueCreateMutex>:
	{
 800abbe:	b510      	push	{r4, lr}
 800abc0:	4602      	mov	r2, r0
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800abc2:	2100      	movs	r1, #0
 800abc4:	2001      	movs	r0, #1
 800abc6:	f7ff ff06 	bl	800a9d6 <xQueueGenericCreate>
 800abca:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800abcc:	f7ff ffeb 	bl	800aba6 <prvInitialiseMutex>
	}
 800abd0:	4620      	mov	r0, r4
 800abd2:	bd10      	pop	{r4, pc}

0800abd4 <xQueueCreateMutexStatic>:
	{
 800abd4:	b510      	push	{r4, lr}
 800abd6:	b082      	sub	sp, #8
 800abd8:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800abda:	9000      	str	r0, [sp, #0]
 800abdc:	2200      	movs	r2, #0
 800abde:	4611      	mov	r1, r2
 800abe0:	2001      	movs	r0, #1
 800abe2:	f7ff feae 	bl	800a942 <xQueueGenericCreateStatic>
 800abe6:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800abe8:	f7ff ffdd 	bl	800aba6 <prvInitialiseMutex>
	}
 800abec:	4620      	mov	r0, r4
 800abee:	b002      	add	sp, #8
 800abf0:	bd10      	pop	{r4, pc}

0800abf2 <xQueueGiveMutexRecursive>:
	{
 800abf2:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 800abf4:	b138      	cbz	r0, 800ac06 <xQueueGiveMutexRecursive+0x14>
 800abf6:	4604      	mov	r4, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800abf8:	6885      	ldr	r5, [r0, #8]
 800abfa:	f004 fafb 	bl	800f1f4 <xTaskGetCurrentTaskHandle>
 800abfe:	4285      	cmp	r5, r0
 800ac00:	d00a      	beq.n	800ac18 <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 800ac02:	2000      	movs	r0, #0
	}
 800ac04:	bd38      	pop	{r3, r4, r5, pc}
 800ac06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac0a:	f383 8811 	msr	BASEPRI, r3
 800ac0e:	f3bf 8f6f 	isb	sy
 800ac12:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 800ac16:	e7fe      	b.n	800ac16 <xQueueGiveMutexRecursive+0x24>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800ac18:	68e3      	ldr	r3, [r4, #12]
 800ac1a:	3b01      	subs	r3, #1
 800ac1c:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800ac1e:	b10b      	cbz	r3, 800ac24 <xQueueGiveMutexRecursive+0x32>
			xReturn = pdPASS;
 800ac20:	2001      	movs	r0, #1
		return xReturn;
 800ac22:	e7ef      	b.n	800ac04 <xQueueGiveMutexRecursive+0x12>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800ac24:	461a      	mov	r2, r3
 800ac26:	4619      	mov	r1, r3
 800ac28:	4620      	mov	r0, r4
 800ac2a:	f7ff fef8 	bl	800aa1e <xQueueGenericSend>
			xReturn = pdPASS;
 800ac2e:	2001      	movs	r0, #1
 800ac30:	e7e8      	b.n	800ac04 <xQueueGiveMutexRecursive+0x12>

0800ac32 <xQueueGenericSendFromISR>:
{
 800ac32:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800ac36:	b190      	cbz	r0, 800ac5e <xQueueGenericSendFromISR+0x2c>
 800ac38:	460f      	mov	r7, r1
 800ac3a:	4616      	mov	r6, r2
 800ac3c:	461c      	mov	r4, r3
 800ac3e:	4605      	mov	r5, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac40:	b1b1      	cbz	r1, 800ac70 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ac42:	2c02      	cmp	r4, #2
 800ac44:	d120      	bne.n	800ac88 <xQueueGenericSendFromISR+0x56>
 800ac46:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800ac48:	2b01      	cmp	r3, #1
 800ac4a:	d01d      	beq.n	800ac88 <xQueueGenericSendFromISR+0x56>
 800ac4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac50:	f383 8811 	msr	BASEPRI, r3
 800ac54:	f3bf 8f6f 	isb	sy
 800ac58:	f3bf 8f4f 	dsb	sy
 800ac5c:	e7fe      	b.n	800ac5c <xQueueGenericSendFromISR+0x2a>
 800ac5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac62:	f383 8811 	msr	BASEPRI, r3
 800ac66:	f3bf 8f6f 	isb	sy
 800ac6a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800ac6e:	e7fe      	b.n	800ac6e <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ac70:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d0e5      	beq.n	800ac42 <xQueueGenericSendFromISR+0x10>
 800ac76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac7a:	f383 8811 	msr	BASEPRI, r3
 800ac7e:	f3bf 8f6f 	isb	sy
 800ac82:	f3bf 8f4f 	dsb	sy
 800ac86:	e7fe      	b.n	800ac86 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ac88:	f7ff fd32 	bl	800a6f0 <vPortValidateInterruptPriority>
	__asm volatile
 800ac8c:	f3ef 8811 	mrs	r8, BASEPRI
 800ac90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac94:	f383 8811 	msr	BASEPRI, r3
 800ac98:	f3bf 8f6f 	isb	sy
 800ac9c:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aca0:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 800aca2:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800aca4:	429a      	cmp	r2, r3
 800aca6:	d306      	bcc.n	800acb6 <xQueueGenericSendFromISR+0x84>
 800aca8:	2c02      	cmp	r4, #2
 800acaa:	d004      	beq.n	800acb6 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
 800acac:	2000      	movs	r0, #0
	__asm volatile
 800acae:	f388 8811 	msr	BASEPRI, r8
}
 800acb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 800acb6:	f895 9045 	ldrb.w	r9, [r5, #69]	@ 0x45
 800acba:	fa4f f989 	sxtb.w	r9, r9
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800acbe:	6bab      	ldr	r3, [r5, #56]	@ 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800acc0:	4622      	mov	r2, r4
 800acc2:	4639      	mov	r1, r7
 800acc4:	4628      	mov	r0, r5
 800acc6:	f7ff fd65 	bl	800a794 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 800acca:	f1b9 3fff 	cmp.w	r9, #4294967295
 800acce:	d006      	beq.n	800acde <xQueueGenericSendFromISR+0xac>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800acd0:	f109 0301 	add.w	r3, r9, #1
 800acd4:	b25b      	sxtb	r3, r3
 800acd6:	f885 3045 	strb.w	r3, [r5, #69]	@ 0x45
			xReturn = pdPASS;
 800acda:	2001      	movs	r0, #1
 800acdc:	e7e7      	b.n	800acae <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800acde:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800ace0:	b90b      	cbnz	r3, 800ace6 <xQueueGenericSendFromISR+0xb4>
			xReturn = pdPASS;
 800ace2:	2001      	movs	r0, #1
 800ace4:	e7e3      	b.n	800acae <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ace6:	f105 0024 	add.w	r0, r5, #36	@ 0x24
 800acea:	f004 f9e7 	bl	800f0bc <xTaskRemoveFromEventList>
 800acee:	b118      	cbz	r0, 800acf8 <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
 800acf0:	b126      	cbz	r6, 800acfc <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800acf2:	2001      	movs	r0, #1
 800acf4:	6030      	str	r0, [r6, #0]
 800acf6:	e7da      	b.n	800acae <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
 800acf8:	2001      	movs	r0, #1
 800acfa:	e7d8      	b.n	800acae <xQueueGenericSendFromISR+0x7c>
 800acfc:	2001      	movs	r0, #1
 800acfe:	e7d6      	b.n	800acae <xQueueGenericSendFromISR+0x7c>

0800ad00 <xQueueReceive>:
{
 800ad00:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad02:	b085      	sub	sp, #20
 800ad04:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800ad06:	b190      	cbz	r0, 800ad2e <xQueueReceive+0x2e>
 800ad08:	460f      	mov	r7, r1
 800ad0a:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad0c:	b1c1      	cbz	r1, 800ad40 <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad0e:	f004 fa77 	bl	800f200 <xTaskGetSchedulerState>
 800ad12:	4606      	mov	r6, r0
 800ad14:	bb00      	cbnz	r0, 800ad58 <xQueueReceive+0x58>
 800ad16:	9b01      	ldr	r3, [sp, #4]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d05e      	beq.n	800adda <xQueueReceive+0xda>
	__asm volatile
 800ad1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad20:	f383 8811 	msr	BASEPRI, r3
 800ad24:	f3bf 8f6f 	isb	sy
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	e7fe      	b.n	800ad2c <xQueueReceive+0x2c>
 800ad2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad32:	f383 8811 	msr	BASEPRI, r3
 800ad36:	f3bf 8f6f 	isb	sy
 800ad3a:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 800ad3e:	e7fe      	b.n	800ad3e <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad40:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d0e3      	beq.n	800ad0e <xQueueReceive+0xe>
 800ad46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad4a:	f383 8811 	msr	BASEPRI, r3
 800ad4e:	f3bf 8f6f 	isb	sy
 800ad52:	f3bf 8f4f 	dsb	sy
 800ad56:	e7fe      	b.n	800ad56 <xQueueReceive+0x56>
 800ad58:	2600      	movs	r6, #0
 800ad5a:	e03e      	b.n	800adda <xQueueReceive+0xda>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ad5c:	4639      	mov	r1, r7
 800ad5e:	4620      	mov	r0, r4
 800ad60:	f7ff fd53 	bl	800a80a <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ad64:	3d01      	subs	r5, #1
 800ad66:	63a5      	str	r5, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad68:	6923      	ldr	r3, [r4, #16]
 800ad6a:	b923      	cbnz	r3, 800ad76 <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
 800ad6c:	f7ff fbbc 	bl	800a4e8 <vPortExitCritical>
				return pdPASS;
 800ad70:	2001      	movs	r0, #1
}
 800ad72:	b005      	add	sp, #20
 800ad74:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad76:	f104 0010 	add.w	r0, r4, #16
 800ad7a:	f004 f99f 	bl	800f0bc <xTaskRemoveFromEventList>
 800ad7e:	2800      	cmp	r0, #0
 800ad80:	d0f4      	beq.n	800ad6c <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
 800ad82:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800ad86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad8a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800ad8e:	f3bf 8f4f 	dsb	sy
 800ad92:	f3bf 8f6f 	isb	sy
 800ad96:	e7e9      	b.n	800ad6c <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 800ad98:	f7ff fba6 	bl	800a4e8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800ad9c:	2000      	movs	r0, #0
 800ad9e:	e7e8      	b.n	800ad72 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ada0:	a802      	add	r0, sp, #8
 800ada2:	f004 f9d1 	bl	800f148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ada6:	2601      	movs	r6, #1
 800ada8:	e021      	b.n	800adee <xQueueReceive+0xee>
		prvLockQueue( pxQueue );
 800adaa:	2300      	movs	r3, #0
 800adac:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800adb0:	e029      	b.n	800ae06 <xQueueReceive+0x106>
 800adb2:	2300      	movs	r3, #0
 800adb4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800adb8:	e02b      	b.n	800ae12 <xQueueReceive+0x112>
				prvUnlockQueue( pxQueue );
 800adba:	4620      	mov	r0, r4
 800adbc:	f7ff fd37 	bl	800a82e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800adc0:	f004 f85a 	bl	800ee78 <xTaskResumeAll>
 800adc4:	e009      	b.n	800adda <xQueueReceive+0xda>
			prvUnlockQueue( pxQueue );
 800adc6:	4620      	mov	r0, r4
 800adc8:	f7ff fd31 	bl	800a82e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800adcc:	f004 f854 	bl	800ee78 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800add0:	4620      	mov	r0, r4
 800add2:	f7ff fcd2 	bl	800a77a <prvIsQueueEmpty>
 800add6:	2800      	cmp	r0, #0
 800add8:	d13f      	bne.n	800ae5a <xQueueReceive+0x15a>
		taskENTER_CRITICAL();
 800adda:	f7ff fb63 	bl	800a4a4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800adde:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ade0:	2d00      	cmp	r5, #0
 800ade2:	d1bb      	bne.n	800ad5c <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
 800ade4:	9b01      	ldr	r3, [sp, #4]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d0d6      	beq.n	800ad98 <xQueueReceive+0x98>
				else if( xEntryTimeSet == pdFALSE )
 800adea:	2e00      	cmp	r6, #0
 800adec:	d0d8      	beq.n	800ada0 <xQueueReceive+0xa0>
		taskEXIT_CRITICAL();
 800adee:	f7ff fb7b 	bl	800a4e8 <vPortExitCritical>
		vTaskSuspendAll();
 800adf2:	f003 ff9f 	bl	800ed34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800adf6:	f7ff fb55 	bl	800a4a4 <vPortEnterCritical>
 800adfa:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800adfe:	b25b      	sxtb	r3, r3
 800ae00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae04:	d0d1      	beq.n	800adaa <xQueueReceive+0xaa>
 800ae06:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800ae0a:	b25b      	sxtb	r3, r3
 800ae0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae10:	d0cf      	beq.n	800adb2 <xQueueReceive+0xb2>
 800ae12:	f7ff fb69 	bl	800a4e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae16:	a901      	add	r1, sp, #4
 800ae18:	a802      	add	r0, sp, #8
 800ae1a:	f004 f9a1 	bl	800f160 <xTaskCheckForTimeOut>
 800ae1e:	2800      	cmp	r0, #0
 800ae20:	d1d1      	bne.n	800adc6 <xQueueReceive+0xc6>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae22:	4620      	mov	r0, r4
 800ae24:	f7ff fca9 	bl	800a77a <prvIsQueueEmpty>
 800ae28:	2800      	cmp	r0, #0
 800ae2a:	d0c6      	beq.n	800adba <xQueueReceive+0xba>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ae2c:	9901      	ldr	r1, [sp, #4]
 800ae2e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800ae32:	f004 f90f 	bl	800f054 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ae36:	4620      	mov	r0, r4
 800ae38:	f7ff fcf9 	bl	800a82e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ae3c:	f004 f81c 	bl	800ee78 <xTaskResumeAll>
 800ae40:	2800      	cmp	r0, #0
 800ae42:	d1ca      	bne.n	800adda <xQueueReceive+0xda>
					portYIELD_WITHIN_API();
 800ae44:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800ae48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae4c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800ae50:	f3bf 8f4f 	dsb	sy
 800ae54:	f3bf 8f6f 	isb	sy
 800ae58:	e7bf      	b.n	800adda <xQueueReceive+0xda>
				return errQUEUE_EMPTY;
 800ae5a:	2000      	movs	r0, #0
 800ae5c:	e789      	b.n	800ad72 <xQueueReceive+0x72>

0800ae5e <xQueueSemaphoreTake>:
{
 800ae5e:	b570      	push	{r4, r5, r6, lr}
 800ae60:	b084      	sub	sp, #16
 800ae62:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 800ae64:	b158      	cbz	r0, 800ae7e <xQueueSemaphoreTake+0x20>
 800ae66:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 800ae68:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800ae6a:	b18b      	cbz	r3, 800ae90 <xQueueSemaphoreTake+0x32>
 800ae6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae70:	f383 8811 	msr	BASEPRI, r3
 800ae74:	f3bf 8f6f 	isb	sy
 800ae78:	f3bf 8f4f 	dsb	sy
 800ae7c:	e7fe      	b.n	800ae7c <xQueueSemaphoreTake+0x1e>
 800ae7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae82:	f383 8811 	msr	BASEPRI, r3
 800ae86:	f3bf 8f6f 	isb	sy
 800ae8a:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 800ae8e:	e7fe      	b.n	800ae8e <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ae90:	f004 f9b6 	bl	800f200 <xTaskGetSchedulerState>
 800ae94:	4605      	mov	r5, r0
 800ae96:	b950      	cbnz	r0, 800aeae <xQueueSemaphoreTake+0x50>
 800ae98:	9b01      	ldr	r3, [sp, #4]
 800ae9a:	b15b      	cbz	r3, 800aeb4 <xQueueSemaphoreTake+0x56>
 800ae9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aea0:	f383 8811 	msr	BASEPRI, r3
 800aea4:	f3bf 8f6f 	isb	sy
 800aea8:	f3bf 8f4f 	dsb	sy
 800aeac:	e7fe      	b.n	800aeac <xQueueSemaphoreTake+0x4e>
 800aeae:	2600      	movs	r6, #0
 800aeb0:	4635      	mov	r5, r6
 800aeb2:	e055      	b.n	800af60 <xQueueSemaphoreTake+0x102>
 800aeb4:	4606      	mov	r6, r0
 800aeb6:	e053      	b.n	800af60 <xQueueSemaphoreTake+0x102>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800aeb8:	3b01      	subs	r3, #1
 800aeba:	63a3      	str	r3, [r4, #56]	@ 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aebc:	6823      	ldr	r3, [r4, #0]
 800aebe:	b13b      	cbz	r3, 800aed0 <xQueueSemaphoreTake+0x72>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aec0:	6923      	ldr	r3, [r4, #16]
 800aec2:	b94b      	cbnz	r3, 800aed8 <xQueueSemaphoreTake+0x7a>
				taskEXIT_CRITICAL();
 800aec4:	f7ff fb10 	bl	800a4e8 <vPortExitCritical>
				return pdPASS;
 800aec8:	2601      	movs	r6, #1
}
 800aeca:	4630      	mov	r0, r6
 800aecc:	b004      	add	sp, #16
 800aece:	bd70      	pop	{r4, r5, r6, pc}
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800aed0:	f004 fa8a 	bl	800f3e8 <pvTaskIncrementMutexHeldCount>
 800aed4:	60a0      	str	r0, [r4, #8]
 800aed6:	e7f3      	b.n	800aec0 <xQueueSemaphoreTake+0x62>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aed8:	f104 0010 	add.w	r0, r4, #16
 800aedc:	f004 f8ee 	bl	800f0bc <xTaskRemoveFromEventList>
 800aee0:	2800      	cmp	r0, #0
 800aee2:	d0ef      	beq.n	800aec4 <xQueueSemaphoreTake+0x66>
						queueYIELD_IF_USING_PREEMPTION();
 800aee4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800aee8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aeec:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800aef0:	f3bf 8f4f 	dsb	sy
 800aef4:	f3bf 8f6f 	isb	sy
 800aef8:	e7e4      	b.n	800aec4 <xQueueSemaphoreTake+0x66>
						configASSERT( xInheritanceOccurred == pdFALSE );
 800aefa:	b146      	cbz	r6, 800af0e <xQueueSemaphoreTake+0xb0>
 800aefc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af00:	f383 8811 	msr	BASEPRI, r3
 800af04:	f3bf 8f6f 	isb	sy
 800af08:	f3bf 8f4f 	dsb	sy
 800af0c:	e7fe      	b.n	800af0c <xQueueSemaphoreTake+0xae>
					taskEXIT_CRITICAL();
 800af0e:	f7ff faeb 	bl	800a4e8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800af12:	e7da      	b.n	800aeca <xQueueSemaphoreTake+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af14:	a802      	add	r0, sp, #8
 800af16:	f004 f917 	bl	800f148 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af1a:	2501      	movs	r5, #1
 800af1c:	e02a      	b.n	800af74 <xQueueSemaphoreTake+0x116>
		prvLockQueue( pxQueue );
 800af1e:	2300      	movs	r3, #0
 800af20:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800af24:	e032      	b.n	800af8c <xQueueSemaphoreTake+0x12e>
 800af26:	2300      	movs	r3, #0
 800af28:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800af2c:	e034      	b.n	800af98 <xQueueSemaphoreTake+0x13a>
						taskENTER_CRITICAL();
 800af2e:	f7ff fab9 	bl	800a4a4 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800af32:	68a0      	ldr	r0, [r4, #8]
 800af34:	f004 f974 	bl	800f220 <xTaskPriorityInherit>
 800af38:	4606      	mov	r6, r0
						taskEXIT_CRITICAL();
 800af3a:	f7ff fad5 	bl	800a4e8 <vPortExitCritical>
 800af3e:	e03b      	b.n	800afb8 <xQueueSemaphoreTake+0x15a>
				prvUnlockQueue( pxQueue );
 800af40:	4620      	mov	r0, r4
 800af42:	f7ff fc74 	bl	800a82e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800af46:	f003 ff97 	bl	800ee78 <xTaskResumeAll>
 800af4a:	e009      	b.n	800af60 <xQueueSemaphoreTake+0x102>
			prvUnlockQueue( pxQueue );
 800af4c:	4620      	mov	r0, r4
 800af4e:	f7ff fc6e 	bl	800a82e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800af52:	f003 ff91 	bl	800ee78 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800af56:	4620      	mov	r0, r4
 800af58:	f7ff fc0f 	bl	800a77a <prvIsQueueEmpty>
 800af5c:	2800      	cmp	r0, #0
 800af5e:	d142      	bne.n	800afe6 <xQueueSemaphoreTake+0x188>
		taskENTER_CRITICAL();
 800af60:	f7ff faa0 	bl	800a4a4 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800af64:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800af66:	2b00      	cmp	r3, #0
 800af68:	d1a6      	bne.n	800aeb8 <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 800af6a:	9b01      	ldr	r3, [sp, #4]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d0c4      	beq.n	800aefa <xQueueSemaphoreTake+0x9c>
				else if( xEntryTimeSet == pdFALSE )
 800af70:	2d00      	cmp	r5, #0
 800af72:	d0cf      	beq.n	800af14 <xQueueSemaphoreTake+0xb6>
		taskEXIT_CRITICAL();
 800af74:	f7ff fab8 	bl	800a4e8 <vPortExitCritical>
		vTaskSuspendAll();
 800af78:	f003 fedc 	bl	800ed34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af7c:	f7ff fa92 	bl	800a4a4 <vPortEnterCritical>
 800af80:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800af84:	b25b      	sxtb	r3, r3
 800af86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af8a:	d0c8      	beq.n	800af1e <xQueueSemaphoreTake+0xc0>
 800af8c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800af90:	b25b      	sxtb	r3, r3
 800af92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af96:	d0c6      	beq.n	800af26 <xQueueSemaphoreTake+0xc8>
 800af98:	f7ff faa6 	bl	800a4e8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800af9c:	a901      	add	r1, sp, #4
 800af9e:	a802      	add	r0, sp, #8
 800afa0:	f004 f8de 	bl	800f160 <xTaskCheckForTimeOut>
 800afa4:	2800      	cmp	r0, #0
 800afa6:	d1d1      	bne.n	800af4c <xQueueSemaphoreTake+0xee>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800afa8:	4620      	mov	r0, r4
 800afaa:	f7ff fbe6 	bl	800a77a <prvIsQueueEmpty>
 800afae:	2800      	cmp	r0, #0
 800afb0:	d0c6      	beq.n	800af40 <xQueueSemaphoreTake+0xe2>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800afb2:	6823      	ldr	r3, [r4, #0]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d0ba      	beq.n	800af2e <xQueueSemaphoreTake+0xd0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800afb8:	9901      	ldr	r1, [sp, #4]
 800afba:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800afbe:	f004 f849 	bl	800f054 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800afc2:	4620      	mov	r0, r4
 800afc4:	f7ff fc33 	bl	800a82e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800afc8:	f003 ff56 	bl	800ee78 <xTaskResumeAll>
 800afcc:	2800      	cmp	r0, #0
 800afce:	d1c7      	bne.n	800af60 <xQueueSemaphoreTake+0x102>
					portYIELD_WITHIN_API();
 800afd0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800afd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afd8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800afdc:	f3bf 8f4f 	dsb	sy
 800afe0:	f3bf 8f6f 	isb	sy
 800afe4:	e7bc      	b.n	800af60 <xQueueSemaphoreTake+0x102>
					if( xInheritanceOccurred != pdFALSE )
 800afe6:	b90e      	cbnz	r6, 800afec <xQueueSemaphoreTake+0x18e>
				return errQUEUE_EMPTY;
 800afe8:	2600      	movs	r6, #0
 800afea:	e76e      	b.n	800aeca <xQueueSemaphoreTake+0x6c>
						taskENTER_CRITICAL();
 800afec:	f7ff fa5a 	bl	800a4a4 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800aff0:	4620      	mov	r0, r4
 800aff2:	f7ff fbab 	bl	800a74c <prvGetDisinheritPriorityAfterTimeout>
 800aff6:	4601      	mov	r1, r0
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800aff8:	68a0      	ldr	r0, [r4, #8]
 800affa:	f004 f9a5 	bl	800f348 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 800affe:	f7ff fa73 	bl	800a4e8 <vPortExitCritical>
 800b002:	e7f1      	b.n	800afe8 <xQueueSemaphoreTake+0x18a>

0800b004 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 800b004:	b180      	cbz	r0, 800b028 <xQueueTakeMutexRecursive+0x24>
	{
 800b006:	b570      	push	{r4, r5, r6, lr}
 800b008:	460c      	mov	r4, r1
 800b00a:	4605      	mov	r5, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b00c:	6886      	ldr	r6, [r0, #8]
 800b00e:	f004 f8f1 	bl	800f1f4 <xTaskGetCurrentTaskHandle>
 800b012:	4286      	cmp	r6, r0
 800b014:	d011      	beq.n	800b03a <xQueueTakeMutexRecursive+0x36>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800b016:	4621      	mov	r1, r4
 800b018:	4628      	mov	r0, r5
 800b01a:	f7ff ff20 	bl	800ae5e <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 800b01e:	b180      	cbz	r0, 800b042 <xQueueTakeMutexRecursive+0x3e>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b020:	68eb      	ldr	r3, [r5, #12]
 800b022:	3301      	adds	r3, #1
 800b024:	60eb      	str	r3, [r5, #12]
		return xReturn;
 800b026:	e00c      	b.n	800b042 <xQueueTakeMutexRecursive+0x3e>
 800b028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b02c:	f383 8811 	msr	BASEPRI, r3
 800b030:	f3bf 8f6f 	isb	sy
 800b034:	f3bf 8f4f 	dsb	sy
		configASSERT( pxMutex );
 800b038:	e7fe      	b.n	800b038 <xQueueTakeMutexRecursive+0x34>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b03a:	68eb      	ldr	r3, [r5, #12]
 800b03c:	3301      	adds	r3, #1
 800b03e:	60eb      	str	r3, [r5, #12]
			xReturn = pdPASS;
 800b040:	2001      	movs	r0, #1
	}
 800b042:	bd70      	pop	{r4, r5, r6, pc}

0800b044 <xQueueReceiveFromISR>:
{
 800b044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800b048:	b1b0      	cbz	r0, 800b078 <xQueueReceiveFromISR+0x34>
 800b04a:	460d      	mov	r5, r1
 800b04c:	4690      	mov	r8, r2
 800b04e:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b050:	b1d9      	cbz	r1, 800b08a <xQueueReceiveFromISR+0x46>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b052:	f7ff fb4d 	bl	800a6f0 <vPortValidateInterruptPriority>
	__asm volatile
 800b056:	f3ef 8711 	mrs	r7, BASEPRI
 800b05a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b05e:	f383 8811 	msr	BASEPRI, r3
 800b062:	f3bf 8f6f 	isb	sy
 800b066:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b06a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b06c:	b9ce      	cbnz	r6, 800b0a2 <xQueueReceiveFromISR+0x5e>
			xReturn = pdFAIL;
 800b06e:	2000      	movs	r0, #0
	__asm volatile
 800b070:	f387 8811 	msr	BASEPRI, r7
}
 800b074:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 800b078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b07c:	f383 8811 	msr	BASEPRI, r3
 800b080:	f3bf 8f6f 	isb	sy
 800b084:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 800b088:	e7fe      	b.n	800b088 <xQueueReceiveFromISR+0x44>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b08a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d0e0      	beq.n	800b052 <xQueueReceiveFromISR+0xe>
 800b090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b094:	f383 8811 	msr	BASEPRI, r3
 800b098:	f3bf 8f6f 	isb	sy
 800b09c:	f3bf 8f4f 	dsb	sy
 800b0a0:	e7fe      	b.n	800b0a0 <xQueueReceiveFromISR+0x5c>
			const int8_t cRxLock = pxQueue->cRxLock;
 800b0a2:	f894 9044 	ldrb.w	r9, [r4, #68]	@ 0x44
 800b0a6:	fa4f f989 	sxtb.w	r9, r9
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b0aa:	4629      	mov	r1, r5
 800b0ac:	4620      	mov	r0, r4
 800b0ae:	f7ff fbac 	bl	800a80a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b0b2:	1e73      	subs	r3, r6, #1
 800b0b4:	63a3      	str	r3, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 800b0b6:	f1b9 3fff 	cmp.w	r9, #4294967295
 800b0ba:	d006      	beq.n	800b0ca <xQueueReceiveFromISR+0x86>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b0bc:	f109 0301 	add.w	r3, r9, #1
 800b0c0:	b25b      	sxtb	r3, r3
 800b0c2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
			xReturn = pdPASS;
 800b0c6:	2001      	movs	r0, #1
 800b0c8:	e7d2      	b.n	800b070 <xQueueReceiveFromISR+0x2c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b0ca:	6923      	ldr	r3, [r4, #16]
 800b0cc:	b90b      	cbnz	r3, 800b0d2 <xQueueReceiveFromISR+0x8e>
			xReturn = pdPASS;
 800b0ce:	2001      	movs	r0, #1
 800b0d0:	e7ce      	b.n	800b070 <xQueueReceiveFromISR+0x2c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b0d2:	f104 0010 	add.w	r0, r4, #16
 800b0d6:	f003 fff1 	bl	800f0bc <xTaskRemoveFromEventList>
 800b0da:	b130      	cbz	r0, 800b0ea <xQueueReceiveFromISR+0xa6>
						if( pxHigherPriorityTaskWoken != NULL )
 800b0dc:	f1b8 0f00 	cmp.w	r8, #0
 800b0e0:	d005      	beq.n	800b0ee <xQueueReceiveFromISR+0xaa>
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b0e2:	2001      	movs	r0, #1
 800b0e4:	f8c8 0000 	str.w	r0, [r8]
 800b0e8:	e7c2      	b.n	800b070 <xQueueReceiveFromISR+0x2c>
			xReturn = pdPASS;
 800b0ea:	2001      	movs	r0, #1
 800b0ec:	e7c0      	b.n	800b070 <xQueueReceiveFromISR+0x2c>
 800b0ee:	2001      	movs	r0, #1
 800b0f0:	e7be      	b.n	800b070 <xQueueReceiveFromISR+0x2c>
	...

0800b0f4 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	2b07      	cmp	r3, #7
 800b0f8:	d80c      	bhi.n	800b114 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b0fa:	4a07      	ldr	r2, [pc, #28]	@ (800b118 <vQueueAddToRegistry+0x24>)
 800b0fc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800b100:	b10a      	cbz	r2, 800b106 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b102:	3301      	adds	r3, #1
 800b104:	e7f7      	b.n	800b0f6 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b106:	4a04      	ldr	r2, [pc, #16]	@ (800b118 <vQueueAddToRegistry+0x24>)
 800b108:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b10c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800b110:	6050      	str	r0, [r2, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b112:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b114:	4770      	bx	lr
 800b116:	bf00      	nop
 800b118:	20003de0 	.word	0x20003de0

0800b11c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b11c:	b570      	push	{r4, r5, r6, lr}
 800b11e:	4604      	mov	r4, r0
 800b120:	460d      	mov	r5, r1
 800b122:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b124:	f7ff f9be 	bl	800a4a4 <vPortEnterCritical>
 800b128:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800b12c:	b25b      	sxtb	r3, r3
 800b12e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b132:	d00d      	beq.n	800b150 <vQueueWaitForMessageRestricted+0x34>
 800b134:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800b138:	b25b      	sxtb	r3, r3
 800b13a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b13e:	d00b      	beq.n	800b158 <vQueueWaitForMessageRestricted+0x3c>
 800b140:	f7ff f9d2 	bl	800a4e8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b144:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b146:	b15b      	cbz	r3, 800b160 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b148:	4620      	mov	r0, r4
 800b14a:	f7ff fb70 	bl	800a82e <prvUnlockQueue>
	}
 800b14e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 800b150:	2300      	movs	r3, #0
 800b152:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800b156:	e7ed      	b.n	800b134 <vQueueWaitForMessageRestricted+0x18>
 800b158:	2300      	movs	r3, #0
 800b15a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800b15e:	e7ef      	b.n	800b140 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b160:	4632      	mov	r2, r6
 800b162:	4629      	mov	r1, r5
 800b164:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 800b168:	f003 ff8c 	bl	800f084 <vTaskPlaceOnEventListRestricted>
 800b16c:	e7ec      	b.n	800b148 <vQueueWaitForMessageRestricted+0x2c>

0800b16e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b16e:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b170:	2003      	movs	r0, #3
 800b172:	f001 f999 	bl	800c4a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800b176:	200f      	movs	r0, #15
 800b178:	f003 faf8 	bl	800e76c <HAL_InitTick>
 800b17c:	b110      	cbz	r0, 800b184 <HAL_Init+0x16>
  {
    status = HAL_ERROR;
 800b17e:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 800b180:	4620      	mov	r0, r4
 800b182:	bd10      	pop	{r4, pc}
 800b184:	4604      	mov	r4, r0
    HAL_MspInit();
 800b186:	f002 f8b1 	bl	800d2ec <HAL_MspInit>
 800b18a:	e7f9      	b.n	800b180 <HAL_Init+0x12>

0800b18c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800b18c:	4b03      	ldr	r3, [pc, #12]	@ (800b19c <HAL_IncTick+0x10>)
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	4a03      	ldr	r2, [pc, #12]	@ (800b1a0 <HAL_IncTick+0x14>)
 800b192:	6811      	ldr	r1, [r2, #0]
 800b194:	440b      	add	r3, r1
 800b196:	6013      	str	r3, [r2, #0]
}
 800b198:	4770      	bx	lr
 800b19a:	bf00      	nop
 800b19c:	20000004 	.word	0x20000004
 800b1a0:	20003e20 	.word	0x20003e20

0800b1a4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800b1a4:	4b01      	ldr	r3, [pc, #4]	@ (800b1ac <HAL_GetTick+0x8>)
 800b1a6:	6818      	ldr	r0, [r3, #0]
}
 800b1a8:	4770      	bx	lr
 800b1aa:	bf00      	nop
 800b1ac:	20003e20 	.word	0x20003e20

0800b1b0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800b1b0:	b410      	push	{r4}
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800b1b2:	3030      	adds	r0, #48	@ 0x30
 800b1b4:	0a0b      	lsrs	r3, r1, #8
 800b1b6:	009b      	lsls	r3, r3, #2
 800b1b8:	f003 030c 	and.w	r3, r3, #12
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800b1bc:	58c4      	ldr	r4, [r0, r3]
 800b1be:	f001 011f 	and.w	r1, r1, #31
 800b1c2:	f04f 0c1f 	mov.w	ip, #31
 800b1c6:	fa0c fc01 	lsl.w	ip, ip, r1
 800b1ca:	ea24 0c0c 	bic.w	ip, r4, ip
 800b1ce:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800b1d2:	408a      	lsls	r2, r1
 800b1d4:	ea4c 0202 	orr.w	r2, ip, r2
 800b1d8:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800b1da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b1de:	4770      	bx	lr

0800b1e0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800b1e0:	b410      	push	{r4}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800b1e2:	3014      	adds	r0, #20
 800b1e4:	0e4b      	lsrs	r3, r1, #25
 800b1e6:	009b      	lsls	r3, r3, #2
 800b1e8:	f003 0304 	and.w	r3, r3, #4
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800b1ec:	58c4      	ldr	r4, [r0, r3]
 800b1ee:	f3c1 5104 	ubfx	r1, r1, #20, #5
 800b1f2:	f04f 0c07 	mov.w	ip, #7
 800b1f6:	fa0c fc01 	lsl.w	ip, ip, r1
 800b1fa:	ea24 0c0c 	bic.w	ip, r4, ip
 800b1fe:	408a      	lsls	r2, r1
 800b200:	ea4c 0202 	orr.w	r2, ip, r2
 800b204:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800b206:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b20a:	4770      	bx	lr

0800b20c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b20c:	b530      	push	{r4, r5, lr}
 800b20e:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800b210:	2300      	movs	r3, #0
 800b212:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 800b214:	2800      	cmp	r0, #0
 800b216:	f000 80d0 	beq.w	800b3ba <HAL_ADC_Init+0x1ae>
 800b21a:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b21c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800b21e:	b313      	cbz	r3, 800b266 <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b220:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800b222:	689a      	ldr	r2, [r3, #8]
 800b224:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 800b228:	d005      	beq.n	800b236 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800b22a:	689a      	ldr	r2, [r3, #8]
 800b22c:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 800b230:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800b234:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b236:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800b238:	6893      	ldr	r3, [r2, #8]
 800b23a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800b23e:	d11f      	bne.n	800b280 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 800b240:	6893      	ldr	r3, [r2, #8]
 800b242:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800b246:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b24a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b24e:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b250:	4b5b      	ldr	r3, [pc, #364]	@ (800b3c0 <HAL_ADC_Init+0x1b4>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	099b      	lsrs	r3, r3, #6
 800b256:	4a5b      	ldr	r2, [pc, #364]	@ (800b3c4 <HAL_ADC_Init+0x1b8>)
 800b258:	fba2 2303 	umull	r2, r3, r2, r3
 800b25c:	099b      	lsrs	r3, r3, #6
 800b25e:	3301      	adds	r3, #1
 800b260:	005b      	lsls	r3, r3, #1
 800b262:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800b264:	e009      	b.n	800b27a <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 800b266:	f002 f861 	bl	800d32c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800b26a:	2300      	movs	r3, #0
 800b26c:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 800b26e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 800b272:	e7d5      	b.n	800b220 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 800b274:	9b01      	ldr	r3, [sp, #4]
 800b276:	3b01      	subs	r3, #1
 800b278:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800b27a:	9b01      	ldr	r3, [sp, #4]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d1f9      	bne.n	800b274 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b280:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800b282:	6893      	ldr	r3, [r2, #8]
 800b284:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800b288:	d170      	bne.n	800b36c <HAL_ADC_Init+0x160>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b28a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b28c:	f043 0310 	orr.w	r3, r3, #16
 800b290:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b292:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b294:	f043 0301 	orr.w	r3, r3, #1
 800b298:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800b29a:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b29c:	6893      	ldr	r3, [r2, #8]
 800b29e:	f013 0304 	ands.w	r3, r3, #4
 800b2a2:	d000      	beq.n	800b2a6 <HAL_ADC_Init+0x9a>
 800b2a4:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b2a6:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800b2a8:	f011 0f10 	tst.w	r1, #16
 800b2ac:	d17e      	bne.n	800b3ac <HAL_ADC_Init+0x1a0>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d17c      	bne.n	800b3ac <HAL_ADC_Init+0x1a0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b2b2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b2b4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800b2b8:	f043 0302 	orr.w	r3, r3, #2
 800b2bc:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b2be:	6893      	ldr	r3, [r2, #8]
 800b2c0:	f013 0f01 	tst.w	r3, #1
 800b2c4:	d10b      	bne.n	800b2de <HAL_ADC_Init+0xd2>
 800b2c6:	4b40      	ldr	r3, [pc, #256]	@ (800b3c8 <HAL_ADC_Init+0x1bc>)
 800b2c8:	689b      	ldr	r3, [r3, #8]
 800b2ca:	f013 0f01 	tst.w	r3, #1
 800b2ce:	d106      	bne.n	800b2de <HAL_ADC_Init+0xd2>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b2d0:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800b2d2:	493e      	ldr	r1, [pc, #248]	@ (800b3cc <HAL_ADC_Init+0x1c0>)
 800b2d4:	688a      	ldr	r2, [r1, #8]
 800b2d6:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b2de:	7e62      	ldrb	r2, [r4, #25]
                 hadc->Init.Overrun                                                     |
 800b2e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b2e2:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 800b2e6:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 800b2e8:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 800b2ea:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 800b2ec:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b2ee:	f894 2020 	ldrb.w	r2, [r4, #32]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b2f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b2f6:	2a01      	cmp	r2, #1
 800b2f8:	d03a      	beq.n	800b370 <HAL_ADC_Init+0x164>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b2fa:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800b2fc:	b122      	cbz	r2, 800b308 <HAL_ADC_Init+0xfc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b2fe:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800b302:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b304:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b306:	4313      	orrs	r3, r2
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800b308:	6821      	ldr	r1, [r4, #0]
 800b30a:	68cd      	ldr	r5, [r1, #12]
 800b30c:	4a30      	ldr	r2, [pc, #192]	@ (800b3d0 <HAL_ADC_Init+0x1c4>)
 800b30e:	402a      	ands	r2, r5
 800b310:	431a      	orrs	r2, r3
 800b312:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b314:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b316:	6893      	ldr	r3, [r2, #8]
 800b318:	f013 0308 	ands.w	r3, r3, #8
 800b31c:	d000      	beq.n	800b320 <HAL_ADC_Init+0x114>
 800b31e:	2301      	movs	r3, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b320:	b9ab      	cbnz	r3, 800b34e <HAL_ADC_Init+0x142>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b322:	7e23      	ldrb	r3, [r4, #24]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b324:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 800b328:	0049      	lsls	r1, r1, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b32a:	ea41 3183 	orr.w	r1, r1, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800b32e:	68d3      	ldr	r3, [r2, #12]
 800b330:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b334:	f023 0302 	bic.w	r3, r3, #2
 800b338:	430b      	orrs	r3, r1
 800b33a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800b33c:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 800b340:	2b01      	cmp	r3, #1
 800b342:	d01a      	beq.n	800b37a <HAL_ADC_Init+0x16e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b344:	6822      	ldr	r2, [r4, #0]
 800b346:	6913      	ldr	r3, [r2, #16]
 800b348:	f023 0301 	bic.w	r3, r3, #1
 800b34c:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b34e:	6923      	ldr	r3, [r4, #16]
 800b350:	2b01      	cmp	r3, #1
 800b352:	d022      	beq.n	800b39a <HAL_ADC_Init+0x18e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b354:	6822      	ldr	r2, [r4, #0]
 800b356:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800b358:	f023 030f 	bic.w	r3, r3, #15
 800b35c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b35e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b360:	f023 0303 	bic.w	r3, r3, #3
 800b364:	f043 0301 	orr.w	r3, r3, #1
 800b368:	6563      	str	r3, [r4, #84]	@ 0x54
 800b36a:	e024      	b.n	800b3b6 <HAL_ADC_Init+0x1aa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b36c:	2000      	movs	r0, #0
 800b36e:	e795      	b.n	800b29c <HAL_ADC_Init+0x90>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b370:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800b372:	3a01      	subs	r2, #1
 800b374:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800b378:	e7bf      	b.n	800b2fa <HAL_ADC_Init+0xee>
        MODIFY_REG(hadc->Instance->CFGR2,
 800b37a:	6821      	ldr	r1, [r4, #0]
 800b37c:	690b      	ldr	r3, [r1, #16]
 800b37e:	f36f 038a 	bfc	r3, #2, #9
 800b382:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800b384:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800b386:	432a      	orrs	r2, r5
 800b388:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 800b38a:	432a      	orrs	r2, r5
 800b38c:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 800b38e:	432a      	orrs	r2, r5
 800b390:	4313      	orrs	r3, r2
 800b392:	f043 0301 	orr.w	r3, r3, #1
 800b396:	610b      	str	r3, [r1, #16]
 800b398:	e7d9      	b.n	800b34e <HAL_ADC_Init+0x142>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b39a:	6821      	ldr	r1, [r4, #0]
 800b39c:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800b39e:	f023 030f 	bic.w	r3, r3, #15
 800b3a2:	69e2      	ldr	r2, [r4, #28]
 800b3a4:	3a01      	subs	r2, #1
 800b3a6:	4313      	orrs	r3, r2
 800b3a8:	630b      	str	r3, [r1, #48]	@ 0x30
 800b3aa:	e7d8      	b.n	800b35e <HAL_ADC_Init+0x152>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b3ac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b3ae:	f043 0310 	orr.w	r3, r3, #16
 800b3b2:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800b3b4:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 800b3b6:	b003      	add	sp, #12
 800b3b8:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 800b3ba:	2001      	movs	r0, #1
 800b3bc:	e7fb      	b.n	800b3b6 <HAL_ADC_Init+0x1aa>
 800b3be:	bf00      	nop
 800b3c0:	2000002c 	.word	0x2000002c
 800b3c4:	053e2d63 	.word	0x053e2d63
 800b3c8:	50040000 	.word	0x50040000
 800b3cc:	50040300 	.word	0x50040300
 800b3d0:	fff0c007 	.word	0xfff0c007

0800b3d4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800b3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3d6:	4604      	mov	r4, r0
 800b3d8:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800b3da:	6945      	ldr	r5, [r0, #20]
 800b3dc:	2d08      	cmp	r5, #8
 800b3de:	d005      	beq.n	800b3ec <HAL_ADC_PollForConversion+0x18>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b3e0:	6803      	ldr	r3, [r0, #0]
 800b3e2:	68db      	ldr	r3, [r3, #12]
 800b3e4:	f013 0f01 	tst.w	r3, #1
 800b3e8:	d11e      	bne.n	800b428 <HAL_ADC_PollForConversion+0x54>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 800b3ea:	2504      	movs	r5, #4
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800b3ec:	f7ff feda 	bl	800b1a4 <HAL_GetTick>
 800b3f0:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b3f2:	6823      	ldr	r3, [r4, #0]
 800b3f4:	681a      	ldr	r2, [r3, #0]
 800b3f6:	422a      	tst	r2, r5
 800b3f8:	d11c      	bne.n	800b434 <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800b3fa:	f1b6 3fff 	cmp.w	r6, #4294967295
 800b3fe:	d0f8      	beq.n	800b3f2 <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800b400:	f7ff fed0 	bl	800b1a4 <HAL_GetTick>
 800b404:	1bc3      	subs	r3, r0, r7
 800b406:	42b3      	cmp	r3, r6
 800b408:	d801      	bhi.n	800b40e <HAL_ADC_PollForConversion+0x3a>
 800b40a:	2e00      	cmp	r6, #0
 800b40c:	d1f1      	bne.n	800b3f2 <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b40e:	6823      	ldr	r3, [r4, #0]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	422b      	tst	r3, r5
 800b414:	d1ed      	bne.n	800b3f2 <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800b416:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b418:	f043 0304 	orr.w	r3, r3, #4
 800b41c:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b41e:	2300      	movs	r3, #0
 800b420:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

          return HAL_TIMEOUT;
 800b424:	2003      	movs	r0, #3
 800b426:	e004      	b.n	800b432 <HAL_ADC_PollForConversion+0x5e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b428:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800b42a:	f043 0320 	orr.w	r3, r3, #32
 800b42e:	6543      	str	r3, [r0, #84]	@ 0x54
      return HAL_ERROR;
 800b430:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 800b432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b434:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b436:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b43a:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800b43c:	68da      	ldr	r2, [r3, #12]
 800b43e:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 800b442:	d111      	bne.n	800b468 <HAL_ADC_PollForConversion+0x94>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800b444:	7e62      	ldrb	r2, [r4, #25]
 800b446:	b97a      	cbnz	r2, 800b468 <HAL_ADC_PollForConversion+0x94>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800b448:	681a      	ldr	r2, [r3, #0]
 800b44a:	f012 0f08 	tst.w	r2, #8
 800b44e:	d00b      	beq.n	800b468 <HAL_ADC_PollForConversion+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b450:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b452:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b456:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b458:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b45a:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 800b45e:	d103      	bne.n	800b468 <HAL_ADC_PollForConversion+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b460:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b462:	f042 0201 	orr.w	r2, r2, #1
 800b466:	6562      	str	r2, [r4, #84]	@ 0x54
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800b468:	68da      	ldr	r2, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800b46a:	2d08      	cmp	r5, #8
 800b46c:	d006      	beq.n	800b47c <HAL_ADC_PollForConversion+0xa8>
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800b46e:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800b472:	d107      	bne.n	800b484 <HAL_ADC_PollForConversion+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800b474:	220c      	movs	r2, #12
 800b476:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b478:	2000      	movs	r0, #0
 800b47a:	e7da      	b.n	800b432 <HAL_ADC_PollForConversion+0x5e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800b47c:	2208      	movs	r2, #8
 800b47e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800b480:	2000      	movs	r0, #0
 800b482:	e7d6      	b.n	800b432 <HAL_ADC_PollForConversion+0x5e>
 800b484:	2000      	movs	r0, #0
 800b486:	e7d4      	b.n	800b432 <HAL_ADC_PollForConversion+0x5e>

0800b488 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800b488:	6803      	ldr	r3, [r0, #0]
 800b48a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 800b48c:	4770      	bx	lr
	...

0800b490 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800b490:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b492:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b494:	2300      	movs	r3, #0
 800b496:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b498:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	f000 8203 	beq.w	800b8a8 <HAL_ADC_ConfigChannel+0x418>
 800b4a2:	4604      	mov	r4, r0
 800b4a4:	460d      	mov	r5, r1
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b4ac:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b4ae:	6883      	ldr	r3, [r0, #8]
 800b4b0:	f013 0f04 	tst.w	r3, #4
 800b4b4:	d009      	beq.n	800b4ca <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b4b6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b4b8:	f043 0320 	orr.w	r3, r3, #32
 800b4bc:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800b4be:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800b4c6:	b003      	add	sp, #12
 800b4c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint32_t config_rank = pConfig->Rank;
 800b4ca:	6849      	ldr	r1, [r1, #4]
    if (pConfig->Rank <= 5U)
 800b4cc:	2905      	cmp	r1, #5
 800b4ce:	d807      	bhi.n	800b4e0 <HAL_ADC_ConfigChannel+0x50>
      switch (pConfig->Rank)
 800b4d0:	3902      	subs	r1, #2
 800b4d2:	2903      	cmp	r1, #3
 800b4d4:	d84e      	bhi.n	800b574 <HAL_ADC_ConfigChannel+0xe4>
 800b4d6:	e8df f001 	tbb	[pc, r1]
 800b4da:	4f02      	.short	0x4f02
 800b4dc:	4a48      	.short	0x4a48
 800b4de:	210c      	movs	r1, #12
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800b4e0:	682a      	ldr	r2, [r5, #0]
 800b4e2:	f7ff fe65 	bl	800b1b0 <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b4e6:	6820      	ldr	r0, [r4, #0]
 800b4e8:	6883      	ldr	r3, [r0, #8]
 800b4ea:	f013 0304 	ands.w	r3, r3, #4
 800b4ee:	d000      	beq.n	800b4f2 <HAL_ADC_ConfigChannel+0x62>
 800b4f0:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b4f2:	6882      	ldr	r2, [r0, #8]
 800b4f4:	f012 0208 	ands.w	r2, r2, #8
 800b4f8:	d000      	beq.n	800b4fc <HAL_ADC_ConfigChannel+0x6c>
 800b4fa:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b4fc:	b90b      	cbnz	r3, 800b502 <HAL_ADC_ConfigChannel+0x72>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b4fe:	2a00      	cmp	r2, #0
 800b500:	d03c      	beq.n	800b57c <HAL_ADC_ConfigChannel+0xec>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b502:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b504:	6893      	ldr	r3, [r2, #8]
 800b506:	f013 0f01 	tst.w	r3, #1
 800b50a:	d117      	bne.n	800b53c <HAL_ADC_ConfigChannel+0xac>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800b50c:	682b      	ldr	r3, [r5, #0]
 800b50e:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 800b510:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 800b514:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800b518:	ea21 0106 	bic.w	r1, r1, r6
 800b51c:	f000 0c18 	and.w	ip, r0, #24
 800b520:	48a8      	ldr	r0, [pc, #672]	@ (800b7c4 <HAL_ADC_ConfigChannel+0x334>)
 800b522:	fa20 f00c 	lsr.w	r0, r0, ip
 800b526:	4003      	ands	r3, r0
 800b528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b52c:	430b      	orrs	r3, r1
 800b52e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800b532:	68ea      	ldr	r2, [r5, #12]
 800b534:	4ba4      	ldr	r3, [pc, #656]	@ (800b7c8 <HAL_ADC_ConfigChannel+0x338>)
 800b536:	429a      	cmp	r2, r3
 800b538:	f000 80a5 	beq.w	800b686 <HAL_ADC_ConfigChannel+0x1f6>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800b53c:	682b      	ldr	r3, [r5, #0]
 800b53e:	4aa3      	ldr	r2, [pc, #652]	@ (800b7cc <HAL_ADC_ConfigChannel+0x33c>)
 800b540:	4213      	tst	r3, r2
 800b542:	f000 81ad 	beq.w	800b8a0 <HAL_ADC_ConfigChannel+0x410>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800b546:	4aa2      	ldr	r2, [pc, #648]	@ (800b7d0 <HAL_ADC_ConfigChannel+0x340>)
 800b548:	6892      	ldr	r2, [r2, #8]
 800b54a:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800b54e:	49a1      	ldr	r1, [pc, #644]	@ (800b7d4 <HAL_ADC_ConfigChannel+0x344>)
 800b550:	428b      	cmp	r3, r1
 800b552:	f000 8158 	beq.w	800b806 <HAL_ADC_ConfigChannel+0x376>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800b556:	49a0      	ldr	r1, [pc, #640]	@ (800b7d8 <HAL_ADC_ConfigChannel+0x348>)
 800b558:	428b      	cmp	r3, r1
 800b55a:	f000 817a 	beq.w	800b852 <HAL_ADC_ConfigChannel+0x3c2>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800b55e:	499f      	ldr	r1, [pc, #636]	@ (800b7dc <HAL_ADC_ConfigChannel+0x34c>)
 800b560:	428b      	cmp	r3, r1
 800b562:	f000 818a 	beq.w	800b87a <HAL_ADC_ConfigChannel+0x3ea>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b566:	2000      	movs	r0, #0
 800b568:	e7aa      	b.n	800b4c0 <HAL_ADC_ConfigChannel+0x30>
          config_rank = ADC_REGULAR_RANK_4;
 800b56a:	2118      	movs	r1, #24
          break;
 800b56c:	e7b8      	b.n	800b4e0 <HAL_ADC_ConfigChannel+0x50>
          config_rank = ADC_REGULAR_RANK_5;
 800b56e:	f44f 7180 	mov.w	r1, #256	@ 0x100
          break;
 800b572:	e7b5      	b.n	800b4e0 <HAL_ADC_ConfigChannel+0x50>
          config_rank = ADC_REGULAR_RANK_1;
 800b574:	2106      	movs	r1, #6
          break;
 800b576:	e7b3      	b.n	800b4e0 <HAL_ADC_ConfigChannel+0x50>
          config_rank = ADC_REGULAR_RANK_3;
 800b578:	2112      	movs	r1, #18
 800b57a:	e7b1      	b.n	800b4e0 <HAL_ADC_ConfigChannel+0x50>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800b57c:	68aa      	ldr	r2, [r5, #8]
 800b57e:	6829      	ldr	r1, [r5, #0]
 800b580:	f7ff fe2e 	bl	800b1e0 <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800b584:	6969      	ldr	r1, [r5, #20]
 800b586:	6822      	ldr	r2, [r4, #0]
 800b588:	68d3      	ldr	r3, [r2, #12]
 800b58a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b58e:	005b      	lsls	r3, r3, #1
 800b590:	4099      	lsls	r1, r3
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b592:	6928      	ldr	r0, [r5, #16]
 800b594:	2804      	cmp	r0, #4
 800b596:	d00e      	beq.n	800b5b6 <HAL_ADC_ConfigChannel+0x126>
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800b598:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b59a:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 800b59c:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 800b5a0:	4b8f      	ldr	r3, [pc, #572]	@ (800b7e0 <HAL_ADC_ConfigChannel+0x350>)
 800b5a2:	403b      	ands	r3, r7
 800b5a4:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 800b5a8:	4331      	orrs	r1, r6
 800b5aa:	430b      	orrs	r3, r1
 800b5ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800b5b0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 800b5b4:	e7a5      	b.n	800b502 <HAL_ADC_ConfigChannel+0x72>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800b5b6:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800b5b8:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b5ba:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b5be:	682b      	ldr	r3, [r5, #0]
 800b5c0:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800b5c4:	bb80      	cbnz	r0, 800b628 <HAL_ADC_ConfigChannel+0x198>
 800b5c6:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b5ca:	4299      	cmp	r1, r3
 800b5cc:	d034      	beq.n	800b638 <HAL_ADC_ConfigChannel+0x1a8>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b5ce:	6821      	ldr	r1, [r4, #0]
 800b5d0:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800b5d2:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 800b5d4:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b5d8:	682b      	ldr	r3, [r5, #0]
 800b5da:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800b5de:	bb80      	cbnz	r0, 800b642 <HAL_ADC_ConfigChannel+0x1b2>
 800b5e0:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d034      	beq.n	800b652 <HAL_ADC_ConfigChannel+0x1c2>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b5e8:	6821      	ldr	r1, [r4, #0]
 800b5ea:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800b5ec:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 800b5ee:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b5f2:	682b      	ldr	r3, [r5, #0]
 800b5f4:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800b5f8:	bb80      	cbnz	r0, 800b65c <HAL_ADC_ConfigChannel+0x1cc>
 800b5fa:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b5fe:	429a      	cmp	r2, r3
 800b600:	d034      	beq.n	800b66c <HAL_ADC_ConfigChannel+0x1dc>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b602:	6821      	ldr	r1, [r4, #0]
 800b604:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 800b606:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 800b608:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b60c:	682b      	ldr	r3, [r5, #0]
 800b60e:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800b612:	bb80      	cbnz	r0, 800b676 <HAL_ADC_ConfigChannel+0x1e6>
 800b614:	f3c3 6384 	ubfx	r3, r3, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b618:	429a      	cmp	r2, r3
 800b61a:	f47f af72 	bne.w	800b502 <HAL_ADC_ConfigChannel+0x72>
  MODIFY_REG(*preg,
 800b61e:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 800b620:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b624:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 800b626:	e76c      	b.n	800b502 <HAL_ADC_ConfigChannel+0x72>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b628:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b62c:	b113      	cbz	r3, 800b634 <HAL_ADC_ConfigChannel+0x1a4>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800b62e:	fab3 f383 	clz	r3, r3
 800b632:	e7ca      	b.n	800b5ca <HAL_ADC_ConfigChannel+0x13a>
    return 32U;
 800b634:	2320      	movs	r3, #32
 800b636:	e7c8      	b.n	800b5ca <HAL_ADC_ConfigChannel+0x13a>
  MODIFY_REG(*preg,
 800b638:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800b63a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b63e:	6613      	str	r3, [r2, #96]	@ 0x60
}
 800b640:	e7c5      	b.n	800b5ce <HAL_ADC_ConfigChannel+0x13e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b642:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800b646:	b113      	cbz	r3, 800b64e <HAL_ADC_ConfigChannel+0x1be>
  return __builtin_clz(value);
 800b648:	fab3 f383 	clz	r3, r3
 800b64c:	e7ca      	b.n	800b5e4 <HAL_ADC_ConfigChannel+0x154>
    return 32U;
 800b64e:	2320      	movs	r3, #32
 800b650:	e7c8      	b.n	800b5e4 <HAL_ADC_ConfigChannel+0x154>
  MODIFY_REG(*preg,
 800b652:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800b654:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b658:	664b      	str	r3, [r1, #100]	@ 0x64
}
 800b65a:	e7c5      	b.n	800b5e8 <HAL_ADC_ConfigChannel+0x158>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b65c:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800b660:	b113      	cbz	r3, 800b668 <HAL_ADC_ConfigChannel+0x1d8>
  return __builtin_clz(value);
 800b662:	fab3 f383 	clz	r3, r3
 800b666:	e7ca      	b.n	800b5fe <HAL_ADC_ConfigChannel+0x16e>
    return 32U;
 800b668:	2320      	movs	r3, #32
 800b66a:	e7c8      	b.n	800b5fe <HAL_ADC_ConfigChannel+0x16e>
  MODIFY_REG(*preg,
 800b66c:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800b66e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b672:	668b      	str	r3, [r1, #104]	@ 0x68
}
 800b674:	e7c5      	b.n	800b602 <HAL_ADC_ConfigChannel+0x172>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b676:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800b67a:	b113      	cbz	r3, 800b682 <HAL_ADC_ConfigChannel+0x1f2>
  return __builtin_clz(value);
 800b67c:	fab3 f383 	clz	r3, r3
 800b680:	e7ca      	b.n	800b618 <HAL_ADC_ConfigChannel+0x188>
    return 32U;
 800b682:	2320      	movs	r3, #32
 800b684:	e7c8      	b.n	800b618 <HAL_ADC_ConfigChannel+0x188>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b686:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b688:	682b      	ldr	r3, [r5, #0]
 800b68a:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800b68e:	bb3e      	cbnz	r6, 800b6e0 <HAL_ADC_ConfigChannel+0x250>
 800b690:	0e9a      	lsrs	r2, r3, #26
 800b692:	3201      	adds	r2, #1
 800b694:	f002 021f 	and.w	r2, r2, #31
 800b698:	2a09      	cmp	r2, #9
 800b69a:	bf8c      	ite	hi
 800b69c:	2200      	movhi	r2, #0
 800b69e:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b6a0:	2a00      	cmp	r2, #0
 800b6a2:	d055      	beq.n	800b750 <HAL_ADC_ConfigChannel+0x2c0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b6a4:	bb5e      	cbnz	r6, 800b6fe <HAL_ADC_ConfigChannel+0x26e>
 800b6a6:	0e99      	lsrs	r1, r3, #26
 800b6a8:	3101      	adds	r1, #1
 800b6aa:	0689      	lsls	r1, r1, #26
 800b6ac:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800b6b0:	bb8e      	cbnz	r6, 800b716 <HAL_ADC_ConfigChannel+0x286>
 800b6b2:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800b6b6:	f10c 0c01 	add.w	ip, ip, #1
 800b6ba:	f00c 0c1f 	and.w	ip, ip, #31
 800b6be:	2201      	movs	r2, #1
 800b6c0:	fa02 f20c 	lsl.w	r2, r2, ip
 800b6c4:	4311      	orrs	r1, r2
 800b6c6:	bbae      	cbnz	r6, 800b734 <HAL_ADC_ConfigChannel+0x2a4>
 800b6c8:	0e9b      	lsrs	r3, r3, #26
 800b6ca:	3301      	adds	r3, #1
 800b6cc:	f003 031f 	and.w	r3, r3, #31
 800b6d0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b6d4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b6d6:	4319      	orrs	r1, r3
 800b6d8:	68aa      	ldr	r2, [r5, #8]
 800b6da:	f7ff fd81 	bl	800b1e0 <LL_ADC_SetChannelSamplingTime>
 800b6de:	e72d      	b.n	800b53c <HAL_ADC_ConfigChannel+0xac>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6e0:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800b6e4:	b14a      	cbz	r2, 800b6fa <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 800b6e6:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b6ea:	3201      	adds	r2, #1
 800b6ec:	f002 021f 	and.w	r2, r2, #31
 800b6f0:	2a09      	cmp	r2, #9
 800b6f2:	bf8c      	ite	hi
 800b6f4:	2200      	movhi	r2, #0
 800b6f6:	2201      	movls	r2, #1
 800b6f8:	e7d2      	b.n	800b6a0 <HAL_ADC_ConfigChannel+0x210>
    return 32U;
 800b6fa:	2220      	movs	r2, #32
 800b6fc:	e7f5      	b.n	800b6ea <HAL_ADC_ConfigChannel+0x25a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6fe:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 800b702:	b131      	cbz	r1, 800b712 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 800b704:	fab1 f181 	clz	r1, r1
 800b708:	3101      	adds	r1, #1
 800b70a:	0689      	lsls	r1, r1, #26
 800b70c:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800b710:	e7ce      	b.n	800b6b0 <HAL_ADC_ConfigChannel+0x220>
    return 32U;
 800b712:	2120      	movs	r1, #32
 800b714:	e7f8      	b.n	800b708 <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b716:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800b71a:	b14a      	cbz	r2, 800b730 <HAL_ADC_ConfigChannel+0x2a0>
  return __builtin_clz(value);
 800b71c:	fab2 f282 	clz	r2, r2
 800b720:	3201      	adds	r2, #1
 800b722:	f002 021f 	and.w	r2, r2, #31
 800b726:	f04f 0c01 	mov.w	ip, #1
 800b72a:	fa0c f202 	lsl.w	r2, ip, r2
 800b72e:	e7c9      	b.n	800b6c4 <HAL_ADC_ConfigChannel+0x234>
    return 32U;
 800b730:	2220      	movs	r2, #32
 800b732:	e7f5      	b.n	800b720 <HAL_ADC_ConfigChannel+0x290>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b734:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800b738:	b143      	cbz	r3, 800b74c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800b73a:	fab3 f383 	clz	r3, r3
 800b73e:	3301      	adds	r3, #1
 800b740:	f003 031f 	and.w	r3, r3, #31
 800b744:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b748:	051b      	lsls	r3, r3, #20
 800b74a:	e7c4      	b.n	800b6d6 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800b74c:	2320      	movs	r3, #32
 800b74e:	e7f6      	b.n	800b73e <HAL_ADC_ConfigChannel+0x2ae>
 800b750:	b9e6      	cbnz	r6, 800b78c <HAL_ADC_ConfigChannel+0x2fc>
 800b752:	0e99      	lsrs	r1, r3, #26
 800b754:	3101      	adds	r1, #1
 800b756:	0689      	lsls	r1, r1, #26
 800b758:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800b75c:	bb16      	cbnz	r6, 800b7a4 <HAL_ADC_ConfigChannel+0x314>
 800b75e:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 800b762:	f10c 0c01 	add.w	ip, ip, #1
 800b766:	f00c 0c1f 	and.w	ip, ip, #31
 800b76a:	2201      	movs	r2, #1
 800b76c:	fa02 f20c 	lsl.w	r2, r2, ip
 800b770:	4311      	orrs	r1, r2
 800b772:	bbbe      	cbnz	r6, 800b7e4 <HAL_ADC_ConfigChannel+0x354>
 800b774:	0e9b      	lsrs	r3, r3, #26
 800b776:	3301      	adds	r3, #1
 800b778:	f003 031f 	and.w	r3, r3, #31
 800b77c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b780:	3b1e      	subs	r3, #30
 800b782:	051b      	lsls	r3, r3, #20
 800b784:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b788:	4319      	orrs	r1, r3
 800b78a:	e7a5      	b.n	800b6d8 <HAL_ADC_ConfigChannel+0x248>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b78c:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 800b790:	b131      	cbz	r1, 800b7a0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800b792:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b796:	3101      	adds	r1, #1
 800b798:	0689      	lsls	r1, r1, #26
 800b79a:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 800b79e:	e7dd      	b.n	800b75c <HAL_ADC_ConfigChannel+0x2cc>
    return 32U;
 800b7a0:	2120      	movs	r1, #32
 800b7a2:	e7f8      	b.n	800b796 <HAL_ADC_ConfigChannel+0x306>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7a4:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 800b7a8:	b14a      	cbz	r2, 800b7be <HAL_ADC_ConfigChannel+0x32e>
  return __builtin_clz(value);
 800b7aa:	fab2 f282 	clz	r2, r2
 800b7ae:	3201      	adds	r2, #1
 800b7b0:	f002 021f 	and.w	r2, r2, #31
 800b7b4:	f04f 0c01 	mov.w	ip, #1
 800b7b8:	fa0c f202 	lsl.w	r2, ip, r2
 800b7bc:	e7d8      	b.n	800b770 <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 800b7be:	2220      	movs	r2, #32
 800b7c0:	e7f5      	b.n	800b7ae <HAL_ADC_ConfigChannel+0x31e>
 800b7c2:	bf00      	nop
 800b7c4:	0007ffff 	.word	0x0007ffff
 800b7c8:	407f0000 	.word	0x407f0000
 800b7cc:	80080000 	.word	0x80080000
 800b7d0:	50040300 	.word	0x50040300
 800b7d4:	c7520000 	.word	0xc7520000
 800b7d8:	cb840000 	.word	0xcb840000
 800b7dc:	80000001 	.word	0x80000001
 800b7e0:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7e4:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 800b7e8:	b15b      	cbz	r3, 800b802 <HAL_ADC_ConfigChannel+0x372>
  return __builtin_clz(value);
 800b7ea:	fab3 f383 	clz	r3, r3
 800b7ee:	3301      	adds	r3, #1
 800b7f0:	f003 031f 	and.w	r3, r3, #31
 800b7f4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b7f8:	3b1e      	subs	r3, #30
 800b7fa:	051b      	lsls	r3, r3, #20
 800b7fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b800:	e7c2      	b.n	800b788 <HAL_ADC_ConfigChannel+0x2f8>
    return 32U;
 800b802:	2320      	movs	r3, #32
 800b804:	e7f3      	b.n	800b7ee <HAL_ADC_ConfigChannel+0x35e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800b806:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 800b80a:	f47f aea4 	bne.w	800b556 <HAL_ADC_ConfigChannel+0xc6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b80e:	6822      	ldr	r2, [r4, #0]
 800b810:	4b26      	ldr	r3, [pc, #152]	@ (800b8ac <HAL_ADC_ConfigChannel+0x41c>)
 800b812:	429a      	cmp	r2, r3
 800b814:	d001      	beq.n	800b81a <HAL_ADC_ConfigChannel+0x38a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b816:	2000      	movs	r0, #0
 800b818:	e652      	b.n	800b4c0 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b81a:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800b81e:	4924      	ldr	r1, [pc, #144]	@ (800b8b0 <HAL_ADC_ConfigChannel+0x420>)
 800b820:	688a      	ldr	r2, [r1, #8]
 800b822:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800b826:	4313      	orrs	r3, r2
 800b828:	608b      	str	r3, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b82a:	4b22      	ldr	r3, [pc, #136]	@ (800b8b4 <HAL_ADC_ConfigChannel+0x424>)
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	099b      	lsrs	r3, r3, #6
 800b830:	4a21      	ldr	r2, [pc, #132]	@ (800b8b8 <HAL_ADC_ConfigChannel+0x428>)
 800b832:	fba2 2303 	umull	r2, r3, r2, r3
 800b836:	099b      	lsrs	r3, r3, #6
 800b838:	3301      	adds	r3, #1
 800b83a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 800b842:	9b01      	ldr	r3, [sp, #4]
 800b844:	b11b      	cbz	r3, 800b84e <HAL_ADC_ConfigChannel+0x3be>
            wait_loop_index--;
 800b846:	9b01      	ldr	r3, [sp, #4]
 800b848:	3b01      	subs	r3, #1
 800b84a:	9301      	str	r3, [sp, #4]
 800b84c:	e7f9      	b.n	800b842 <HAL_ADC_ConfigChannel+0x3b2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b84e:	2000      	movs	r0, #0
 800b850:	e636      	b.n	800b4c0 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800b852:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 800b856:	f47f ae82 	bne.w	800b55e <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b85a:	6822      	ldr	r2, [r4, #0]
 800b85c:	4b13      	ldr	r3, [pc, #76]	@ (800b8ac <HAL_ADC_ConfigChannel+0x41c>)
 800b85e:	429a      	cmp	r2, r3
 800b860:	d001      	beq.n	800b866 <HAL_ADC_ConfigChannel+0x3d6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b862:	2000      	movs	r0, #0
 800b864:	e62c      	b.n	800b4c0 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b866:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 800b86a:	4911      	ldr	r1, [pc, #68]	@ (800b8b0 <HAL_ADC_ConfigChannel+0x420>)
 800b86c:	688a      	ldr	r2, [r1, #8]
 800b86e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800b872:	4313      	orrs	r3, r2
 800b874:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b876:	2000      	movs	r0, #0
}
 800b878:	e622      	b.n	800b4c0 <HAL_ADC_ConfigChannel+0x30>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800b87a:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 800b87e:	d111      	bne.n	800b8a4 <HAL_ADC_ConfigChannel+0x414>
        if (ADC_VREFINT_INSTANCE(hadc))
 800b880:	6822      	ldr	r2, [r4, #0]
 800b882:	4b0a      	ldr	r3, [pc, #40]	@ (800b8ac <HAL_ADC_ConfigChannel+0x41c>)
 800b884:	429a      	cmp	r2, r3
 800b886:	d001      	beq.n	800b88c <HAL_ADC_ConfigChannel+0x3fc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b888:	2000      	movs	r0, #0
 800b88a:	e619      	b.n	800b4c0 <HAL_ADC_ConfigChannel+0x30>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b88c:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800b890:	4907      	ldr	r1, [pc, #28]	@ (800b8b0 <HAL_ADC_ConfigChannel+0x420>)
 800b892:	688a      	ldr	r2, [r1, #8]
 800b894:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800b898:	4313      	orrs	r3, r2
 800b89a:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b89c:	2000      	movs	r0, #0
}
 800b89e:	e60f      	b.n	800b4c0 <HAL_ADC_ConfigChannel+0x30>
 800b8a0:	2000      	movs	r0, #0
 800b8a2:	e60d      	b.n	800b4c0 <HAL_ADC_ConfigChannel+0x30>
 800b8a4:	2000      	movs	r0, #0
 800b8a6:	e60b      	b.n	800b4c0 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 800b8a8:	2002      	movs	r0, #2
 800b8aa:	e60c      	b.n	800b4c6 <HAL_ADC_ConfigChannel+0x36>
 800b8ac:	50040000 	.word	0x50040000
 800b8b0:	50040300 	.word	0x50040300
 800b8b4:	2000002c 	.word	0x2000002c
 800b8b8:	053e2d63 	.word	0x053e2d63

0800b8bc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800b8bc:	b570      	push	{r4, r5, r6, lr}
 800b8be:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b8c0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b8c2:	689a      	ldr	r2, [r3, #8]
 800b8c4:	f012 0204 	ands.w	r2, r2, #4
 800b8c8:	d000      	beq.n	800b8cc <ADC_ConversionStop+0x10>
 800b8ca:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b8cc:	6898      	ldr	r0, [r3, #8]
 800b8ce:	f010 0008 	ands.w	r0, r0, #8
 800b8d2:	d000      	beq.n	800b8d6 <ADC_ConversionStop+0x1a>
 800b8d4:	2001      	movs	r0, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800b8d6:	b90a      	cbnz	r2, 800b8dc <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800b8d8:	2800      	cmp	r0, #0
 800b8da:	d06d      	beq.n	800b9b8 <ADC_ConversionStop+0xfc>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800b8dc:	68da      	ldr	r2, [r3, #12]
 800b8de:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800b8e2:	d004      	beq.n	800b8ee <ADC_ConversionStop+0x32>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800b8e4:	8b20      	ldrh	r0, [r4, #24]
 800b8e6:	f240 1201 	movw	r2, #257	@ 0x101
 800b8ea:	4290      	cmp	r0, r2
 800b8ec:	d04e      	beq.n	800b98c <ADC_ConversionStop+0xd0>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800b8ee:	2902      	cmp	r1, #2
 800b8f0:	d012      	beq.n	800b918 <ADC_ConversionStop+0x5c>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800b8f2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b8f4:	689a      	ldr	r2, [r3, #8]
 800b8f6:	f012 0f04 	tst.w	r2, #4
 800b8fa:	d00b      	beq.n	800b914 <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800b8fc:	689a      	ldr	r2, [r3, #8]
 800b8fe:	f012 0f02 	tst.w	r2, #2
 800b902:	d107      	bne.n	800b914 <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 800b904:	689a      	ldr	r2, [r3, #8]
 800b906:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b90a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800b90e:	f042 0210 	orr.w	r2, r2, #16
 800b912:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800b914:	2901      	cmp	r1, #1
 800b916:	d047      	beq.n	800b9a8 <ADC_ConversionStop+0xec>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800b918:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b91a:	689a      	ldr	r2, [r3, #8]
 800b91c:	f012 0f08 	tst.w	r2, #8
 800b920:	d00b      	beq.n	800b93a <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800b922:	689a      	ldr	r2, [r3, #8]
 800b924:	f012 0f02 	tst.w	r2, #2
 800b928:	d107      	bne.n	800b93a <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 800b92a:	689a      	ldr	r2, [r3, #8]
 800b92c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b930:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800b934:	f042 0220 	orr.w	r2, r2, #32
 800b938:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800b93a:	2902      	cmp	r1, #2
 800b93c:	d036      	beq.n	800b9ac <ADC_ConversionStop+0xf0>
 800b93e:	2903      	cmp	r1, #3
 800b940:	d136      	bne.n	800b9b0 <ADC_ConversionStop+0xf4>
 800b942:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800b944:	f7ff fc2e 	bl	800b1a4 <HAL_GetTick>
 800b948:	4606      	mov	r6, r0

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b94a:	6823      	ldr	r3, [r4, #0]
 800b94c:	689b      	ldr	r3, [r3, #8]
 800b94e:	422b      	tst	r3, r5
 800b950:	d030      	beq.n	800b9b4 <ADC_ConversionStop+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800b952:	f7ff fc27 	bl	800b1a4 <HAL_GetTick>
 800b956:	1b80      	subs	r0, r0, r6
 800b958:	2805      	cmp	r0, #5
 800b95a:	d9f6      	bls.n	800b94a <ADC_ConversionStop+0x8e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b95c:	6823      	ldr	r3, [r4, #0]
 800b95e:	689b      	ldr	r3, [r3, #8]
 800b960:	422b      	tst	r3, r5
 800b962:	d0f2      	beq.n	800b94a <ADC_ConversionStop+0x8e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b964:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b966:	f043 0310 	orr.w	r3, r3, #16
 800b96a:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b96c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b96e:	f043 0301 	orr.w	r3, r3, #1
 800b972:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800b974:	2001      	movs	r0, #1
 800b976:	e01e      	b.n	800b9b6 <ADC_ConversionStop+0xfa>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b978:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800b97a:	f043 0310 	orr.w	r3, r3, #16
 800b97e:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b980:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b982:	f043 0301 	orr.w	r3, r3, #1
 800b986:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 800b988:	2001      	movs	r0, #1
 800b98a:	e014      	b.n	800b9b6 <ADC_ConversionStop+0xfa>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800b98c:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800b98e:	6819      	ldr	r1, [r3, #0]
 800b990:	f011 0f40 	tst.w	r1, #64	@ 0x40
 800b994:	d104      	bne.n	800b9a0 <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800b996:	4909      	ldr	r1, [pc, #36]	@ (800b9bc <ADC_ConversionStop+0x100>)
 800b998:	428a      	cmp	r2, r1
 800b99a:	d8ed      	bhi.n	800b978 <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 800b99c:	3201      	adds	r2, #1
 800b99e:	e7f6      	b.n	800b98e <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800b9a0:	2240      	movs	r2, #64	@ 0x40
 800b9a2:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800b9a4:	2101      	movs	r1, #1
 800b9a6:	e7a4      	b.n	800b8f2 <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800b9a8:	2504      	movs	r5, #4
 800b9aa:	e7cb      	b.n	800b944 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800b9ac:	2508      	movs	r5, #8
 800b9ae:	e7c9      	b.n	800b944 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800b9b0:	2504      	movs	r5, #4
 800b9b2:	e7c7      	b.n	800b944 <ADC_ConversionStop+0x88>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800b9b4:	2000      	movs	r0, #0
}
 800b9b6:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800b9b8:	2000      	movs	r0, #0
 800b9ba:	e7fc      	b.n	800b9b6 <ADC_ConversionStop+0xfa>
 800b9bc:	a33fffff 	.word	0xa33fffff

0800b9c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800b9c0:	b530      	push	{r4, r5, lr}
 800b9c2:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b9c8:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b9ca:	689a      	ldr	r2, [r3, #8]
 800b9cc:	f012 0f01 	tst.w	r2, #1
 800b9d0:	d158      	bne.n	800ba84 <ADC_Enable+0xc4>
 800b9d2:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800b9d4:	6899      	ldr	r1, [r3, #8]
 800b9d6:	4a2d      	ldr	r2, [pc, #180]	@ (800ba8c <ADC_Enable+0xcc>)
 800b9d8:	4211      	tst	r1, r2
 800b9da:	d119      	bne.n	800ba10 <ADC_Enable+0x50>
  MODIFY_REG(ADCx->CR,
 800b9dc:	689a      	ldr	r2, [r3, #8]
 800b9de:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800b9e2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800b9e6:	f042 0201 	orr.w	r2, r2, #1
 800b9ea:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800b9ec:	4b28      	ldr	r3, [pc, #160]	@ (800ba90 <ADC_Enable+0xd0>)
 800b9ee:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b9f0:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 800b9f4:	d01c      	beq.n	800ba30 <ADC_Enable+0x70>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b9f6:	4b27      	ldr	r3, [pc, #156]	@ (800ba94 <ADC_Enable+0xd4>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	099b      	lsrs	r3, r3, #6
 800b9fc:	4a26      	ldr	r2, [pc, #152]	@ (800ba98 <ADC_Enable+0xd8>)
 800b9fe:	fba2 2303 	umull	r2, r3, r2, r3
 800ba02:	099b      	lsrs	r3, r3, #6
 800ba04:	3301      	adds	r3, #1
 800ba06:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800ba0e:	e00c      	b.n	800ba2a <ADC_Enable+0x6a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ba10:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 800ba12:	f043 0310 	orr.w	r3, r3, #16
 800ba16:	6543      	str	r3, [r0, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ba18:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800ba1a:	f043 0301 	orr.w	r3, r3, #1
 800ba1e:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 800ba20:	2001      	movs	r0, #1
 800ba22:	e030      	b.n	800ba86 <ADC_Enable+0xc6>
      {
        wait_loop_index--;
 800ba24:	9b01      	ldr	r3, [sp, #4]
 800ba26:	3b01      	subs	r3, #1
 800ba28:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 800ba2a:	9b01      	ldr	r3, [sp, #4]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d1f9      	bne.n	800ba24 <ADC_Enable+0x64>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800ba30:	f7ff fbb8 	bl	800b1a4 <HAL_GetTick>
 800ba34:	4605      	mov	r5, r0

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800ba36:	6823      	ldr	r3, [r4, #0]
 800ba38:	681a      	ldr	r2, [r3, #0]
 800ba3a:	f012 0f01 	tst.w	r2, #1
 800ba3e:	d11f      	bne.n	800ba80 <ADC_Enable+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ba40:	689a      	ldr	r2, [r3, #8]
 800ba42:	f012 0f01 	tst.w	r2, #1
 800ba46:	d107      	bne.n	800ba58 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 800ba48:	689a      	ldr	r2, [r3, #8]
 800ba4a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800ba4e:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800ba52:	f042 0201 	orr.w	r2, r2, #1
 800ba56:	609a      	str	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
      {
        LL_ADC_Enable(hadc->Instance);
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800ba58:	f7ff fba4 	bl	800b1a4 <HAL_GetTick>
 800ba5c:	1b43      	subs	r3, r0, r5
 800ba5e:	2b02      	cmp	r3, #2
 800ba60:	d9e9      	bls.n	800ba36 <ADC_Enable+0x76>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800ba62:	6823      	ldr	r3, [r4, #0]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	f013 0f01 	tst.w	r3, #1
 800ba6a:	d1e4      	bne.n	800ba36 <ADC_Enable+0x76>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ba6c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800ba6e:	f043 0310 	orr.w	r3, r3, #16
 800ba72:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ba74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba76:	f043 0301 	orr.w	r3, r3, #1
 800ba7a:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800ba7c:	2001      	movs	r0, #1
 800ba7e:	e002      	b.n	800ba86 <ADC_Enable+0xc6>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800ba80:	2000      	movs	r0, #0
 800ba82:	e000      	b.n	800ba86 <ADC_Enable+0xc6>
 800ba84:	2000      	movs	r0, #0
}
 800ba86:	b003      	add	sp, #12
 800ba88:	bd30      	pop	{r4, r5, pc}
 800ba8a:	bf00      	nop
 800ba8c:	8000003f 	.word	0x8000003f
 800ba90:	50040300 	.word	0x50040300
 800ba94:	2000002c 	.word	0x2000002c
 800ba98:	053e2d63 	.word	0x053e2d63

0800ba9c <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ba9c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800ba9e:	689b      	ldr	r3, [r3, #8]
 800baa0:	f013 0f04 	tst.w	r3, #4
 800baa4:	d13c      	bne.n	800bb20 <HAL_ADC_Start+0x84>
{
 800baa6:	b510      	push	{r4, lr}
 800baa8:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 800baaa:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800baae:	2b01      	cmp	r3, #1
 800bab0:	d038      	beq.n	800bb24 <HAL_ADC_Start+0x88>
 800bab2:	2301      	movs	r3, #1
 800bab4:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 800bab8:	f7ff ff82 	bl	800b9c0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800babc:	bb60      	cbnz	r0, 800bb18 <HAL_ADC_Start+0x7c>
      ADC_STATE_CLR_SET(hadc->State,
 800babe:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bac0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800bac4:	f023 0301 	bic.w	r3, r3, #1
 800bac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bacc:	6563      	str	r3, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800bace:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bad0:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800bad4:	d01d      	beq.n	800bb12 <HAL_ADC_Start+0x76>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800bad6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bad8:	f023 0306 	bic.w	r3, r3, #6
 800badc:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800bade:	6823      	ldr	r3, [r4, #0]
 800bae0:	221c      	movs	r2, #28
 800bae2:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 800bae4:	2300      	movs	r3, #0
 800bae6:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800baea:	6822      	ldr	r2, [r4, #0]
 800baec:	68d3      	ldr	r3, [r2, #12]
 800baee:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800baf2:	d005      	beq.n	800bb00 <HAL_ADC_Start+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800baf4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800baf6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800bafa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800bafe:	6563      	str	r3, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 800bb00:	6893      	ldr	r3, [r2, #8]
 800bb02:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb06:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800bb0a:	f043 0304 	orr.w	r3, r3, #4
 800bb0e:	6093      	str	r3, [r2, #8]
}
 800bb10:	bd10      	pop	{r4, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 800bb12:	2300      	movs	r3, #0
 800bb14:	65a3      	str	r3, [r4, #88]	@ 0x58
 800bb16:	e7e2      	b.n	800bade <HAL_ADC_Start+0x42>
      __HAL_UNLOCK(hadc);
 800bb18:	2300      	movs	r3, #0
 800bb1a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 800bb1e:	e7f7      	b.n	800bb10 <HAL_ADC_Start+0x74>
    tmp_hal_status = HAL_BUSY;
 800bb20:	2002      	movs	r0, #2
}
 800bb22:	4770      	bx	lr
    __HAL_LOCK(hadc);
 800bb24:	2002      	movs	r0, #2
 800bb26:	e7f3      	b.n	800bb10 <HAL_ADC_Start+0x74>

0800bb28 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800bb28:	b538      	push	{r3, r4, r5, lr}
 800bb2a:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800bb2c:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800bb2e:	6893      	ldr	r3, [r2, #8]
 800bb30:	f013 0302 	ands.w	r3, r3, #2
 800bb34:	d000      	beq.n	800bb38 <ADC_Disable+0x10>
 800bb36:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800bb38:	6891      	ldr	r1, [r2, #8]
 800bb3a:	f011 0f01 	tst.w	r1, #1
 800bb3e:	d039      	beq.n	800bbb4 <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d139      	bne.n	800bbb8 <ADC_Disable+0x90>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800bb44:	6893      	ldr	r3, [r2, #8]
 800bb46:	f003 030d 	and.w	r3, r3, #13
 800bb4a:	2b01      	cmp	r3, #1
 800bb4c:	d009      	beq.n	800bb62 <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bb4e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bb50:	f043 0310 	orr.w	r3, r3, #16
 800bb54:	6563      	str	r3, [r4, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bb56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bb58:	f043 0301 	orr.w	r3, r3, #1
 800bb5c:	65a3      	str	r3, [r4, #88]	@ 0x58

      return HAL_ERROR;
 800bb5e:	2001      	movs	r0, #1
 800bb60:	e029      	b.n	800bbb6 <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 800bb62:	6893      	ldr	r3, [r2, #8]
 800bb64:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bb68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800bb6c:	f043 0302 	orr.w	r3, r3, #2
 800bb70:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800bb72:	6823      	ldr	r3, [r4, #0]
 800bb74:	2203      	movs	r2, #3
 800bb76:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800bb78:	f7ff fb14 	bl	800b1a4 <HAL_GetTick>
 800bb7c:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800bb7e:	6823      	ldr	r3, [r4, #0]
 800bb80:	689b      	ldr	r3, [r3, #8]
 800bb82:	f013 0f01 	tst.w	r3, #1
 800bb86:	d013      	beq.n	800bbb0 <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800bb88:	f7ff fb0c 	bl	800b1a4 <HAL_GetTick>
 800bb8c:	1b40      	subs	r0, r0, r5
 800bb8e:	2802      	cmp	r0, #2
 800bb90:	d9f5      	bls.n	800bb7e <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800bb92:	6823      	ldr	r3, [r4, #0]
 800bb94:	689b      	ldr	r3, [r3, #8]
 800bb96:	f013 0f01 	tst.w	r3, #1
 800bb9a:	d0f0      	beq.n	800bb7e <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bb9c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bb9e:	f043 0310 	orr.w	r3, r3, #16
 800bba2:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bba4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bba6:	f043 0301 	orr.w	r3, r3, #1
 800bbaa:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 800bbac:	2001      	movs	r0, #1
 800bbae:	e002      	b.n	800bbb6 <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800bbb0:	2000      	movs	r0, #0
 800bbb2:	e000      	b.n	800bbb6 <ADC_Disable+0x8e>
 800bbb4:	2000      	movs	r0, #0
}
 800bbb6:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800bbb8:	2000      	movs	r0, #0
 800bbba:	e7fc      	b.n	800bbb6 <ADC_Disable+0x8e>

0800bbbc <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 800bbbc:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d01a      	beq.n	800bbfa <HAL_ADC_Stop+0x3e>
{
 800bbc4:	b510      	push	{r4, lr}
 800bbc6:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800bbc8:	2301      	movs	r3, #1
 800bbca:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800bbce:	2103      	movs	r1, #3
 800bbd0:	f7ff fe74 	bl	800b8bc <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800bbd4:	b118      	cbz	r0, 800bbde <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 800bbdc:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 800bbde:	4620      	mov	r0, r4
 800bbe0:	f7ff ffa2 	bl	800bb28 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 800bbe4:	2800      	cmp	r0, #0
 800bbe6:	d1f6      	bne.n	800bbd6 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 800bbe8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bbea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800bbee:	f023 0301 	bic.w	r3, r3, #1
 800bbf2:	f043 0301 	orr.w	r3, r3, #1
 800bbf6:	6563      	str	r3, [r4, #84]	@ 0x54
 800bbf8:	e7ed      	b.n	800bbd6 <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 800bbfa:	2002      	movs	r0, #2
}
 800bbfc:	4770      	bx	lr

0800bbfe <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800bbfe:	b530      	push	{r4, r5, lr}
 800bc00:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800bc02:	2300      	movs	r3, #0
 800bc04:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800bc06:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800bc0a:	2b01      	cmp	r3, #1
 800bc0c:	d041      	beq.n	800bc92 <HAL_ADCEx_Calibration_Start+0x94>
 800bc0e:	4604      	mov	r4, r0
 800bc10:	460d      	mov	r5, r1
 800bc12:	2301      	movs	r3, #1
 800bc14:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800bc18:	f7ff ff86 	bl	800bb28 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800bc1c:	bb80      	cbnz	r0, 800bc80 <HAL_ADCEx_Calibration_Start+0x82>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bc1e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bc20:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800bc24:	f023 0302 	bic.w	r3, r3, #2
 800bc28:	f043 0302 	orr.w	r3, r3, #2
 800bc2c:	6563      	str	r3, [r4, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800bc2e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800bc30:	6893      	ldr	r3, [r2, #8]
 800bc32:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800bc36:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800bc3a:	f005 4580 	and.w	r5, r5, #1073741824	@ 0x40000000
 800bc3e:	432b      	orrs	r3, r5
 800bc40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bc44:	6093      	str	r3, [r2, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800bc46:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800bc48:	689b      	ldr	r3, [r3, #8]
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	db06      	blt.n	800bc5c <HAL_ADCEx_Calibration_Start+0x5e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800bc4e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bc50:	f023 0303 	bic.w	r3, r3, #3
 800bc54:	f043 0301 	orr.w	r3, r3, #1
 800bc58:	6563      	str	r3, [r4, #84]	@ 0x54
 800bc5a:	e015      	b.n	800bc88 <HAL_ADCEx_Calibration_Start+0x8a>
      wait_loop_index++;
 800bc5c:	9b01      	ldr	r3, [sp, #4]
 800bc5e:	3301      	adds	r3, #1
 800bc60:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800bc62:	9b01      	ldr	r3, [sp, #4]
 800bc64:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800bc68:	d3ed      	bcc.n	800bc46 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 800bc6a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bc6c:	f023 0312 	bic.w	r3, r3, #18
 800bc70:	f043 0310 	orr.w	r3, r3, #16
 800bc74:	6563      	str	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 800bc76:	2300      	movs	r3, #0
 800bc78:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
        return HAL_ERROR;
 800bc7c:	2001      	movs	r0, #1
 800bc7e:	e006      	b.n	800bc8e <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bc80:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800bc82:	f043 0310 	orr.w	r3, r3, #16
 800bc86:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bc88:	2300      	movs	r3, #0
 800bc8a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 800bc8e:	b003      	add	sp, #12
 800bc90:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 800bc92:	2002      	movs	r0, #2
 800bc94:	e7fb      	b.n	800bc8e <HAL_ADCEx_Calibration_Start+0x90>

0800bc96 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800bc96:	2800      	cmp	r0, #0
 800bc98:	f000 80a1 	beq.w	800bdde <HAL_CAN_Init+0x148>
{
 800bc9c:	b538      	push	{r3, r4, r5, lr}
 800bc9e:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800bca0:	f890 3020 	ldrb.w	r3, [r0, #32]
 800bca4:	b1d3      	cbz	r3, 800bcdc <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800bca6:	6822      	ldr	r2, [r4, #0]
 800bca8:	6813      	ldr	r3, [r2, #0]
 800bcaa:	f043 0301 	orr.w	r3, r3, #1
 800bcae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bcb0:	f7ff fa78 	bl	800b1a4 <HAL_GetTick>
 800bcb4:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800bcb6:	6823      	ldr	r3, [r4, #0]
 800bcb8:	685a      	ldr	r2, [r3, #4]
 800bcba:	f012 0f01 	tst.w	r2, #1
 800bcbe:	d110      	bne.n	800bce2 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800bcc0:	f7ff fa70 	bl	800b1a4 <HAL_GetTick>
 800bcc4:	1b40      	subs	r0, r0, r5
 800bcc6:	280a      	cmp	r0, #10
 800bcc8:	d9f5      	bls.n	800bcb6 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800bcca:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bccc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bcd0:	6263      	str	r3, [r4, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800bcd2:	2305      	movs	r3, #5
 800bcd4:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 800bcd8:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 800bcda:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 800bcdc:	f001 fb8a 	bl	800d3f4 <HAL_CAN_MspInit>
 800bce0:	e7e1      	b.n	800bca6 <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800bce2:	681a      	ldr	r2, [r3, #0]
 800bce4:	f022 0202 	bic.w	r2, r2, #2
 800bce8:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800bcea:	f7ff fa5b 	bl	800b1a4 <HAL_GetTick>
 800bcee:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800bcf0:	6823      	ldr	r3, [r4, #0]
 800bcf2:	685a      	ldr	r2, [r3, #4]
 800bcf4:	f012 0f02 	tst.w	r2, #2
 800bcf8:	d00d      	beq.n	800bd16 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800bcfa:	f7ff fa53 	bl	800b1a4 <HAL_GetTick>
 800bcfe:	1b40      	subs	r0, r0, r5
 800bd00:	280a      	cmp	r0, #10
 800bd02:	d9f5      	bls.n	800bcf0 <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800bd04:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bd06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bd0a:	6263      	str	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 800bd0c:	2305      	movs	r3, #5
 800bd0e:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 800bd12:	2001      	movs	r0, #1
 800bd14:	e7e1      	b.n	800bcda <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800bd16:	7e22      	ldrb	r2, [r4, #24]
 800bd18:	2a01      	cmp	r2, #1
 800bd1a:	d03d      	beq.n	800bd98 <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800bd1c:	681a      	ldr	r2, [r3, #0]
 800bd1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bd22:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 800bd24:	7e63      	ldrb	r3, [r4, #25]
 800bd26:	2b01      	cmp	r3, #1
 800bd28:	d03b      	beq.n	800bda2 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800bd2a:	6822      	ldr	r2, [r4, #0]
 800bd2c:	6813      	ldr	r3, [r2, #0]
 800bd2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bd32:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 800bd34:	7ea3      	ldrb	r3, [r4, #26]
 800bd36:	2b01      	cmp	r3, #1
 800bd38:	d039      	beq.n	800bdae <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800bd3a:	6822      	ldr	r2, [r4, #0]
 800bd3c:	6813      	ldr	r3, [r2, #0]
 800bd3e:	f023 0320 	bic.w	r3, r3, #32
 800bd42:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 800bd44:	7ee3      	ldrb	r3, [r4, #27]
 800bd46:	2b01      	cmp	r3, #1
 800bd48:	d037      	beq.n	800bdba <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800bd4a:	6822      	ldr	r2, [r4, #0]
 800bd4c:	6813      	ldr	r3, [r2, #0]
 800bd4e:	f043 0310 	orr.w	r3, r3, #16
 800bd52:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800bd54:	7f23      	ldrb	r3, [r4, #28]
 800bd56:	2b01      	cmp	r3, #1
 800bd58:	d035      	beq.n	800bdc6 <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800bd5a:	6822      	ldr	r2, [r4, #0]
 800bd5c:	6813      	ldr	r3, [r2, #0]
 800bd5e:	f023 0308 	bic.w	r3, r3, #8
 800bd62:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800bd64:	7f63      	ldrb	r3, [r4, #29]
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d033      	beq.n	800bdd2 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800bd6a:	6822      	ldr	r2, [r4, #0]
 800bd6c:	6813      	ldr	r3, [r2, #0]
 800bd6e:	f023 0304 	bic.w	r3, r3, #4
 800bd72:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800bd74:	68a3      	ldr	r3, [r4, #8]
 800bd76:	68e2      	ldr	r2, [r4, #12]
 800bd78:	4313      	orrs	r3, r2
 800bd7a:	6922      	ldr	r2, [r4, #16]
 800bd7c:	4313      	orrs	r3, r2
 800bd7e:	6962      	ldr	r2, [r4, #20]
 800bd80:	4313      	orrs	r3, r2
 800bd82:	6862      	ldr	r2, [r4, #4]
 800bd84:	3a01      	subs	r2, #1
 800bd86:	6821      	ldr	r1, [r4, #0]
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800bd8c:	2000      	movs	r0, #0
 800bd8e:	6260      	str	r0, [r4, #36]	@ 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800bd90:	2301      	movs	r3, #1
 800bd92:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 800bd96:	e7a0      	b.n	800bcda <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800bd98:	681a      	ldr	r2, [r3, #0]
 800bd9a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bd9e:	601a      	str	r2, [r3, #0]
 800bda0:	e7c0      	b.n	800bd24 <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800bda2:	6822      	ldr	r2, [r4, #0]
 800bda4:	6813      	ldr	r3, [r2, #0]
 800bda6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdaa:	6013      	str	r3, [r2, #0]
 800bdac:	e7c2      	b.n	800bd34 <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800bdae:	6822      	ldr	r2, [r4, #0]
 800bdb0:	6813      	ldr	r3, [r2, #0]
 800bdb2:	f043 0320 	orr.w	r3, r3, #32
 800bdb6:	6013      	str	r3, [r2, #0]
 800bdb8:	e7c4      	b.n	800bd44 <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800bdba:	6822      	ldr	r2, [r4, #0]
 800bdbc:	6813      	ldr	r3, [r2, #0]
 800bdbe:	f023 0310 	bic.w	r3, r3, #16
 800bdc2:	6013      	str	r3, [r2, #0]
 800bdc4:	e7c6      	b.n	800bd54 <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800bdc6:	6822      	ldr	r2, [r4, #0]
 800bdc8:	6813      	ldr	r3, [r2, #0]
 800bdca:	f043 0308 	orr.w	r3, r3, #8
 800bdce:	6013      	str	r3, [r2, #0]
 800bdd0:	e7c8      	b.n	800bd64 <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800bdd2:	6822      	ldr	r2, [r4, #0]
 800bdd4:	6813      	ldr	r3, [r2, #0]
 800bdd6:	f043 0304 	orr.w	r3, r3, #4
 800bdda:	6013      	str	r3, [r2, #0]
 800bddc:	e7ca      	b.n	800bd74 <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 800bdde:	2001      	movs	r0, #1
}
 800bde0:	4770      	bx	lr

0800bde2 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800bde2:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800bde4:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 800bde8:	3b01      	subs	r3, #1
 800bdea:	b2db      	uxtb	r3, r3
 800bdec:	2b01      	cmp	r3, #1
 800bdee:	d905      	bls.n	800bdfc <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800bdf0:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800bdf2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800bdf6:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800bdf8:	2001      	movs	r0, #1
  }
}
 800bdfa:	4770      	bx	lr
{
 800bdfc:	b430      	push	{r4, r5}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800bdfe:	f8d2 3200 	ldr.w	r3, [r2, #512]	@ 0x200
 800be02:	f043 0301 	orr.w	r3, r3, #1
 800be06:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800be0a:	694b      	ldr	r3, [r1, #20]
 800be0c:	f003 031f 	and.w	r3, r3, #31
 800be10:	2001      	movs	r0, #1
 800be12:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800be16:	f8d2 021c 	ldr.w	r0, [r2, #540]	@ 0x21c
 800be1a:	ea6f 0c03 	mvn.w	ip, r3
 800be1e:	ea20 0003 	bic.w	r0, r0, r3
 800be22:	f8c2 021c 	str.w	r0, [r2, #540]	@ 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800be26:	69c8      	ldr	r0, [r1, #28]
 800be28:	b9b0      	cbnz	r0, 800be58 <HAL_CAN_ConfigFilter+0x76>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800be2a:	f8d2 020c 	ldr.w	r0, [r2, #524]	@ 0x20c
 800be2e:	ea0c 0000 	and.w	r0, ip, r0
 800be32:	f8c2 020c 	str.w	r0, [r2, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800be36:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800be38:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800be3a:	68cd      	ldr	r5, [r1, #12]
 800be3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800be40:	3048      	adds	r0, #72	@ 0x48
 800be42:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800be46:	880c      	ldrh	r4, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800be48:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800be4a:	688d      	ldr	r5, [r1, #8]
 800be4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800be50:	3048      	adds	r0, #72	@ 0x48
 800be52:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800be56:	6044      	str	r4, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800be58:	69c8      	ldr	r0, [r1, #28]
 800be5a:	2801      	cmp	r0, #1
 800be5c:	d01b      	beq.n	800be96 <HAL_CAN_ConfigFilter+0xb4>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800be5e:	6988      	ldr	r0, [r1, #24]
 800be60:	bb80      	cbnz	r0, 800bec4 <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800be62:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800be66:	ea0c 0000 	and.w	r0, ip, r0
 800be6a:	f8c2 0204 	str.w	r0, [r2, #516]	@ 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800be6e:	6908      	ldr	r0, [r1, #16]
 800be70:	bb70      	cbnz	r0, 800bed0 <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800be72:	f8d2 0214 	ldr.w	r0, [r2, #532]	@ 0x214
 800be76:	ea0c 0000 	and.w	r0, ip, r0
 800be7a:	f8c2 0214 	str.w	r0, [r2, #532]	@ 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800be7e:	6a09      	ldr	r1, [r1, #32]
 800be80:	2901      	cmp	r1, #1
 800be82:	d02b      	beq.n	800bedc <HAL_CAN_ConfigFilter+0xfa>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800be84:	f8d2 3200 	ldr.w	r3, [r2, #512]	@ 0x200
 800be88:	f023 0301 	bic.w	r3, r3, #1
 800be8c:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
    return HAL_OK;
 800be90:	2000      	movs	r0, #0
}
 800be92:	bc30      	pop	{r4, r5}
 800be94:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800be96:	f8d2 020c 	ldr.w	r0, [r2, #524]	@ 0x20c
 800be9a:	4318      	orrs	r0, r3
 800be9c:	f8c2 020c 	str.w	r0, [r2, #524]	@ 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800bea0:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800bea2:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800bea4:	680d      	ldr	r5, [r1, #0]
 800bea6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800beaa:	3048      	adds	r0, #72	@ 0x48
 800beac:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800beb0:	898c      	ldrh	r4, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800beb2:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800beb4:	688d      	ldr	r5, [r1, #8]
 800beb6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800beba:	3048      	adds	r0, #72	@ 0x48
 800bebc:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800bec0:	6044      	str	r4, [r0, #4]
 800bec2:	e7cc      	b.n	800be5e <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800bec4:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800bec8:	4318      	orrs	r0, r3
 800beca:	f8c2 0204 	str.w	r0, [r2, #516]	@ 0x204
 800bece:	e7ce      	b.n	800be6e <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800bed0:	f8d2 0214 	ldr.w	r0, [r2, #532]	@ 0x214
 800bed4:	4318      	orrs	r0, r3
 800bed6:	f8c2 0214 	str.w	r0, [r2, #532]	@ 0x214
 800beda:	e7d0      	b.n	800be7e <HAL_CAN_ConfigFilter+0x9c>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800bedc:	f8d2 121c 	ldr.w	r1, [r2, #540]	@ 0x21c
 800bee0:	430b      	orrs	r3, r1
 800bee2:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
 800bee6:	e7cd      	b.n	800be84 <HAL_CAN_ConfigFilter+0xa2>

0800bee8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800bee8:	b570      	push	{r4, r5, r6, lr}
 800beea:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800beec:	f890 3020 	ldrb.w	r3, [r0, #32]
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d006      	beq.n	800bf02 <HAL_CAN_Start+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800bef4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800bef6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800befa:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800befc:	2601      	movs	r6, #1
  }
}
 800befe:	4630      	mov	r0, r6
 800bf00:	bd70      	pop	{r4, r5, r6, pc}
 800bf02:	b2de      	uxtb	r6, r3
    hcan->State = HAL_CAN_STATE_LISTENING;
 800bf04:	2302      	movs	r3, #2
 800bf06:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800bf0a:	6802      	ldr	r2, [r0, #0]
 800bf0c:	6813      	ldr	r3, [r2, #0]
 800bf0e:	f023 0301 	bic.w	r3, r3, #1
 800bf12:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800bf14:	f7ff f946 	bl	800b1a4 <HAL_GetTick>
 800bf18:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800bf1a:	6823      	ldr	r3, [r4, #0]
 800bf1c:	685b      	ldr	r3, [r3, #4]
 800bf1e:	f013 0f01 	tst.w	r3, #1
 800bf22:	d00c      	beq.n	800bf3e <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800bf24:	f7ff f93e 	bl	800b1a4 <HAL_GetTick>
 800bf28:	1b43      	subs	r3, r0, r5
 800bf2a:	2b0a      	cmp	r3, #10
 800bf2c:	d9f5      	bls.n	800bf1a <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800bf2e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bf30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf34:	6263      	str	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800bf36:	2305      	movs	r3, #5
 800bf38:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 800bf3c:	e7df      	b.n	800befe <HAL_CAN_Start+0x16>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800bf3e:	2600      	movs	r6, #0
 800bf40:	6266      	str	r6, [r4, #36]	@ 0x24
    return HAL_OK;
 800bf42:	e7dc      	b.n	800befe <HAL_CAN_Start+0x16>

0800bf44 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800bf44:	b530      	push	{r4, r5, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800bf46:	f890 c020 	ldrb.w	ip, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800bf4a:	6804      	ldr	r4, [r0, #0]
 800bf4c:	68a4      	ldr	r4, [r4, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800bf4e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bf52:	fa5f fc8c 	uxtb.w	ip, ip
 800bf56:	f1bc 0f01 	cmp.w	ip, #1
 800bf5a:	d862      	bhi.n	800c022 <HAL_CAN_AddTxMessage+0xde>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800bf5c:	f014 5fe0 	tst.w	r4, #469762048	@ 0x1c000000
 800bf60:	d059      	beq.n	800c016 <HAL_CAN_AddTxMessage+0xd2>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800bf62:	f3c4 6c01 	ubfx	ip, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800bf66:	2401      	movs	r4, #1
 800bf68:	fa04 f40c 	lsl.w	r4, r4, ip
 800bf6c:	601c      	str	r4, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800bf6e:	688b      	ldr	r3, [r1, #8]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d13d      	bne.n	800bff0 <HAL_CAN_AddTxMessage+0xac>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800bf74:	680d      	ldr	r5, [r1, #0]
                                                           pHeader->RTR);
 800bf76:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800bf78:	6804      	ldr	r4, [r0, #0]
 800bf7a:	ea43 5545 	orr.w	r5, r3, r5, lsl #21
 800bf7e:	f10c 0318 	add.w	r3, ip, #24
 800bf82:	011b      	lsls	r3, r3, #4
 800bf84:	50e5      	str	r5, [r4, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800bf86:	6803      	ldr	r3, [r0, #0]
 800bf88:	690c      	ldr	r4, [r1, #16]
 800bf8a:	f10c 0e18 	add.w	lr, ip, #24
 800bf8e:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 800bf92:	605c      	str	r4, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800bf94:	7d0b      	ldrb	r3, [r1, #20]
 800bf96:	2b01      	cmp	r3, #1
 800bf98:	d035      	beq.n	800c006 <HAL_CAN_AddTxMessage+0xc2>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800bf9a:	79d1      	ldrb	r1, [r2, #7]
 800bf9c:	7993      	ldrb	r3, [r2, #6]
 800bf9e:	041b      	lsls	r3, r3, #16
 800bfa0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800bfa4:	7951      	ldrb	r1, [r2, #5]
 800bfa6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800bfaa:	7914      	ldrb	r4, [r2, #4]
 800bfac:	6801      	ldr	r1, [r0, #0]
 800bfae:	4323      	orrs	r3, r4
 800bfb0:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 800bfb4:	f8c1 318c 	str.w	r3, [r1, #396]	@ 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800bfb8:	78d1      	ldrb	r1, [r2, #3]
 800bfba:	7893      	ldrb	r3, [r2, #2]
 800bfbc:	041b      	lsls	r3, r3, #16
 800bfbe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800bfc2:	7851      	ldrb	r1, [r2, #1]
 800bfc4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800bfc8:	7811      	ldrb	r1, [r2, #0]
 800bfca:	6802      	ldr	r2, [r0, #0]
 800bfcc:	430b      	orrs	r3, r1
 800bfce:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 800bfd2:	f8c2 3188 	str.w	r3, [r2, #392]	@ 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800bfd6:	6802      	ldr	r2, [r0, #0]
 800bfd8:	f10c 0c18 	add.w	ip, ip, #24
 800bfdc:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800bfe0:	f852 300c 	ldr.w	r3, [r2, ip]
 800bfe4:	f043 0301 	orr.w	r3, r3, #1
 800bfe8:	f842 300c 	str.w	r3, [r2, ip]

      /* Return function status */
      return HAL_OK;
 800bfec:	2000      	movs	r0, #0
 800bfee:	e01d      	b.n	800c02c <HAL_CAN_AddTxMessage+0xe8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800bff0:	684c      	ldr	r4, [r1, #4]
 800bff2:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                                                           pHeader->RTR);
 800bff6:	68cc      	ldr	r4, [r1, #12]
                                                           pHeader->IDE |
 800bff8:	4323      	orrs	r3, r4
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800bffa:	f10c 0418 	add.w	r4, ip, #24
 800bffe:	0124      	lsls	r4, r4, #4
 800c000:	6805      	ldr	r5, [r0, #0]
 800c002:	512b      	str	r3, [r5, r4]
 800c004:	e7bf      	b.n	800bf86 <HAL_CAN_AddTxMessage+0x42>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800c006:	6803      	ldr	r3, [r0, #0]
 800c008:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 800c00c:	6859      	ldr	r1, [r3, #4]
 800c00e:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800c012:	6059      	str	r1, [r3, #4]
 800c014:	e7c1      	b.n	800bf9a <HAL_CAN_AddTxMessage+0x56>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800c016:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c018:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c01c:	6243      	str	r3, [r0, #36]	@ 0x24

      return HAL_ERROR;
 800c01e:	2001      	movs	r0, #1
 800c020:	e004      	b.n	800c02c <HAL_CAN_AddTxMessage+0xe8>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800c022:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c024:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c028:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800c02a:	2001      	movs	r0, #1
  }
}
 800c02c:	bd30      	pop	{r4, r5, pc}

0800c02e <HAL_CAN_GetRxMessage>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800c02e:	f890 c020 	ldrb.w	ip, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800c032:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c036:	fa5f fc8c 	uxtb.w	ip, ip
 800c03a:	f1bc 0f01 	cmp.w	ip, #1
 800c03e:	f200 80a5 	bhi.w	800c18c <HAL_CAN_GetRxMessage+0x15e>
{
 800c042:	b430      	push	{r4, r5}
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800c044:	b951      	cbnz	r1, 800c05c <HAL_CAN_GetRxMessage+0x2e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800c046:	6804      	ldr	r4, [r0, #0]
 800c048:	68e4      	ldr	r4, [r4, #12]
 800c04a:	f014 0f03 	tst.w	r4, #3
 800c04e:	d110      	bne.n	800c072 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800c050:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c052:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c056:	6243      	str	r3, [r0, #36]	@ 0x24

        return HAL_ERROR;
 800c058:	2001      	movs	r0, #1
 800c05a:	e07e      	b.n	800c15a <HAL_CAN_GetRxMessage+0x12c>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800c05c:	6804      	ldr	r4, [r0, #0]
 800c05e:	6924      	ldr	r4, [r4, #16]
 800c060:	f014 0f03 	tst.w	r4, #3
 800c064:	d105      	bne.n	800c072 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800c066:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c068:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c06c:	6243      	str	r3, [r0, #36]	@ 0x24

        return HAL_ERROR;
 800c06e:	2001      	movs	r0, #1
 800c070:	e073      	b.n	800c15a <HAL_CAN_GetRxMessage+0x12c>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800c072:	6805      	ldr	r5, [r0, #0]
 800c074:	f101 041b 	add.w	r4, r1, #27
 800c078:	0124      	lsls	r4, r4, #4
 800c07a:	592c      	ldr	r4, [r5, r4]
 800c07c:	f004 0404 	and.w	r4, r4, #4
 800c080:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800c082:	2c00      	cmp	r4, #0
 800c084:	d16b      	bne.n	800c15e <HAL_CAN_GetRxMessage+0x130>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800c086:	6805      	ldr	r5, [r0, #0]
 800c088:	f101 041b 	add.w	r4, r1, #27
 800c08c:	0124      	lsls	r4, r4, #4
 800c08e:	592c      	ldr	r4, [r5, r4]
 800c090:	0d64      	lsrs	r4, r4, #21
 800c092:	6014      	str	r4, [r2, #0]
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800c094:	6804      	ldr	r4, [r0, #0]
 800c096:	f101 0c1b 	add.w	ip, r1, #27
 800c09a:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800c09e:	f854 400c 	ldr.w	r4, [r4, ip]
 800c0a2:	f004 0402 	and.w	r4, r4, #2
 800c0a6:	60d4      	str	r4, [r2, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800c0a8:	6804      	ldr	r4, [r0, #0]
 800c0aa:	44a4      	add	ip, r4
 800c0ac:	f8dc 5004 	ldr.w	r5, [ip, #4]
 800c0b0:	f015 0f08 	tst.w	r5, #8
 800c0b4:	d05b      	beq.n	800c16e <HAL_CAN_GetRxMessage+0x140>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800c0b6:	2408      	movs	r4, #8
 800c0b8:	6114      	str	r4, [r2, #16]
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800c0ba:	6804      	ldr	r4, [r0, #0]
 800c0bc:	f101 0c1b 	add.w	ip, r1, #27
 800c0c0:	eb04 140c 	add.w	r4, r4, ip, lsl #4
 800c0c4:	6864      	ldr	r4, [r4, #4]
 800c0c6:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800c0ca:	6194      	str	r4, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800c0cc:	6804      	ldr	r4, [r0, #0]
 800c0ce:	eb04 140c 	add.w	r4, r4, ip, lsl #4
 800c0d2:	6864      	ldr	r4, [r4, #4]
 800c0d4:	0c24      	lsrs	r4, r4, #16
 800c0d6:	6154      	str	r4, [r2, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800c0d8:	6802      	ldr	r2, [r0, #0]
 800c0da:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800c0de:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 800c0e2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800c0e4:	6802      	ldr	r2, [r0, #0]
 800c0e6:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800c0ea:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 800c0ee:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800c0f2:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800c0f4:	6802      	ldr	r2, [r0, #0]
 800c0f6:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800c0fa:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 800c0fe:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800c102:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800c104:	6802      	ldr	r2, [r0, #0]
 800c106:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800c10a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	@ 0x1b8
 800c10e:	0e12      	lsrs	r2, r2, #24
 800c110:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800c112:	6802      	ldr	r2, [r0, #0]
 800c114:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800c118:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 800c11c:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800c11e:	6802      	ldr	r2, [r0, #0]
 800c120:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800c124:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 800c128:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800c12c:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800c12e:	6802      	ldr	r2, [r0, #0]
 800c130:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800c134:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 800c138:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800c13c:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800c13e:	6802      	ldr	r2, [r0, #0]
 800c140:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800c144:	f8d2 21bc 	ldr.w	r2, [r2, #444]	@ 0x1bc
 800c148:	0e12      	lsrs	r2, r2, #24
 800c14a:	71da      	strb	r2, [r3, #7]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800c14c:	b9c1      	cbnz	r1, 800c180 <HAL_CAN_GetRxMessage+0x152>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800c14e:	6802      	ldr	r2, [r0, #0]
 800c150:	68d3      	ldr	r3, [r2, #12]
 800c152:	f043 0320 	orr.w	r3, r3, #32
 800c156:	60d3      	str	r3, [r2, #12]
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
    }

    /* Return function status */
    return HAL_OK;
 800c158:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 800c15a:	bc30      	pop	{r4, r5}
 800c15c:	4770      	bx	lr
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800c15e:	6805      	ldr	r5, [r0, #0]
 800c160:	f101 041b 	add.w	r4, r1, #27
 800c164:	0124      	lsls	r4, r4, #4
 800c166:	592c      	ldr	r4, [r5, r4]
 800c168:	08e4      	lsrs	r4, r4, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800c16a:	6054      	str	r4, [r2, #4]
 800c16c:	e792      	b.n	800c094 <HAL_CAN_GetRxMessage+0x66>
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800c16e:	f101 051b 	add.w	r5, r1, #27
 800c172:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 800c176:	6864      	ldr	r4, [r4, #4]
 800c178:	f004 040f 	and.w	r4, r4, #15
 800c17c:	6114      	str	r4, [r2, #16]
 800c17e:	e79c      	b.n	800c0ba <HAL_CAN_GetRxMessage+0x8c>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800c180:	6802      	ldr	r2, [r0, #0]
 800c182:	6913      	ldr	r3, [r2, #16]
 800c184:	f043 0320 	orr.w	r3, r3, #32
 800c188:	6113      	str	r3, [r2, #16]
 800c18a:	e7e5      	b.n	800c158 <HAL_CAN_GetRxMessage+0x12a>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800c18c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c18e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c192:	6243      	str	r3, [r0, #36]	@ 0x24
    return HAL_ERROR;
 800c194:	2001      	movs	r0, #1
}
 800c196:	4770      	bx	lr

0800c198 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800c198:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800c19c:	3b01      	subs	r3, #1
 800c19e:	b2db      	uxtb	r3, r3
 800c1a0:	2b01      	cmp	r3, #1
 800c1a2:	d905      	bls.n	800c1b0 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800c1a4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c1a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c1aa:	6243      	str	r3, [r0, #36]	@ 0x24

    return HAL_ERROR;
 800c1ac:	2001      	movs	r0, #1
  }
}
 800c1ae:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800c1b0:	6802      	ldr	r2, [r0, #0]
 800c1b2:	6953      	ldr	r3, [r2, #20]
 800c1b4:	430b      	orrs	r3, r1
 800c1b6:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 800c1b8:	2000      	movs	r0, #0
 800c1ba:	4770      	bx	lr

0800c1bc <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800c1bc:	4770      	bx	lr

0800c1be <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800c1be:	4770      	bx	lr

0800c1c0 <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800c1c0:	4770      	bx	lr

0800c1c2 <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800c1c2:	4770      	bx	lr

0800c1c4 <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800c1c4:	4770      	bx	lr

0800c1c6 <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800c1c6:	4770      	bx	lr

0800c1c8 <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800c1c8:	4770      	bx	lr

0800c1ca <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800c1ca:	4770      	bx	lr

0800c1cc <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800c1cc:	4770      	bx	lr

0800c1ce <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800c1ce:	4770      	bx	lr

0800c1d0 <HAL_CAN_IRQHandler>:
{
 800c1d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1d4:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800c1d6:	6803      	ldr	r3, [r0, #0]
 800c1d8:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800c1da:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800c1de:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800c1e0:	f8d3 a00c 	ldr.w	sl, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800c1e4:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800c1e8:	f8d3 b018 	ldr.w	fp, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800c1ec:	f014 0601 	ands.w	r6, r4, #1
 800c1f0:	d03b      	beq.n	800c26a <HAL_CAN_IRQHandler+0x9a>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800c1f2:	f017 0601 	ands.w	r6, r7, #1
 800c1f6:	d016      	beq.n	800c226 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800c1f8:	2201      	movs	r2, #1
 800c1fa:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800c1fc:	f017 0f02 	tst.w	r7, #2
 800c200:	d108      	bne.n	800c214 <HAL_CAN_IRQHandler+0x44>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800c202:	f017 0f04 	tst.w	r7, #4
 800c206:	d10c      	bne.n	800c222 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800c208:	f017 0608 	ands.w	r6, r7, #8
 800c20c:	d006      	beq.n	800c21c <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800c20e:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
 800c212:	e008      	b.n	800c226 <HAL_CAN_IRQHandler+0x56>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800c214:	f7ff ffd2 	bl	800c1bc <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800c218:	2600      	movs	r6, #0
 800c21a:	e004      	b.n	800c226 <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800c21c:	f7ff ffd1 	bl	800c1c2 <HAL_CAN_TxMailbox0AbortCallback>
 800c220:	e001      	b.n	800c226 <HAL_CAN_IRQHandler+0x56>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800c222:	f44f 6600 	mov.w	r6, #2048	@ 0x800
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800c226:	f417 7f80 	tst.w	r7, #256	@ 0x100
 800c22a:	d00d      	beq.n	800c248 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800c22c:	682b      	ldr	r3, [r5, #0]
 800c22e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c232:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800c234:	f417 7f00 	tst.w	r7, #512	@ 0x200
 800c238:	f040 8096 	bne.w	800c368 <HAL_CAN_IRQHandler+0x198>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800c23c:	f417 6f80 	tst.w	r7, #1024	@ 0x400
 800c240:	f000 8096 	beq.w	800c370 <HAL_CAN_IRQHandler+0x1a0>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800c244:	f446 5600 	orr.w	r6, r6, #8192	@ 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800c248:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 800c24c:	d00d      	beq.n	800c26a <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800c24e:	682b      	ldr	r3, [r5, #0]
 800c250:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800c254:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800c256:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800c25a:	f040 8093 	bne.w	800c384 <HAL_CAN_IRQHandler+0x1b4>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800c25e:	f417 2f80 	tst.w	r7, #262144	@ 0x40000
 800c262:	f000 8093 	beq.w	800c38c <HAL_CAN_IRQHandler+0x1bc>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800c266:	f446 4600 	orr.w	r6, r6, #32768	@ 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800c26a:	f014 0f08 	tst.w	r4, #8
 800c26e:	d007      	beq.n	800c280 <HAL_CAN_IRQHandler+0xb0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800c270:	f01a 0f10 	tst.w	sl, #16
 800c274:	d004      	beq.n	800c280 <HAL_CAN_IRQHandler+0xb0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800c276:	f446 7600 	orr.w	r6, r6, #512	@ 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800c27a:	682b      	ldr	r3, [r5, #0]
 800c27c:	2210      	movs	r2, #16
 800c27e:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800c280:	f014 0f04 	tst.w	r4, #4
 800c284:	d003      	beq.n	800c28e <HAL_CAN_IRQHandler+0xbe>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800c286:	f01a 0f08 	tst.w	sl, #8
 800c28a:	f040 8089 	bne.w	800c3a0 <HAL_CAN_IRQHandler+0x1d0>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800c28e:	f014 0f02 	tst.w	r4, #2
 800c292:	d005      	beq.n	800c2a0 <HAL_CAN_IRQHandler+0xd0>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800c294:	682b      	ldr	r3, [r5, #0]
 800c296:	68db      	ldr	r3, [r3, #12]
 800c298:	f013 0f03 	tst.w	r3, #3
 800c29c:	f040 8087 	bne.w	800c3ae <HAL_CAN_IRQHandler+0x1de>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800c2a0:	f014 0f40 	tst.w	r4, #64	@ 0x40
 800c2a4:	d007      	beq.n	800c2b6 <HAL_CAN_IRQHandler+0xe6>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800c2a6:	f019 0f10 	tst.w	r9, #16
 800c2aa:	d004      	beq.n	800c2b6 <HAL_CAN_IRQHandler+0xe6>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800c2ac:	f446 6680 	orr.w	r6, r6, #1024	@ 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800c2b0:	682b      	ldr	r3, [r5, #0]
 800c2b2:	2210      	movs	r2, #16
 800c2b4:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800c2b6:	f014 0f20 	tst.w	r4, #32
 800c2ba:	d002      	beq.n	800c2c2 <HAL_CAN_IRQHandler+0xf2>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800c2bc:	f019 0f08 	tst.w	r9, #8
 800c2c0:	d179      	bne.n	800c3b6 <HAL_CAN_IRQHandler+0x1e6>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800c2c2:	f014 0f10 	tst.w	r4, #16
 800c2c6:	d004      	beq.n	800c2d2 <HAL_CAN_IRQHandler+0x102>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800c2c8:	682b      	ldr	r3, [r5, #0]
 800c2ca:	691b      	ldr	r3, [r3, #16]
 800c2cc:	f013 0f03 	tst.w	r3, #3
 800c2d0:	d178      	bne.n	800c3c4 <HAL_CAN_IRQHandler+0x1f4>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800c2d2:	f414 3f00 	tst.w	r4, #131072	@ 0x20000
 800c2d6:	d002      	beq.n	800c2de <HAL_CAN_IRQHandler+0x10e>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800c2d8:	f018 0f10 	tst.w	r8, #16
 800c2dc:	d176      	bne.n	800c3cc <HAL_CAN_IRQHandler+0x1fc>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800c2de:	f414 3f80 	tst.w	r4, #65536	@ 0x10000
 800c2e2:	d002      	beq.n	800c2ea <HAL_CAN_IRQHandler+0x11a>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800c2e4:	f018 0f08 	tst.w	r8, #8
 800c2e8:	d177      	bne.n	800c3da <HAL_CAN_IRQHandler+0x20a>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800c2ea:	f414 4f00 	tst.w	r4, #32768	@ 0x8000
 800c2ee:	d037      	beq.n	800c360 <HAL_CAN_IRQHandler+0x190>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800c2f0:	f018 0f04 	tst.w	r8, #4
 800c2f4:	d031      	beq.n	800c35a <HAL_CAN_IRQHandler+0x18a>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800c2f6:	f414 7f80 	tst.w	r4, #256	@ 0x100
 800c2fa:	d004      	beq.n	800c306 <HAL_CAN_IRQHandler+0x136>
 800c2fc:	f01b 0f01 	tst.w	fp, #1
 800c300:	d001      	beq.n	800c306 <HAL_CAN_IRQHandler+0x136>
        errorcode |= HAL_CAN_ERROR_EWG;
 800c302:	f046 0601 	orr.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800c306:	f414 7f00 	tst.w	r4, #512	@ 0x200
 800c30a:	d004      	beq.n	800c316 <HAL_CAN_IRQHandler+0x146>
 800c30c:	f01b 0f02 	tst.w	fp, #2
 800c310:	d001      	beq.n	800c316 <HAL_CAN_IRQHandler+0x146>
        errorcode |= HAL_CAN_ERROR_EPV;
 800c312:	f046 0602 	orr.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800c316:	f414 6f80 	tst.w	r4, #1024	@ 0x400
 800c31a:	d004      	beq.n	800c326 <HAL_CAN_IRQHandler+0x156>
 800c31c:	f01b 0f04 	tst.w	fp, #4
 800c320:	d001      	beq.n	800c326 <HAL_CAN_IRQHandler+0x156>
        errorcode |= HAL_CAN_ERROR_BOF;
 800c322:	f046 0604 	orr.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800c326:	f414 6f00 	tst.w	r4, #2048	@ 0x800
 800c32a:	d016      	beq.n	800c35a <HAL_CAN_IRQHandler+0x18a>
 800c32c:	f01b 0b70 	ands.w	fp, fp, #112	@ 0x70
 800c330:	d013      	beq.n	800c35a <HAL_CAN_IRQHandler+0x18a>
        switch (esrflags & CAN_ESR_LEC)
 800c332:	f1bb 0f40 	cmp.w	fp, #64	@ 0x40
 800c336:	d066      	beq.n	800c406 <HAL_CAN_IRQHandler+0x236>
 800c338:	d856      	bhi.n	800c3e8 <HAL_CAN_IRQHandler+0x218>
 800c33a:	f1bb 0f20 	cmp.w	fp, #32
 800c33e:	d05c      	beq.n	800c3fa <HAL_CAN_IRQHandler+0x22a>
 800c340:	f1bb 0f30 	cmp.w	fp, #48	@ 0x30
 800c344:	d05c      	beq.n	800c400 <HAL_CAN_IRQHandler+0x230>
 800c346:	f1bb 0f10 	cmp.w	fp, #16
 800c34a:	d101      	bne.n	800c350 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_STF;
 800c34c:	f046 0608 	orr.w	r6, r6, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800c350:	682a      	ldr	r2, [r5, #0]
 800c352:	6993      	ldr	r3, [r2, #24]
 800c354:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c358:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800c35a:	682b      	ldr	r3, [r5, #0]
 800c35c:	2204      	movs	r2, #4
 800c35e:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 800c360:	2e00      	cmp	r6, #0
 800c362:	d156      	bne.n	800c412 <HAL_CAN_IRQHandler+0x242>
}
 800c364:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800c368:	4628      	mov	r0, r5
 800c36a:	f7ff ff28 	bl	800c1be <HAL_CAN_TxMailbox1CompleteCallback>
 800c36e:	e76b      	b.n	800c248 <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800c370:	f417 6f00 	tst.w	r7, #2048	@ 0x800
 800c374:	d002      	beq.n	800c37c <HAL_CAN_IRQHandler+0x1ac>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800c376:	f446 4680 	orr.w	r6, r6, #16384	@ 0x4000
 800c37a:	e765      	b.n	800c248 <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800c37c:	4628      	mov	r0, r5
 800c37e:	f7ff ff21 	bl	800c1c4 <HAL_CAN_TxMailbox1AbortCallback>
 800c382:	e761      	b.n	800c248 <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800c384:	4628      	mov	r0, r5
 800c386:	f7ff ff1b 	bl	800c1c0 <HAL_CAN_TxMailbox2CompleteCallback>
 800c38a:	e76e      	b.n	800c26a <HAL_CAN_IRQHandler+0x9a>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800c38c:	f417 2f00 	tst.w	r7, #524288	@ 0x80000
 800c390:	d002      	beq.n	800c398 <HAL_CAN_IRQHandler+0x1c8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800c392:	f446 3680 	orr.w	r6, r6, #65536	@ 0x10000
 800c396:	e768      	b.n	800c26a <HAL_CAN_IRQHandler+0x9a>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800c398:	4628      	mov	r0, r5
 800c39a:	f7ff ff14 	bl	800c1c6 <HAL_CAN_TxMailbox2AbortCallback>
 800c39e:	e764      	b.n	800c26a <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800c3a0:	682b      	ldr	r3, [r5, #0]
 800c3a2:	2208      	movs	r2, #8
 800c3a4:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 800c3a6:	4628      	mov	r0, r5
 800c3a8:	f7ff ff0e 	bl	800c1c8 <HAL_CAN_RxFifo0FullCallback>
 800c3ac:	e76f      	b.n	800c28e <HAL_CAN_IRQHandler+0xbe>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800c3ae:	4628      	mov	r0, r5
 800c3b0:	f7fb ffce 	bl	8008350 <HAL_CAN_RxFifo0MsgPendingCallback>
 800c3b4:	e774      	b.n	800c2a0 <HAL_CAN_IRQHandler+0xd0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800c3b6:	682b      	ldr	r3, [r5, #0]
 800c3b8:	2208      	movs	r2, #8
 800c3ba:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 800c3bc:	4628      	mov	r0, r5
 800c3be:	f7ff ff04 	bl	800c1ca <HAL_CAN_RxFifo1FullCallback>
 800c3c2:	e77e      	b.n	800c2c2 <HAL_CAN_IRQHandler+0xf2>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800c3c4:	4628      	mov	r0, r5
 800c3c6:	f7fb ffeb 	bl	80083a0 <HAL_CAN_RxFifo1MsgPendingCallback>
 800c3ca:	e782      	b.n	800c2d2 <HAL_CAN_IRQHandler+0x102>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800c3cc:	682b      	ldr	r3, [r5, #0]
 800c3ce:	2210      	movs	r2, #16
 800c3d0:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 800c3d2:	4628      	mov	r0, r5
 800c3d4:	f7ff fefa 	bl	800c1cc <HAL_CAN_SleepCallback>
 800c3d8:	e781      	b.n	800c2de <HAL_CAN_IRQHandler+0x10e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800c3da:	682b      	ldr	r3, [r5, #0]
 800c3dc:	2208      	movs	r2, #8
 800c3de:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800c3e0:	4628      	mov	r0, r5
 800c3e2:	f7ff fef4 	bl	800c1ce <HAL_CAN_WakeUpFromRxMsgCallback>
 800c3e6:	e780      	b.n	800c2ea <HAL_CAN_IRQHandler+0x11a>
        switch (esrflags & CAN_ESR_LEC)
 800c3e8:	f1bb 0f50 	cmp.w	fp, #80	@ 0x50
 800c3ec:	d00e      	beq.n	800c40c <HAL_CAN_IRQHandler+0x23c>
 800c3ee:	f1bb 0f60 	cmp.w	fp, #96	@ 0x60
 800c3f2:	d1ad      	bne.n	800c350 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_CRC;
 800c3f4:	f446 7680 	orr.w	r6, r6, #256	@ 0x100
            break;
 800c3f8:	e7aa      	b.n	800c350 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_FOR;
 800c3fa:	f046 0610 	orr.w	r6, r6, #16
            break;
 800c3fe:	e7a7      	b.n	800c350 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_ACK;
 800c400:	f046 0620 	orr.w	r6, r6, #32
            break;
 800c404:	e7a4      	b.n	800c350 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_BR;
 800c406:	f046 0640 	orr.w	r6, r6, #64	@ 0x40
            break;
 800c40a:	e7a1      	b.n	800c350 <HAL_CAN_IRQHandler+0x180>
            errorcode |= HAL_CAN_ERROR_BD;
 800c40c:	f046 0680 	orr.w	r6, r6, #128	@ 0x80
            break;
 800c410:	e79e      	b.n	800c350 <HAL_CAN_IRQHandler+0x180>
    hcan->ErrorCode |= errorcode;
 800c412:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800c414:	4333      	orrs	r3, r6
 800c416:	626b      	str	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 800c418:	4628      	mov	r0, r5
 800c41a:	f7fb ffe9 	bl	80083f0 <HAL_CAN_ErrorCallback>
}
 800c41e:	e7a1      	b.n	800c364 <HAL_CAN_IRQHandler+0x194>

0800c420 <HAL_CAN_GetError>:
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
  /* Return CAN error code */
  return hcan->ErrorCode;
 800c420:	6a40      	ldr	r0, [r0, #36]	@ 0x24
}
 800c422:	4770      	bx	lr

0800c424 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800c424:	2800      	cmp	r0, #0
 800c426:	db07      	blt.n	800c438 <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c428:	f000 021f 	and.w	r2, r0, #31
 800c42c:	0940      	lsrs	r0, r0, #5
 800c42e:	2301      	movs	r3, #1
 800c430:	4093      	lsls	r3, r2
 800c432:	4a02      	ldr	r2, [pc, #8]	@ (800c43c <__NVIC_EnableIRQ+0x18>)
 800c434:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 800c438:	4770      	bx	lr
 800c43a:	bf00      	nop
 800c43c:	e000e100 	.word	0xe000e100

0800c440 <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 800c440:	2800      	cmp	r0, #0
 800c442:	db08      	blt.n	800c456 <__NVIC_SetPriority+0x16>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c444:	0109      	lsls	r1, r1, #4
 800c446:	b2c9      	uxtb	r1, r1
 800c448:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800c44c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800c450:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 800c454:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c456:	f000 000f 	and.w	r0, r0, #15
 800c45a:	0109      	lsls	r1, r1, #4
 800c45c:	b2c9      	uxtb	r1, r1
 800c45e:	4b01      	ldr	r3, [pc, #4]	@ (800c464 <__NVIC_SetPriority+0x24>)
 800c460:	5419      	strb	r1, [r3, r0]
}
 800c462:	4770      	bx	lr
 800c464:	e000ed14 	.word	0xe000ed14

0800c468 <NVIC_EncodePriority>:
{
 800c468:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c46a:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c46e:	f1c0 0c07 	rsb	ip, r0, #7
 800c472:	f1bc 0f04 	cmp.w	ip, #4
 800c476:	bf28      	it	cs
 800c478:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c47c:	1d03      	adds	r3, r0, #4
 800c47e:	2b06      	cmp	r3, #6
 800c480:	d90f      	bls.n	800c4a2 <NVIC_EncodePriority+0x3a>
 800c482:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c484:	f04f 3eff 	mov.w	lr, #4294967295
 800c488:	fa0e f00c 	lsl.w	r0, lr, ip
 800c48c:	ea21 0100 	bic.w	r1, r1, r0
 800c490:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c492:	fa0e fe03 	lsl.w	lr, lr, r3
 800c496:	ea22 020e 	bic.w	r2, r2, lr
}
 800c49a:	ea41 0002 	orr.w	r0, r1, r2
 800c49e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	e7ee      	b.n	800c484 <NVIC_EncodePriority+0x1c>
	...

0800c4a8 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c4a8:	4a07      	ldr	r2, [pc, #28]	@ (800c4c8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800c4aa:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c4ac:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800c4b0:	041b      	lsls	r3, r3, #16
 800c4b2:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c4b4:	0200      	lsls	r0, r0, #8
 800c4b6:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c4ba:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800c4bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c4c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800c4c4:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800c4c6:	4770      	bx	lr
 800c4c8:	e000ed00 	.word	0xe000ed00

0800c4cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c4cc:	b510      	push	{r4, lr}
 800c4ce:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c4d0:	4b05      	ldr	r3, [pc, #20]	@ (800c4e8 <HAL_NVIC_SetPriority+0x1c>)
 800c4d2:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c4d4:	f3c0 2002 	ubfx	r0, r0, #8, #3
 800c4d8:	f7ff ffc6 	bl	800c468 <NVIC_EncodePriority>
 800c4dc:	4601      	mov	r1, r0
 800c4de:	4620      	mov	r0, r4
 800c4e0:	f7ff ffae 	bl	800c440 <__NVIC_SetPriority>
}
 800c4e4:	bd10      	pop	{r4, pc}
 800c4e6:	bf00      	nop
 800c4e8:	e000ed00 	.word	0xe000ed00

0800c4ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c4ec:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c4ee:	f7ff ff99 	bl	800c424 <__NVIC_EnableIRQ>
}
 800c4f2:	bd08      	pop	{r3, pc}

0800c4f4 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800c4f4:	2800      	cmp	r0, #0
 800c4f6:	d038      	beq.n	800c56a <HAL_CRC_Init+0x76>
{
 800c4f8:	b510      	push	{r4, lr}
 800c4fa:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800c4fc:	7f43      	ldrb	r3, [r0, #29]
 800c4fe:	b31b      	cbz	r3, 800c548 <HAL_CRC_Init+0x54>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800c500:	2302      	movs	r3, #2
 800c502:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800c504:	7923      	ldrb	r3, [r4, #4]
 800c506:	bb1b      	cbnz	r3, 800c550 <HAL_CRC_Init+0x5c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800c508:	6823      	ldr	r3, [r4, #0]
 800c50a:	4a19      	ldr	r2, [pc, #100]	@ (800c570 <HAL_CRC_Init+0x7c>)
 800c50c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800c50e:	6822      	ldr	r2, [r4, #0]
 800c510:	6893      	ldr	r3, [r2, #8]
 800c512:	f023 0318 	bic.w	r3, r3, #24
 800c516:	6093      	str	r3, [r2, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800c518:	7963      	ldrb	r3, [r4, #5]
 800c51a:	bb13      	cbnz	r3, 800c562 <HAL_CRC_Init+0x6e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800c51c:	6823      	ldr	r3, [r4, #0]
 800c51e:	f04f 32ff 	mov.w	r2, #4294967295
 800c522:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800c524:	6822      	ldr	r2, [r4, #0]
 800c526:	6893      	ldr	r3, [r2, #8]
 800c528:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800c52c:	6961      	ldr	r1, [r4, #20]
 800c52e:	430b      	orrs	r3, r1
 800c530:	6093      	str	r3, [r2, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800c532:	6822      	ldr	r2, [r4, #0]
 800c534:	6893      	ldr	r3, [r2, #8]
 800c536:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c53a:	69a1      	ldr	r1, [r4, #24]
 800c53c:	430b      	orrs	r3, r1
 800c53e:	6093      	str	r3, [r2, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800c540:	2301      	movs	r3, #1
 800c542:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 800c544:	2000      	movs	r0, #0
}
 800c546:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 800c548:	7703      	strb	r3, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 800c54a:	f000 ffa7 	bl	800d49c <HAL_CRC_MspInit>
 800c54e:	e7d7      	b.n	800c500 <HAL_CRC_Init+0xc>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800c550:	68e2      	ldr	r2, [r4, #12]
 800c552:	68a1      	ldr	r1, [r4, #8]
 800c554:	4620      	mov	r0, r4
 800c556:	f000 f80d 	bl	800c574 <HAL_CRCEx_Polynomial_Set>
 800c55a:	2800      	cmp	r0, #0
 800c55c:	d0dc      	beq.n	800c518 <HAL_CRC_Init+0x24>
      return HAL_ERROR;
 800c55e:	2001      	movs	r0, #1
 800c560:	e7f1      	b.n	800c546 <HAL_CRC_Init+0x52>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800c562:	6823      	ldr	r3, [r4, #0]
 800c564:	6922      	ldr	r2, [r4, #16]
 800c566:	611a      	str	r2, [r3, #16]
 800c568:	e7dc      	b.n	800c524 <HAL_CRC_Init+0x30>
    return HAL_ERROR;
 800c56a:	2001      	movs	r0, #1
}
 800c56c:	4770      	bx	lr
 800c56e:	bf00      	nop
 800c570:	04c11db7 	.word	0x04c11db7

0800c574 <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800c574:	f011 0f01 	tst.w	r1, #1
 800c578:	d030      	beq.n	800c5dc <HAL_CRCEx_Polynomial_Set+0x68>
{
 800c57a:	b410      	push	{r4}
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800c57c:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800c57e:	461c      	mov	r4, r3
 800c580:	3b01      	subs	r3, #1
 800c582:	b134      	cbz	r4, 800c592 <HAL_CRCEx_Polynomial_Set+0x1e>
 800c584:	f003 0c1f 	and.w	ip, r3, #31
 800c588:	fa21 fc0c 	lsr.w	ip, r1, ip
 800c58c:	f01c 0f01 	tst.w	ip, #1
 800c590:	d0f5      	beq.n	800c57e <HAL_CRCEx_Polynomial_Set+0xa>
    {
    }

    switch (PolyLength)
 800c592:	2a18      	cmp	r2, #24
 800c594:	d824      	bhi.n	800c5e0 <HAL_CRCEx_Polynomial_Set+0x6c>
 800c596:	e8df f002 	tbb	[pc, r2]
 800c59a:	230f      	.short	0x230f
 800c59c:	23232323 	.word	0x23232323
 800c5a0:	231d2323 	.word	0x231d2323
 800c5a4:	23232323 	.word	0x23232323
 800c5a8:	23192323 	.word	0x23192323
 800c5ac:	23232323 	.word	0x23232323
 800c5b0:	2323      	.short	0x2323
 800c5b2:	0d          	.byte	0x0d
 800c5b3:	00          	.byte	0x00
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 800c5b4:	2b06      	cmp	r3, #6
 800c5b6:	d817      	bhi.n	800c5e8 <HAL_CRCEx_Polynomial_Set+0x74>
    }
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800c5b8:	6803      	ldr	r3, [r0, #0]
 800c5ba:	6159      	str	r1, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800c5bc:	6801      	ldr	r1, [r0, #0]
 800c5be:	688b      	ldr	r3, [r1, #8]
 800c5c0:	f023 0318 	bic.w	r3, r3, #24
 800c5c4:	4313      	orrs	r3, r2
 800c5c6:	608b      	str	r3, [r1, #8]
 800c5c8:	2000      	movs	r0, #0
 800c5ca:	e00a      	b.n	800c5e2 <HAL_CRCEx_Polynomial_Set+0x6e>
        if (msb >= HAL_CRC_LENGTH_8B)
 800c5cc:	2b07      	cmp	r3, #7
 800c5ce:	d9f3      	bls.n	800c5b8 <HAL_CRCEx_Polynomial_Set+0x44>
          status =   HAL_ERROR;
 800c5d0:	2001      	movs	r0, #1
 800c5d2:	e006      	b.n	800c5e2 <HAL_CRCEx_Polynomial_Set+0x6e>
        if (msb >= HAL_CRC_LENGTH_16B)
 800c5d4:	2b0f      	cmp	r3, #15
 800c5d6:	d9ef      	bls.n	800c5b8 <HAL_CRCEx_Polynomial_Set+0x44>
          status =   HAL_ERROR;
 800c5d8:	2001      	movs	r0, #1
 800c5da:	e002      	b.n	800c5e2 <HAL_CRCEx_Polynomial_Set+0x6e>
    status =  HAL_ERROR;
 800c5dc:	2001      	movs	r0, #1
  }
  /* Return function status */
  return status;
}
 800c5de:	4770      	bx	lr
    switch (PolyLength)
 800c5e0:	2001      	movs	r0, #1
}
 800c5e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c5e6:	4770      	bx	lr
          status =   HAL_ERROR;
 800c5e8:	2001      	movs	r0, #1
 800c5ea:	e7fa      	b.n	800c5e2 <HAL_CRCEx_Polynomial_Set+0x6e>

0800c5ec <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800c5ec:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800c5ee:	4c06      	ldr	r4, [pc, #24]	@ (800c608 <FLASH_Program_DoubleWord+0x1c>)
 800c5f0:	6961      	ldr	r1, [r4, #20]
 800c5f2:	f041 0101 	orr.w	r1, r1, #1
 800c5f6:	6161      	str	r1, [r4, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800c5f8:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800c5fa:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800c5fe:	6043      	str	r3, [r0, #4]
}
 800c600:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c604:	4770      	bx	lr
 800c606:	bf00      	nop
 800c608:	40022000 	.word	0x40022000

0800c60c <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800c60c:	4a09      	ldr	r2, [pc, #36]	@ (800c634 <FLASH_Program_Fast+0x28>)
 800c60e:	6953      	ldr	r3, [r2, #20]
 800c610:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c614:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c616:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800c61a:	b672      	cpsid	i
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800c61c:	2340      	movs	r3, #64	@ 0x40
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800c61e:	f851 2b04 	ldr.w	r2, [r1], #4
 800c622:	f840 2b04 	str.w	r2, [r0], #4
    dest_addr++;
    src_addr++;
    row_index--;
 800c626:	3b01      	subs	r3, #1
  } while (row_index != 0U);
 800c628:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
 800c62c:	d1f7      	bne.n	800c61e <FLASH_Program_Fast+0x12>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c62e:	f38c 8810 	msr	PRIMASK, ip

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 800c632:	4770      	bx	lr
 800c634:	40022000 	.word	0x40022000

0800c638 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800c638:	4b09      	ldr	r3, [pc, #36]	@ (800c660 <HAL_FLASH_Unlock+0x28>)
 800c63a:	695b      	ldr	r3, [r3, #20]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	db01      	blt.n	800c644 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800c640:	2000      	movs	r0, #0
 800c642:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800c644:	4b06      	ldr	r3, [pc, #24]	@ (800c660 <HAL_FLASH_Unlock+0x28>)
 800c646:	4a07      	ldr	r2, [pc, #28]	@ (800c664 <HAL_FLASH_Unlock+0x2c>)
 800c648:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800c64a:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 800c64e:	609a      	str	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800c650:	695b      	ldr	r3, [r3, #20]
 800c652:	2b00      	cmp	r3, #0
 800c654:	db01      	blt.n	800c65a <HAL_FLASH_Unlock+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 800c656:	2000      	movs	r0, #0
 800c658:	4770      	bx	lr
      status = HAL_ERROR;
 800c65a:	2001      	movs	r0, #1
}
 800c65c:	4770      	bx	lr
 800c65e:	bf00      	nop
 800c660:	40022000 	.word	0x40022000
 800c664:	45670123 	.word	0x45670123

0800c668 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800c668:	4a03      	ldr	r2, [pc, #12]	@ (800c678 <HAL_FLASH_Lock+0x10>)
 800c66a:	6953      	ldr	r3, [r2, #20]
 800c66c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800c670:	6153      	str	r3, [r2, #20]
}
 800c672:	2000      	movs	r0, #0
 800c674:	4770      	bx	lr
 800c676:	bf00      	nop
 800c678:	40022000 	.word	0x40022000

0800c67c <FLASH_WaitForLastOperation>:
{
 800c67c:	b538      	push	{r3, r4, r5, lr}
 800c67e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800c680:	f7fe fd90 	bl	800b1a4 <HAL_GetTick>
 800c684:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800c686:	4b14      	ldr	r3, [pc, #80]	@ (800c6d8 <FLASH_WaitForLastOperation+0x5c>)
 800c688:	691b      	ldr	r3, [r3, #16]
 800c68a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800c68e:	d009      	beq.n	800c6a4 <FLASH_WaitForLastOperation+0x28>
    if(Timeout != HAL_MAX_DELAY)
 800c690:	f1b4 3fff 	cmp.w	r4, #4294967295
 800c694:	d0f7      	beq.n	800c686 <FLASH_WaitForLastOperation+0xa>
      if((HAL_GetTick() - tickstart) >= Timeout)
 800c696:	f7fe fd85 	bl	800b1a4 <HAL_GetTick>
 800c69a:	1b40      	subs	r0, r0, r5
 800c69c:	42a0      	cmp	r0, r4
 800c69e:	d3f2      	bcc.n	800c686 <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 800c6a0:	2003      	movs	r0, #3
 800c6a2:	e015      	b.n	800c6d0 <FLASH_WaitForLastOperation+0x54>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800c6a4:	4b0c      	ldr	r3, [pc, #48]	@ (800c6d8 <FLASH_WaitForLastOperation+0x5c>)
 800c6a6:	691b      	ldr	r3, [r3, #16]
 800c6a8:	4a0c      	ldr	r2, [pc, #48]	@ (800c6dc <FLASH_WaitForLastOperation+0x60>)
  if(error != 0u)
 800c6aa:	4013      	ands	r3, r2
 800c6ac:	d109      	bne.n	800c6c2 <FLASH_WaitForLastOperation+0x46>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800c6ae:	4b0a      	ldr	r3, [pc, #40]	@ (800c6d8 <FLASH_WaitForLastOperation+0x5c>)
 800c6b0:	691b      	ldr	r3, [r3, #16]
 800c6b2:	f013 0f01 	tst.w	r3, #1
 800c6b6:	d00c      	beq.n	800c6d2 <FLASH_WaitForLastOperation+0x56>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800c6b8:	4b07      	ldr	r3, [pc, #28]	@ (800c6d8 <FLASH_WaitForLastOperation+0x5c>)
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 800c6be:	2000      	movs	r0, #0
 800c6c0:	e006      	b.n	800c6d0 <FLASH_WaitForLastOperation+0x54>
    pFlash.ErrorCode |= error;
 800c6c2:	4907      	ldr	r1, [pc, #28]	@ (800c6e0 <FLASH_WaitForLastOperation+0x64>)
 800c6c4:	684a      	ldr	r2, [r1, #4]
 800c6c6:	431a      	orrs	r2, r3
 800c6c8:	604a      	str	r2, [r1, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 800c6ca:	4a03      	ldr	r2, [pc, #12]	@ (800c6d8 <FLASH_WaitForLastOperation+0x5c>)
 800c6cc:	6113      	str	r3, [r2, #16]
    return HAL_ERROR;
 800c6ce:	2001      	movs	r0, #1
}
 800c6d0:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800c6d2:	2000      	movs	r0, #0
 800c6d4:	e7fc      	b.n	800c6d0 <FLASH_WaitForLastOperation+0x54>
 800c6d6:	bf00      	nop
 800c6d8:	40022000 	.word	0x40022000
 800c6dc:	0002c3fa 	.word	0x0002c3fa
 800c6e0:	2000000c 	.word	0x2000000c

0800c6e4 <HAL_FLASH_Program>:
{
 800c6e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6e8:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 800c6ea:	4a28      	ldr	r2, [pc, #160]	@ (800c78c <HAL_FLASH_Program+0xa8>)
 800c6ec:	7812      	ldrb	r2, [r2, #0]
 800c6ee:	2a01      	cmp	r2, #1
 800c6f0:	d049      	beq.n	800c786 <HAL_FLASH_Program+0xa2>
 800c6f2:	4604      	mov	r4, r0
 800c6f4:	460d      	mov	r5, r1
 800c6f6:	4698      	mov	r8, r3
 800c6f8:	4b24      	ldr	r3, [pc, #144]	@ (800c78c <HAL_FLASH_Program+0xa8>)
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c6fe:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c702:	f7ff ffbb 	bl	800c67c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800c706:	4607      	mov	r7, r0
 800c708:	bb08      	cbnz	r0, 800c74e <HAL_FLASH_Program+0x6a>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c70a:	4b20      	ldr	r3, [pc, #128]	@ (800c78c <HAL_FLASH_Program+0xa8>)
 800c70c:	2200      	movs	r2, #0
 800c70e:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800c710:	4b1f      	ldr	r3, [pc, #124]	@ (800c790 <HAL_FLASH_Program+0xac>)
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800c718:	d01f      	beq.n	800c75a <HAL_FLASH_Program+0x76>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800c71a:	4a1d      	ldr	r2, [pc, #116]	@ (800c790 <HAL_FLASH_Program+0xac>)
 800c71c:	6813      	ldr	r3, [r2, #0]
 800c71e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c722:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800c724:	4b19      	ldr	r3, [pc, #100]	@ (800c78c <HAL_FLASH_Program+0xa8>)
 800c726:	2202      	movs	r2, #2
 800c728:	771a      	strb	r2, [r3, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800c72a:	b1d4      	cbz	r4, 800c762 <HAL_FLASH_Program+0x7e>
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 800c72c:	1e63      	subs	r3, r4, #1
 800c72e:	2b01      	cmp	r3, #1
 800c730:	d91e      	bls.n	800c770 <HAL_FLASH_Program+0x8c>
  uint32_t prog_bit = 0;
 800c732:	2400      	movs	r4, #0
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c734:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c738:	f7ff ffa0 	bl	800c67c <FLASH_WaitForLastOperation>
 800c73c:	4607      	mov	r7, r0
    if (prog_bit != 0U)
 800c73e:	b124      	cbz	r4, 800c74a <HAL_FLASH_Program+0x66>
      CLEAR_BIT(FLASH->CR, prog_bit);
 800c740:	4a13      	ldr	r2, [pc, #76]	@ (800c790 <HAL_FLASH_Program+0xac>)
 800c742:	6953      	ldr	r3, [r2, #20]
 800c744:	ea23 0304 	bic.w	r3, r3, r4
 800c748:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 800c74a:	f000 f847 	bl	800c7dc <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800c74e:	4b0f      	ldr	r3, [pc, #60]	@ (800c78c <HAL_FLASH_Program+0xa8>)
 800c750:	2200      	movs	r2, #0
 800c752:	701a      	strb	r2, [r3, #0]
}
 800c754:	4638      	mov	r0, r7
 800c756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800c75a:	4b0c      	ldr	r3, [pc, #48]	@ (800c78c <HAL_FLASH_Program+0xa8>)
 800c75c:	2200      	movs	r2, #0
 800c75e:	771a      	strb	r2, [r3, #28]
 800c760:	e7e3      	b.n	800c72a <HAL_FLASH_Program+0x46>
      FLASH_Program_DoubleWord(Address, Data);
 800c762:	4632      	mov	r2, r6
 800c764:	4643      	mov	r3, r8
 800c766:	4628      	mov	r0, r5
 800c768:	f7ff ff40 	bl	800c5ec <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800c76c:	2401      	movs	r4, #1
 800c76e:	e7e1      	b.n	800c734 <HAL_FLASH_Program+0x50>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800c770:	4631      	mov	r1, r6
 800c772:	4628      	mov	r0, r5
 800c774:	f7ff ff4a 	bl	800c60c <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800c778:	2c02      	cmp	r4, #2
 800c77a:	d001      	beq.n	800c780 <HAL_FLASH_Program+0x9c>
  uint32_t prog_bit = 0;
 800c77c:	2400      	movs	r4, #0
 800c77e:	e7d9      	b.n	800c734 <HAL_FLASH_Program+0x50>
        prog_bit = FLASH_CR_FSTPG;
 800c780:	f44f 2480 	mov.w	r4, #262144	@ 0x40000
 800c784:	e7d6      	b.n	800c734 <HAL_FLASH_Program+0x50>
  __HAL_LOCK(&pFlash);
 800c786:	2702      	movs	r7, #2
 800c788:	e7e4      	b.n	800c754 <HAL_FLASH_Program+0x70>
 800c78a:	bf00      	nop
 800c78c:	2000000c 	.word	0x2000000c
 800c790:	40022000 	.word	0x40022000

0800c794 <FLASH_MassErase>:
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800c794:	f010 0f01 	tst.w	r0, #1
 800c798:	d004      	beq.n	800c7a4 <FLASH_MassErase+0x10>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800c79a:	4a05      	ldr	r2, [pc, #20]	@ (800c7b0 <FLASH_MassErase+0x1c>)
 800c79c:	6953      	ldr	r3, [r2, #20]
 800c79e:	f043 0304 	orr.w	r3, r3, #4
 800c7a2:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800c7a4:	4a02      	ldr	r2, [pc, #8]	@ (800c7b0 <FLASH_MassErase+0x1c>)
 800c7a6:	6953      	ldr	r3, [r2, #20]
 800c7a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c7ac:	6153      	str	r3, [r2, #20]
}
 800c7ae:	4770      	bx	lr
 800c7b0:	40022000 	.word	0x40022000

0800c7b4 <FLASH_PageErase>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800c7b4:	4b08      	ldr	r3, [pc, #32]	@ (800c7d8 <FLASH_PageErase+0x24>)
 800c7b6:	695a      	ldr	r2, [r3, #20]
 800c7b8:	f422 727e 	bic.w	r2, r2, #1016	@ 0x3f8
 800c7bc:	00c0      	lsls	r0, r0, #3
 800c7be:	f400 60ff 	and.w	r0, r0, #2040	@ 0x7f8
 800c7c2:	4302      	orrs	r2, r0
 800c7c4:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800c7c6:	695a      	ldr	r2, [r3, #20]
 800c7c8:	f042 0202 	orr.w	r2, r2, #2
 800c7cc:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800c7ce:	695a      	ldr	r2, [r3, #20]
 800c7d0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800c7d4:	615a      	str	r2, [r3, #20]
}
 800c7d6:	4770      	bx	lr
 800c7d8:	40022000 	.word	0x40022000

0800c7dc <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800c7dc:	4b16      	ldr	r3, [pc, #88]	@ (800c838 <FLASH_FlushCaches+0x5c>)
 800c7de:	7f1a      	ldrb	r2, [r3, #28]
 800c7e0:	b2d3      	uxtb	r3, r2

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800c7e2:	2a01      	cmp	r2, #1
 800c7e4:	d001      	beq.n	800c7ea <FLASH_FlushCaches+0xe>
 800c7e6:	2b03      	cmp	r3, #3
 800c7e8:	d110      	bne.n	800c80c <FLASH_FlushCaches+0x30>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800c7ea:	4a14      	ldr	r2, [pc, #80]	@ (800c83c <FLASH_FlushCaches+0x60>)
 800c7ec:	6811      	ldr	r1, [r2, #0]
 800c7ee:	f421 7100 	bic.w	r1, r1, #512	@ 0x200
 800c7f2:	6011      	str	r1, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800c7f4:	6811      	ldr	r1, [r2, #0]
 800c7f6:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 800c7fa:	6011      	str	r1, [r2, #0]
 800c7fc:	6811      	ldr	r1, [r2, #0]
 800c7fe:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 800c802:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800c804:	6811      	ldr	r1, [r2, #0]
 800c806:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 800c80a:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800c80c:	3b02      	subs	r3, #2
 800c80e:	b2db      	uxtb	r3, r3
 800c810:	2b01      	cmp	r3, #1
 800c812:	d903      	bls.n	800c81c <FLASH_FlushCaches+0x40>
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800c814:	4b08      	ldr	r3, [pc, #32]	@ (800c838 <FLASH_FlushCaches+0x5c>)
 800c816:	2200      	movs	r2, #0
 800c818:	771a      	strb	r2, [r3, #28]
}
 800c81a:	4770      	bx	lr
    __HAL_FLASH_DATA_CACHE_RESET();
 800c81c:	4b07      	ldr	r3, [pc, #28]	@ (800c83c <FLASH_FlushCaches+0x60>)
 800c81e:	681a      	ldr	r2, [r3, #0]
 800c820:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c824:	601a      	str	r2, [r3, #0]
 800c826:	681a      	ldr	r2, [r3, #0]
 800c828:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c82c:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800c82e:	681a      	ldr	r2, [r3, #0]
 800c830:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c834:	601a      	str	r2, [r3, #0]
 800c836:	e7ed      	b.n	800c814 <FLASH_FlushCaches+0x38>
 800c838:	2000000c 	.word	0x2000000c
 800c83c:	40022000 	.word	0x40022000

0800c840 <HAL_FLASHEx_Erase>:
{
 800c840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 800c842:	4b39      	ldr	r3, [pc, #228]	@ (800c928 <HAL_FLASHEx_Erase+0xe8>)
 800c844:	781b      	ldrb	r3, [r3, #0]
 800c846:	2b01      	cmp	r3, #1
 800c848:	d06b      	beq.n	800c922 <HAL_FLASHEx_Erase+0xe2>
 800c84a:	4604      	mov	r4, r0
 800c84c:	460e      	mov	r6, r1
 800c84e:	4b36      	ldr	r3, [pc, #216]	@ (800c928 <HAL_FLASHEx_Erase+0xe8>)
 800c850:	2201      	movs	r2, #1
 800c852:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c854:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c858:	f7ff ff10 	bl	800c67c <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 800c85c:	4607      	mov	r7, r0
 800c85e:	2800      	cmp	r0, #0
 800c860:	d15a      	bne.n	800c918 <HAL_FLASHEx_Erase+0xd8>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c862:	4b31      	ldr	r3, [pc, #196]	@ (800c928 <HAL_FLASHEx_Erase+0xe8>)
 800c864:	2200      	movs	r2, #0
 800c866:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 800c868:	4b30      	ldr	r3, [pc, #192]	@ (800c92c <HAL_FLASHEx_Erase+0xec>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800c870:	d02f      	beq.n	800c8d2 <HAL_FLASHEx_Erase+0x92>
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800c872:	4b2e      	ldr	r3, [pc, #184]	@ (800c92c <HAL_FLASHEx_Erase+0xec>)
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800c87a:	d026      	beq.n	800c8ca <HAL_FLASHEx_Erase+0x8a>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800c87c:	4a2b      	ldr	r2, [pc, #172]	@ (800c92c <HAL_FLASHEx_Erase+0xec>)
 800c87e:	6813      	ldr	r3, [r2, #0]
 800c880:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c884:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 800c886:	4b28      	ldr	r3, [pc, #160]	@ (800c928 <HAL_FLASHEx_Erase+0xe8>)
 800c888:	2203      	movs	r2, #3
 800c88a:	771a      	strb	r2, [r3, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800c88c:	6823      	ldr	r3, [r4, #0]
 800c88e:	2b01      	cmp	r3, #1
 800c890:	d031      	beq.n	800c8f6 <HAL_FLASHEx_Erase+0xb6>
      *PageError = 0xFFFFFFFFU;
 800c892:	f04f 33ff 	mov.w	r3, #4294967295
 800c896:	6033      	str	r3, [r6, #0]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800c898:	68a5      	ldr	r5, [r4, #8]
 800c89a:	68a3      	ldr	r3, [r4, #8]
 800c89c:	68e2      	ldr	r2, [r4, #12]
 800c89e:	4413      	add	r3, r2
 800c8a0:	42ab      	cmp	r3, r5
 800c8a2:	d937      	bls.n	800c914 <HAL_FLASHEx_Erase+0xd4>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800c8a4:	6861      	ldr	r1, [r4, #4]
 800c8a6:	4628      	mov	r0, r5
 800c8a8:	f7ff ff84 	bl	800c7b4 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c8ac:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c8b0:	f7ff fee4 	bl	800c67c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 800c8b4:	4a1d      	ldr	r2, [pc, #116]	@ (800c92c <HAL_FLASHEx_Erase+0xec>)
 800c8b6:	6953      	ldr	r3, [r2, #20]
 800c8b8:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 800c8bc:	f023 0302 	bic.w	r3, r3, #2
 800c8c0:	6153      	str	r3, [r2, #20]
        if (status != HAL_OK)
 800c8c2:	4607      	mov	r7, r0
 800c8c4:	bb28      	cbnz	r0, 800c912 <HAL_FLASHEx_Erase+0xd2>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800c8c6:	3501      	adds	r5, #1
 800c8c8:	e7e7      	b.n	800c89a <HAL_FLASHEx_Erase+0x5a>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800c8ca:	4b17      	ldr	r3, [pc, #92]	@ (800c928 <HAL_FLASHEx_Erase+0xe8>)
 800c8cc:	2201      	movs	r2, #1
 800c8ce:	771a      	strb	r2, [r3, #28]
 800c8d0:	e7dc      	b.n	800c88c <HAL_FLASHEx_Erase+0x4c>
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800c8d2:	4b16      	ldr	r3, [pc, #88]	@ (800c92c <HAL_FLASHEx_Erase+0xec>)
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800c8da:	d008      	beq.n	800c8ee <HAL_FLASHEx_Erase+0xae>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800c8dc:	4a13      	ldr	r2, [pc, #76]	@ (800c92c <HAL_FLASHEx_Erase+0xec>)
 800c8de:	6813      	ldr	r3, [r2, #0]
 800c8e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c8e4:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800c8e6:	4b10      	ldr	r3, [pc, #64]	@ (800c928 <HAL_FLASHEx_Erase+0xe8>)
 800c8e8:	2202      	movs	r2, #2
 800c8ea:	771a      	strb	r2, [r3, #28]
 800c8ec:	e7ce      	b.n	800c88c <HAL_FLASHEx_Erase+0x4c>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800c8ee:	4b0e      	ldr	r3, [pc, #56]	@ (800c928 <HAL_FLASHEx_Erase+0xe8>)
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	771a      	strb	r2, [r3, #28]
 800c8f4:	e7ca      	b.n	800c88c <HAL_FLASHEx_Erase+0x4c>
      FLASH_MassErase(pEraseInit->Banks);
 800c8f6:	6860      	ldr	r0, [r4, #4]
 800c8f8:	f7ff ff4c 	bl	800c794 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800c8fc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c900:	f7ff febc 	bl	800c67c <FLASH_WaitForLastOperation>
 800c904:	4607      	mov	r7, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 800c906:	4a09      	ldr	r2, [pc, #36]	@ (800c92c <HAL_FLASHEx_Erase+0xec>)
 800c908:	6953      	ldr	r3, [r2, #20]
 800c90a:	f023 0304 	bic.w	r3, r3, #4
 800c90e:	6153      	str	r3, [r2, #20]
 800c910:	e000      	b.n	800c914 <HAL_FLASHEx_Erase+0xd4>
          *PageError = page_index;
 800c912:	6035      	str	r5, [r6, #0]
    FLASH_FlushCaches();
 800c914:	f7ff ff62 	bl	800c7dc <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800c918:	4b03      	ldr	r3, [pc, #12]	@ (800c928 <HAL_FLASHEx_Erase+0xe8>)
 800c91a:	2200      	movs	r2, #0
 800c91c:	701a      	strb	r2, [r3, #0]
}
 800c91e:	4638      	mov	r0, r7
 800c920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 800c922:	2702      	movs	r7, #2
 800c924:	e7fb      	b.n	800c91e <HAL_FLASHEx_Erase+0xde>
 800c926:	bf00      	nop
 800c928:	2000000c 	.word	0x2000000c
 800c92c:	40022000 	.word	0x40022000

0800c930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800c930:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c932:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 800c934:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c936:	e062      	b.n	800c9fe <HAL_GPIO_Init+0xce>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800c938:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800c93a:	005e      	lsls	r6, r3, #1
 800c93c:	2403      	movs	r4, #3
 800c93e:	40b4      	lsls	r4, r6
 800c940:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800c944:	68cc      	ldr	r4, [r1, #12]
 800c946:	40b4      	lsls	r4, r6
 800c948:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800c94a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800c94c:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c94e:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c952:	684c      	ldr	r4, [r1, #4]
 800c954:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800c958:	409c      	lsls	r4, r3
 800c95a:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800c95c:	6044      	str	r4, [r0, #4]
 800c95e:	e05f      	b.n	800ca20 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800c960:	08dd      	lsrs	r5, r3, #3
 800c962:	3508      	adds	r5, #8
 800c964:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800c968:	f003 0c07 	and.w	ip, r3, #7
 800c96c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800c970:	f04f 0e0f 	mov.w	lr, #15
 800c974:	fa0e fe0c 	lsl.w	lr, lr, ip
 800c978:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800c97c:	690c      	ldr	r4, [r1, #16]
 800c97e:	fa04 f40c 	lsl.w	r4, r4, ip
 800c982:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 800c986:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800c98a:	e060      	b.n	800ca4e <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800c98c:	2402      	movs	r4, #2
 800c98e:	e000      	b.n	800c992 <HAL_GPIO_Init+0x62>
 800c990:	2400      	movs	r4, #0
 800c992:	fa04 f40e 	lsl.w	r4, r4, lr
 800c996:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 800c998:	f10c 0c02 	add.w	ip, ip, #2
 800c99c:	4d4c      	ldr	r5, [pc, #304]	@ (800cad0 <HAL_GPIO_Init+0x1a0>)
 800c99e:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c9a2:	4c4c      	ldr	r4, [pc, #304]	@ (800cad4 <HAL_GPIO_Init+0x1a4>)
 800c9a4:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800c9a6:	43d4      	mvns	r4, r2
 800c9a8:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800c9ac:	684f      	ldr	r7, [r1, #4]
 800c9ae:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 800c9b2:	d001      	beq.n	800c9b8 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 800c9b4:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800c9b8:	4d46      	ldr	r5, [pc, #280]	@ (800cad4 <HAL_GPIO_Init+0x1a4>)
 800c9ba:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 800c9bc:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 800c9be:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800c9c2:	684f      	ldr	r7, [r1, #4]
 800c9c4:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800c9c8:	d001      	beq.n	800c9ce <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 800c9ca:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800c9ce:	4d41      	ldr	r5, [pc, #260]	@ (800cad4 <HAL_GPIO_Init+0x1a4>)
 800c9d0:	60ee      	str	r6, [r5, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800c9d2:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800c9d4:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800c9d8:	684f      	ldr	r7, [r1, #4]
 800c9da:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800c9de:	d001      	beq.n	800c9e4 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 800c9e0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 800c9e4:	4d3b      	ldr	r5, [pc, #236]	@ (800cad4 <HAL_GPIO_Init+0x1a4>)
 800c9e6:	606e      	str	r6, [r5, #4]

        temp = EXTI->IMR1;
 800c9e8:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 800c9ea:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800c9ec:	684e      	ldr	r6, [r1, #4]
 800c9ee:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 800c9f2:	d001      	beq.n	800c9f8 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 800c9f4:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 800c9f8:	4a36      	ldr	r2, [pc, #216]	@ (800cad4 <HAL_GPIO_Init+0x1a4>)
 800c9fa:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 800c9fc:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800c9fe:	680a      	ldr	r2, [r1, #0]
 800ca00:	fa32 f403 	lsrs.w	r4, r2, r3
 800ca04:	d062      	beq.n	800cacc <HAL_GPIO_Init+0x19c>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800ca06:	f04f 0c01 	mov.w	ip, #1
 800ca0a:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800ca0e:	ea1c 0202 	ands.w	r2, ip, r2
 800ca12:	d0f3      	beq.n	800c9fc <HAL_GPIO_Init+0xcc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800ca14:	684c      	ldr	r4, [r1, #4]
 800ca16:	f004 0403 	and.w	r4, r4, #3
 800ca1a:	3c01      	subs	r4, #1
 800ca1c:	2c01      	cmp	r4, #1
 800ca1e:	d98b      	bls.n	800c938 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ca20:	684c      	ldr	r4, [r1, #4]
 800ca22:	f004 0403 	and.w	r4, r4, #3
 800ca26:	2c03      	cmp	r4, #3
 800ca28:	d00c      	beq.n	800ca44 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 800ca2a:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ca2c:	005d      	lsls	r5, r3, #1
 800ca2e:	f04f 0c03 	mov.w	ip, #3
 800ca32:	fa0c fc05 	lsl.w	ip, ip, r5
 800ca36:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ca3a:	688c      	ldr	r4, [r1, #8]
 800ca3c:	40ac      	lsls	r4, r5
 800ca3e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 800ca42:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ca44:	684c      	ldr	r4, [r1, #4]
 800ca46:	f004 0403 	and.w	r4, r4, #3
 800ca4a:	2c02      	cmp	r4, #2
 800ca4c:	d088      	beq.n	800c960 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 800ca4e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800ca50:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800ca54:	f04f 0c03 	mov.w	ip, #3
 800ca58:	fa0c fc0e 	lsl.w	ip, ip, lr
 800ca5c:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ca60:	684c      	ldr	r4, [r1, #4]
 800ca62:	f004 0403 	and.w	r4, r4, #3
 800ca66:	fa04 f40e 	lsl.w	r4, r4, lr
 800ca6a:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800ca6e:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ca70:	684c      	ldr	r4, [r1, #4]
 800ca72:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 800ca76:	d0c1      	beq.n	800c9fc <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ca78:	4c17      	ldr	r4, [pc, #92]	@ (800cad8 <HAL_GPIO_Init+0x1a8>)
 800ca7a:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 800ca7c:	f045 0501 	orr.w	r5, r5, #1
 800ca80:	6625      	str	r5, [r4, #96]	@ 0x60
 800ca82:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 800ca84:	f004 0401 	and.w	r4, r4, #1
 800ca88:	9401      	str	r4, [sp, #4]
 800ca8a:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 800ca8c:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800ca90:	f10c 0502 	add.w	r5, ip, #2
 800ca94:	4c0e      	ldr	r4, [pc, #56]	@ (800cad0 <HAL_GPIO_Init+0x1a0>)
 800ca96:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800ca9a:	f003 0e03 	and.w	lr, r3, #3
 800ca9e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800caa2:	240f      	movs	r4, #15
 800caa4:	fa04 f40e 	lsl.w	r4, r4, lr
 800caa8:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800caac:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 800cab0:	f43f af6e 	beq.w	800c990 <HAL_GPIO_Init+0x60>
 800cab4:	4c09      	ldr	r4, [pc, #36]	@ (800cadc <HAL_GPIO_Init+0x1ac>)
 800cab6:	42a0      	cmp	r0, r4
 800cab8:	d006      	beq.n	800cac8 <HAL_GPIO_Init+0x198>
 800caba:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800cabe:	42a0      	cmp	r0, r4
 800cac0:	f43f af64 	beq.w	800c98c <HAL_GPIO_Init+0x5c>
 800cac4:	2407      	movs	r4, #7
 800cac6:	e764      	b.n	800c992 <HAL_GPIO_Init+0x62>
 800cac8:	2401      	movs	r4, #1
 800caca:	e762      	b.n	800c992 <HAL_GPIO_Init+0x62>
  }
}
 800cacc:	b003      	add	sp, #12
 800cace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cad0:	40010000 	.word	0x40010000
 800cad4:	40010400 	.word	0x40010400
 800cad8:	40021000 	.word	0x40021000
 800cadc:	48000400 	.word	0x48000400

0800cae0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800cae0:	b10a      	cbz	r2, 800cae6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800cae2:	6181      	str	r1, [r0, #24]
 800cae4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800cae6:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 800cae8:	4770      	bx	lr

0800caea <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800caea:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800caec:	ea01 0203 	and.w	r2, r1, r3
 800caf0:	ea21 0103 	bic.w	r1, r1, r3
 800caf4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800caf8:	6181      	str	r1, [r0, #24]
}
 800cafa:	4770      	bx	lr

0800cafc <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800cafc:	6803      	ldr	r3, [r0, #0]
 800cafe:	699a      	ldr	r2, [r3, #24]
 800cb00:	f012 0f02 	tst.w	r2, #2
 800cb04:	d001      	beq.n	800cb0a <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 800cb06:	2200      	movs	r2, #0
 800cb08:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800cb0a:	6803      	ldr	r3, [r0, #0]
 800cb0c:	699a      	ldr	r2, [r3, #24]
 800cb0e:	f012 0f01 	tst.w	r2, #1
 800cb12:	d103      	bne.n	800cb1c <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800cb14:	699a      	ldr	r2, [r3, #24]
 800cb16:	f042 0201 	orr.w	r2, r2, #1
 800cb1a:	619a      	str	r2, [r3, #24]
  }
}
 800cb1c:	4770      	bx	lr

0800cb1e <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800cb1e:	b410      	push	{r4}
 800cb20:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cb22:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800cb26:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cb2a:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cb2c:	4321      	orrs	r1, r4
 800cb2e:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800cb32:	6802      	ldr	r2, [r0, #0]
 800cb34:	6853      	ldr	r3, [r2, #4]
 800cb36:	0d64      	lsrs	r4, r4, #21
 800cb38:	f404 6480 	and.w	r4, r4, #1024	@ 0x400
 800cb3c:	f044 747f 	orr.w	r4, r4, #66846720	@ 0x3fc0000
 800cb40:	f444 3458 	orr.w	r4, r4, #221184	@ 0x36000
 800cb44:	f444 747f 	orr.w	r4, r4, #1020	@ 0x3fc
 800cb48:	f044 0403 	orr.w	r4, r4, #3
 800cb4c:	ea23 0304 	bic.w	r3, r3, r4
 800cb50:	430b      	orrs	r3, r1
 800cb52:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800cb54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb58:	4770      	bx	lr

0800cb5a <I2C_IsErrorOccurred>:
{
 800cb5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb5e:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 800cb60:	6803      	ldr	r3, [r0, #0]
 800cb62:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800cb64:	f016 0610 	ands.w	r6, r6, #16
 800cb68:	d07c      	beq.n	800cc64 <I2C_IsErrorOccurred+0x10a>
 800cb6a:	460d      	mov	r5, r1
 800cb6c:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cb6e:	2210      	movs	r2, #16
 800cb70:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 800cb72:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 800cb74:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cb76:	6823      	ldr	r3, [r4, #0]
 800cb78:	6998      	ldr	r0, [r3, #24]
 800cb7a:	f010 0f20 	tst.w	r0, #32
 800cb7e:	d130      	bne.n	800cbe2 <I2C_IsErrorOccurred+0x88>
 800cb80:	bb7f      	cbnz	r7, 800cbe2 <I2C_IsErrorOccurred+0x88>
      if (Timeout != HAL_MAX_DELAY)
 800cb82:	f1b5 3fff 	cmp.w	r5, #4294967295
 800cb86:	d0f6      	beq.n	800cb76 <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800cb88:	f7fe fb0c 	bl	800b1a4 <HAL_GetTick>
 800cb8c:	eba0 0008 	sub.w	r0, r0, r8
 800cb90:	42a8      	cmp	r0, r5
 800cb92:	d801      	bhi.n	800cb98 <I2C_IsErrorOccurred+0x3e>
 800cb94:	2d00      	cmp	r5, #0
 800cb96:	d1ee      	bne.n	800cb76 <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800cb98:	6821      	ldr	r1, [r4, #0]
 800cb9a:	684b      	ldr	r3, [r1, #4]
 800cb9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          tmp2 = hi2c->Mode;
 800cba0:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 800cba4:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800cba6:	6988      	ldr	r0, [r1, #24]
 800cba8:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 800cbac:	d002      	beq.n	800cbb4 <I2C_IsErrorOccurred+0x5a>
 800cbae:	b90b      	cbnz	r3, 800cbb4 <I2C_IsErrorOccurred+0x5a>
              (tmp1 != I2C_CR2_STOP) && \
 800cbb0:	2a20      	cmp	r2, #32
 800cbb2:	d10e      	bne.n	800cbd2 <I2C_IsErrorOccurred+0x78>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cbb4:	6823      	ldr	r3, [r4, #0]
 800cbb6:	699b      	ldr	r3, [r3, #24]
 800cbb8:	f013 0f20 	tst.w	r3, #32
 800cbbc:	d1db      	bne.n	800cb76 <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800cbbe:	f7fe faf1 	bl	800b1a4 <HAL_GetTick>
 800cbc2:	eba0 0008 	sub.w	r0, r0, r8
 800cbc6:	2819      	cmp	r0, #25
 800cbc8:	d9f4      	bls.n	800cbb4 <I2C_IsErrorOccurred+0x5a>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800cbca:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 800cbce:	2701      	movs	r7, #1
              break;
 800cbd0:	e7d1      	b.n	800cb76 <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800cbd2:	684b      	ldr	r3, [r1, #4]
 800cbd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cbd8:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 800cbda:	f7fe fae3 	bl	800b1a4 <HAL_GetTick>
 800cbde:	4680      	mov	r8, r0
 800cbe0:	e7e8      	b.n	800cbb4 <I2C_IsErrorOccurred+0x5a>
    if (status == HAL_OK)
 800cbe2:	b90f      	cbnz	r7, 800cbe8 <I2C_IsErrorOccurred+0x8e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cbe4:	2220      	movs	r2, #32
 800cbe6:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 800cbe8:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 800cbec:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 800cbee:	6822      	ldr	r2, [r4, #0]
 800cbf0:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cbf2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800cbf6:	d005      	beq.n	800cc04 <I2C_IsErrorOccurred+0xaa>
    error_code |= HAL_I2C_ERROR_BERR;
 800cbf8:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cbfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800cc00:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 800cc02:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cc04:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800cc08:	d006      	beq.n	800cc18 <I2C_IsErrorOccurred+0xbe>
    error_code |= HAL_I2C_ERROR_OVR;
 800cc0a:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cc0e:	6822      	ldr	r2, [r4, #0]
 800cc10:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800cc14:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 800cc16:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cc18:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800cc1c:	d024      	beq.n	800cc68 <I2C_IsErrorOccurred+0x10e>
    error_code |= HAL_I2C_ERROR_ARLO;
 800cc1e:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cc22:	6823      	ldr	r3, [r4, #0]
 800cc24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cc28:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 800cc2a:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 800cc2c:	4620      	mov	r0, r4
 800cc2e:	f7ff ff65 	bl	800cafc <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800cc32:	6822      	ldr	r2, [r4, #0]
 800cc34:	6853      	ldr	r3, [r2, #4]
 800cc36:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 800cc3a:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 800cc3e:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800cc42:	f023 0301 	bic.w	r3, r3, #1
 800cc46:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 800cc48:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800cc4a:	4333      	orrs	r3, r6
 800cc4c:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800cc4e:	2320      	movs	r3, #32
 800cc50:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cc54:	2300      	movs	r3, #0
 800cc56:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 800cc5a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 800cc5e:	4628      	mov	r0, r5
 800cc60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 800cc64:	2500      	movs	r5, #0
 800cc66:	e7c2      	b.n	800cbee <I2C_IsErrorOccurred+0x94>
  if (status != HAL_OK)
 800cc68:	2d00      	cmp	r5, #0
 800cc6a:	d0f8      	beq.n	800cc5e <I2C_IsErrorOccurred+0x104>
 800cc6c:	e7de      	b.n	800cc2c <I2C_IsErrorOccurred+0xd2>

0800cc6e <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800cc6e:	b570      	push	{r4, r5, r6, lr}
 800cc70:	4604      	mov	r4, r0
 800cc72:	460d      	mov	r5, r1
 800cc74:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800cc76:	6823      	ldr	r3, [r4, #0]
 800cc78:	699b      	ldr	r3, [r3, #24]
 800cc7a:	f013 0f02 	tst.w	r3, #2
 800cc7e:	d122      	bne.n	800ccc6 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cc80:	4632      	mov	r2, r6
 800cc82:	4629      	mov	r1, r5
 800cc84:	4620      	mov	r0, r4
 800cc86:	f7ff ff68 	bl	800cb5a <I2C_IsErrorOccurred>
 800cc8a:	b9f0      	cbnz	r0, 800ccca <I2C_WaitOnTXISFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 800cc8c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800cc90:	d0f1      	beq.n	800cc76 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cc92:	f7fe fa87 	bl	800b1a4 <HAL_GetTick>
 800cc96:	1b80      	subs	r0, r0, r6
 800cc98:	42a8      	cmp	r0, r5
 800cc9a:	d801      	bhi.n	800cca0 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800cc9c:	2d00      	cmp	r5, #0
 800cc9e:	d1ea      	bne.n	800cc76 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800cca0:	6823      	ldr	r3, [r4, #0]
 800cca2:	699b      	ldr	r3, [r3, #24]
 800cca4:	f013 0f02 	tst.w	r3, #2
 800cca8:	d1e5      	bne.n	800cc76 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ccaa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800ccac:	f043 0320 	orr.w	r3, r3, #32
 800ccb0:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ccb2:	2320      	movs	r3, #32
 800ccb4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ccb8:	2300      	movs	r3, #0
 800ccba:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 800ccbe:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 800ccc2:	2001      	movs	r0, #1
 800ccc4:	e000      	b.n	800ccc8 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
  return HAL_OK;
 800ccc6:	2000      	movs	r0, #0
}
 800ccc8:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800ccca:	2001      	movs	r0, #1
 800cccc:	e7fc      	b.n	800ccc8 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>

0800ccce <I2C_WaitOnFlagUntilTimeout>:
{
 800ccce:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccd2:	4605      	mov	r5, r0
 800ccd4:	4688      	mov	r8, r1
 800ccd6:	4617      	mov	r7, r2
 800ccd8:	461e      	mov	r6, r3
 800ccda:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ccde:	682b      	ldr	r3, [r5, #0]
 800cce0:	699c      	ldr	r4, [r3, #24]
 800cce2:	ea38 0404 	bics.w	r4, r8, r4
 800cce6:	bf0c      	ite	eq
 800cce8:	2301      	moveq	r3, #1
 800ccea:	2300      	movne	r3, #0
 800ccec:	42bb      	cmp	r3, r7
 800ccee:	d127      	bne.n	800cd40 <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ccf0:	464a      	mov	r2, r9
 800ccf2:	4631      	mov	r1, r6
 800ccf4:	4628      	mov	r0, r5
 800ccf6:	f7ff ff30 	bl	800cb5a <I2C_IsErrorOccurred>
 800ccfa:	bb20      	cbnz	r0, 800cd46 <I2C_WaitOnFlagUntilTimeout+0x78>
    if (Timeout != HAL_MAX_DELAY)
 800ccfc:	f1b6 3fff 	cmp.w	r6, #4294967295
 800cd00:	d0ed      	beq.n	800ccde <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd02:	f7fe fa4f 	bl	800b1a4 <HAL_GetTick>
 800cd06:	eba0 0009 	sub.w	r0, r0, r9
 800cd0a:	42b0      	cmp	r0, r6
 800cd0c:	d801      	bhi.n	800cd12 <I2C_WaitOnFlagUntilTimeout+0x44>
 800cd0e:	2e00      	cmp	r6, #0
 800cd10:	d1e5      	bne.n	800ccde <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800cd12:	682b      	ldr	r3, [r5, #0]
 800cd14:	699b      	ldr	r3, [r3, #24]
 800cd16:	ea38 0303 	bics.w	r3, r8, r3
 800cd1a:	bf0c      	ite	eq
 800cd1c:	2301      	moveq	r3, #1
 800cd1e:	2300      	movne	r3, #0
 800cd20:	42bb      	cmp	r3, r7
 800cd22:	d1dc      	bne.n	800ccde <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cd24:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800cd26:	f043 0320 	orr.w	r3, r3, #32
 800cd2a:	646b      	str	r3, [r5, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800cd2c:	2320      	movs	r3, #32
 800cd2e:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800cd32:	2300      	movs	r3, #0
 800cd34:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 800cd38:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
          return HAL_ERROR;
 800cd3c:	2001      	movs	r0, #1
 800cd3e:	e000      	b.n	800cd42 <I2C_WaitOnFlagUntilTimeout+0x74>
  return HAL_OK;
 800cd40:	2000      	movs	r0, #0
}
 800cd42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 800cd46:	2001      	movs	r0, #1
 800cd48:	e7fb      	b.n	800cd42 <I2C_WaitOnFlagUntilTimeout+0x74>

0800cd4a <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800cd4a:	b570      	push	{r4, r5, r6, lr}
 800cd4c:	4604      	mov	r4, r0
 800cd4e:	460d      	mov	r5, r1
 800cd50:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cd52:	e004      	b.n	800cd5e <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800cd54:	6823      	ldr	r3, [r4, #0]
 800cd56:	699b      	ldr	r3, [r3, #24]
 800cd58:	f013 0f20 	tst.w	r3, #32
 800cd5c:	d012      	beq.n	800cd84 <I2C_WaitOnSTOPFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cd5e:	6823      	ldr	r3, [r4, #0]
 800cd60:	699b      	ldr	r3, [r3, #24]
 800cd62:	f013 0f20 	tst.w	r3, #32
 800cd66:	d11b      	bne.n	800cda0 <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cd68:	4632      	mov	r2, r6
 800cd6a:	4629      	mov	r1, r5
 800cd6c:	4620      	mov	r0, r4
 800cd6e:	f7ff fef4 	bl	800cb5a <I2C_IsErrorOccurred>
 800cd72:	b9b8      	cbnz	r0, 800cda4 <I2C_WaitOnSTOPFlagUntilTimeout+0x5a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd74:	f7fe fa16 	bl	800b1a4 <HAL_GetTick>
 800cd78:	1b80      	subs	r0, r0, r6
 800cd7a:	42a8      	cmp	r0, r5
 800cd7c:	d8ea      	bhi.n	800cd54 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 800cd7e:	2d00      	cmp	r5, #0
 800cd80:	d1ed      	bne.n	800cd5e <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
 800cd82:	e7e7      	b.n	800cd54 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cd84:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800cd86:	f043 0320 	orr.w	r3, r3, #32
 800cd8a:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800cd8c:	2320      	movs	r3, #32
 800cd8e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800cd92:	2300      	movs	r3, #0
 800cd94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 800cd98:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 800cd9c:	2001      	movs	r0, #1
 800cd9e:	e000      	b.n	800cda2 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
  return HAL_OK;
 800cda0:	2000      	movs	r0, #0
}
 800cda2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800cda4:	2001      	movs	r0, #1
 800cda6:	e7fc      	b.n	800cda2 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>

0800cda8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 800cda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdaa:	4604      	mov	r4, r0
 800cdac:	460e      	mov	r6, r1
 800cdae:	4617      	mov	r7, r2
  HAL_StatusTypeDef status = HAL_OK;
 800cdb0:	2500      	movs	r5, #0
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800cdb2:	e018      	b.n	800cde6 <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	6463      	str	r3, [r4, #68]	@ 0x44
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800cdb8:	f7fe f9f4 	bl	800b1a4 <HAL_GetTick>
 800cdbc:	1bc0      	subs	r0, r0, r7
 800cdbe:	42b0      	cmp	r0, r6
 800cdc0:	d800      	bhi.n	800cdc4 <I2C_WaitOnRXNEFlagUntilTimeout+0x1c>
 800cdc2:	b986      	cbnz	r6, 800cde6 <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
 800cdc4:	b97d      	cbnz	r5, 800cde6 <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800cdc6:	6823      	ldr	r3, [r4, #0]
 800cdc8:	699b      	ldr	r3, [r3, #24]
 800cdca:	f013 0f04 	tst.w	r3, #4
 800cdce:	d10a      	bne.n	800cde6 <I2C_WaitOnRXNEFlagUntilTimeout+0x3e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cdd0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800cdd2:	f043 0320 	orr.w	r3, r3, #32
 800cdd6:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800cdd8:	2320      	movs	r3, #32
 800cdda:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        __HAL_UNLOCK(hi2c);
 800cdde:	2300      	movs	r3, #0
 800cde0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        status = HAL_ERROR;
 800cde4:	2501      	movs	r5, #1
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800cde6:	6823      	ldr	r3, [r4, #0]
 800cde8:	699b      	ldr	r3, [r3, #24]
 800cdea:	f013 0f04 	tst.w	r3, #4
 800cdee:	d12e      	bne.n	800ce4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
 800cdf0:	bb6d      	cbnz	r5, 800ce4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cdf2:	463a      	mov	r2, r7
 800cdf4:	4631      	mov	r1, r6
 800cdf6:	4620      	mov	r0, r4
 800cdf8:	f7ff feaf 	bl	800cb5a <I2C_IsErrorOccurred>
 800cdfc:	b100      	cbz	r0, 800ce00 <I2C_WaitOnRXNEFlagUntilTimeout+0x58>
      status = HAL_ERROR;
 800cdfe:	2501      	movs	r5, #1
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800ce00:	6823      	ldr	r3, [r4, #0]
 800ce02:	699a      	ldr	r2, [r3, #24]
 800ce04:	f012 0f20 	tst.w	r2, #32
 800ce08:	d0d6      	beq.n	800cdb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x10>
 800ce0a:	2d00      	cmp	r5, #0
 800ce0c:	d1d4      	bne.n	800cdb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x10>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800ce0e:	699a      	ldr	r2, [r3, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ce10:	699a      	ldr	r2, [r3, #24]
 800ce12:	f012 0f10 	tst.w	r2, #16
 800ce16:	d0cd      	beq.n	800cdb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ce18:	2210      	movs	r2, #16
 800ce1a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800ce1c:	2304      	movs	r3, #4
 800ce1e:	6463      	str	r3, [r4, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ce20:	6823      	ldr	r3, [r4, #0]
 800ce22:	2220      	movs	r2, #32
 800ce24:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800ce26:	6821      	ldr	r1, [r4, #0]
 800ce28:	684b      	ldr	r3, [r1, #4]
 800ce2a:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 800ce2e:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 800ce32:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800ce36:	f023 0301 	bic.w	r3, r3, #1
 800ce3a:	604b      	str	r3, [r1, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 800ce3c:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ce40:	2300      	movs	r3, #0
 800ce42:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 800ce46:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        status = HAL_ERROR;
 800ce4a:	2501      	movs	r5, #1
 800ce4c:	e7b4      	b.n	800cdb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x10>
}
 800ce4e:	4628      	mov	r0, r5
 800ce50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ce52 <HAL_I2C_Init>:
  if (hi2c == NULL)
 800ce52:	2800      	cmp	r0, #0
 800ce54:	d05f      	beq.n	800cf16 <HAL_I2C_Init+0xc4>
{
 800ce56:	b510      	push	{r4, lr}
 800ce58:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ce5a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d048      	beq.n	800cef4 <HAL_I2C_Init+0xa2>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800ce62:	2324      	movs	r3, #36	@ 0x24
 800ce64:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 800ce68:	6822      	ldr	r2, [r4, #0]
 800ce6a:	6813      	ldr	r3, [r2, #0]
 800ce6c:	f023 0301 	bic.w	r3, r3, #1
 800ce70:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800ce72:	6863      	ldr	r3, [r4, #4]
 800ce74:	6822      	ldr	r2, [r4, #0]
 800ce76:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800ce7a:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800ce7c:	6822      	ldr	r2, [r4, #0]
 800ce7e:	6893      	ldr	r3, [r2, #8]
 800ce80:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ce84:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ce86:	68e3      	ldr	r3, [r4, #12]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d038      	beq.n	800cefe <HAL_I2C_Init+0xac>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800ce8c:	68a3      	ldr	r3, [r4, #8]
 800ce8e:	6822      	ldr	r2, [r4, #0]
 800ce90:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 800ce94:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ce96:	68e3      	ldr	r3, [r4, #12]
 800ce98:	2b02      	cmp	r3, #2
 800ce9a:	d036      	beq.n	800cf0a <HAL_I2C_Init+0xb8>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ce9c:	6822      	ldr	r2, [r4, #0]
 800ce9e:	6853      	ldr	r3, [r2, #4]
 800cea0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cea4:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800cea6:	6822      	ldr	r2, [r4, #0]
 800cea8:	6853      	ldr	r3, [r2, #4]
 800ceaa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800ceae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ceb2:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800ceb4:	6822      	ldr	r2, [r4, #0]
 800ceb6:	68d3      	ldr	r3, [r2, #12]
 800ceb8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800cebc:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800cebe:	6923      	ldr	r3, [r4, #16]
 800cec0:	6962      	ldr	r2, [r4, #20]
 800cec2:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800cec4:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800cec6:	6822      	ldr	r2, [r4, #0]
 800cec8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800cecc:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800cece:	69e3      	ldr	r3, [r4, #28]
 800ced0:	6a21      	ldr	r1, [r4, #32]
 800ced2:	6822      	ldr	r2, [r4, #0]
 800ced4:	430b      	orrs	r3, r1
 800ced6:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 800ced8:	6822      	ldr	r2, [r4, #0]
 800ceda:	6813      	ldr	r3, [r2, #0]
 800cedc:	f043 0301 	orr.w	r3, r3, #1
 800cee0:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cee2:	2000      	movs	r0, #0
 800cee4:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800cee6:	2320      	movs	r3, #32
 800cee8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800ceec:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ceee:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 800cef2:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800cef4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 800cef8:	f000 fae6 	bl	800d4c8 <HAL_I2C_MspInit>
 800cefc:	e7b1      	b.n	800ce62 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800cefe:	68a3      	ldr	r3, [r4, #8]
 800cf00:	6822      	ldr	r2, [r4, #0]
 800cf02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf06:	6093      	str	r3, [r2, #8]
 800cf08:	e7c5      	b.n	800ce96 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800cf0a:	6822      	ldr	r2, [r4, #0]
 800cf0c:	6853      	ldr	r3, [r2, #4]
 800cf0e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800cf12:	6053      	str	r3, [r2, #4]
 800cf14:	e7c7      	b.n	800cea6 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 800cf16:	2001      	movs	r0, #1
}
 800cf18:	4770      	bx	lr
	...

0800cf1c <HAL_I2C_Master_Transmit>:
{
 800cf1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf20:	b082      	sub	sp, #8
 800cf22:	460f      	mov	r7, r1
 800cf24:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800cf26:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 800cf2a:	2920      	cmp	r1, #32
 800cf2c:	f040 80b7 	bne.w	800d09e <HAL_I2C_Master_Transmit+0x182>
 800cf30:	4604      	mov	r4, r0
 800cf32:	4691      	mov	r9, r2
 800cf34:	4698      	mov	r8, r3
    __HAL_LOCK(hi2c);
 800cf36:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800cf3a:	2b01      	cmp	r3, #1
 800cf3c:	f000 80b3 	beq.w	800d0a6 <HAL_I2C_Master_Transmit+0x18a>
 800cf40:	f04f 0a01 	mov.w	sl, #1
 800cf44:	f880 a040 	strb.w	sl, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 800cf48:	f7fe f92c 	bl	800b1a4 <HAL_GetTick>
 800cf4c:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800cf4e:	9000      	str	r0, [sp, #0]
 800cf50:	2319      	movs	r3, #25
 800cf52:	4652      	mov	r2, sl
 800cf54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800cf58:	4620      	mov	r0, r4
 800cf5a:	f7ff feb8 	bl	800ccce <I2C_WaitOnFlagUntilTimeout>
 800cf5e:	2800      	cmp	r0, #0
 800cf60:	f040 80a3 	bne.w	800d0aa <HAL_I2C_Master_Transmit+0x18e>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800cf64:	2321      	movs	r3, #33	@ 0x21
 800cf66:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800cf6a:	2310      	movs	r3, #16
 800cf6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800cf70:	2300      	movs	r3, #0
 800cf72:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 800cf74:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 800cf78:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800cf7c:	6363      	str	r3, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800cf7e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800cf80:	b29b      	uxth	r3, r3
 800cf82:	2bff      	cmp	r3, #255	@ 0xff
 800cf84:	d91e      	bls.n	800cfc4 <HAL_I2C_Master_Transmit+0xa8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800cf86:	23ff      	movs	r3, #255	@ 0xff
 800cf88:	8523      	strh	r3, [r4, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800cf8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    if (hi2c->XferSize > 0U)
 800cf8e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 800cf90:	b1ea      	cbz	r2, 800cfce <HAL_I2C_Master_Transmit+0xb2>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800cf92:	6822      	ldr	r2, [r4, #0]
 800cf94:	f899 1000 	ldrb.w	r1, [r9]
 800cf98:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800cf9a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800cf9c:	3201      	adds	r2, #1
 800cf9e:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800cfa0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800cfa2:	b292      	uxth	r2, r2
 800cfa4:	3a01      	subs	r2, #1
 800cfa6:	b292      	uxth	r2, r2
 800cfa8:	8562      	strh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800cfaa:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 800cfac:	3a01      	subs	r2, #1
 800cfae:	b292      	uxth	r2, r2
 800cfb0:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800cfb2:	3201      	adds	r2, #1
 800cfb4:	4941      	ldr	r1, [pc, #260]	@ (800d0bc <HAL_I2C_Master_Transmit+0x1a0>)
 800cfb6:	9100      	str	r1, [sp, #0]
 800cfb8:	b2d2      	uxtb	r2, r2
 800cfba:	4639      	mov	r1, r7
 800cfbc:	4620      	mov	r0, r4
 800cfbe:	f7ff fdae 	bl	800cb1e <I2C_TransferConfig>
 800cfc2:	e018      	b.n	800cff6 <HAL_I2C_Master_Transmit+0xda>
      hi2c->XferSize = hi2c->XferCount;
 800cfc4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800cfc6:	8523      	strh	r3, [r4, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800cfc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cfcc:	e7df      	b.n	800cf8e <HAL_I2C_Master_Transmit+0x72>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800cfce:	493b      	ldr	r1, [pc, #236]	@ (800d0bc <HAL_I2C_Master_Transmit+0x1a0>)
 800cfd0:	9100      	str	r1, [sp, #0]
 800cfd2:	b2d2      	uxtb	r2, r2
 800cfd4:	4639      	mov	r1, r7
 800cfd6:	4620      	mov	r0, r4
 800cfd8:	f7ff fda1 	bl	800cb1e <I2C_TransferConfig>
 800cfdc:	e00b      	b.n	800cff6 <HAL_I2C_Master_Transmit+0xda>
          hi2c->XferSize = hi2c->XferCount;
 800cfde:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800cfe0:	b292      	uxth	r2, r2
 800cfe2:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	9300      	str	r3, [sp, #0]
 800cfe8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800cfec:	b2d2      	uxtb	r2, r2
 800cfee:	4639      	mov	r1, r7
 800cff0:	4620      	mov	r0, r4
 800cff2:	f7ff fd94 	bl	800cb1e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800cff6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800cff8:	b29b      	uxth	r3, r3
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d033      	beq.n	800d066 <HAL_I2C_Master_Transmit+0x14a>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cffe:	462a      	mov	r2, r5
 800d000:	4631      	mov	r1, r6
 800d002:	4620      	mov	r0, r4
 800d004:	f7ff fe33 	bl	800cc6e <I2C_WaitOnTXISFlagUntilTimeout>
 800d008:	2800      	cmp	r0, #0
 800d00a:	d150      	bne.n	800d0ae <HAL_I2C_Master_Transmit+0x192>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800d00c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800d00e:	6823      	ldr	r3, [r4, #0]
 800d010:	7812      	ldrb	r2, [r2, #0]
 800d012:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800d014:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d016:	3301      	adds	r3, #1
 800d018:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800d01a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800d01c:	b29b      	uxth	r3, r3
 800d01e:	3b01      	subs	r3, #1
 800d020:	b29b      	uxth	r3, r3
 800d022:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800d024:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800d026:	3b01      	subs	r3, #1
 800d028:	b29b      	uxth	r3, r3
 800d02a:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d02c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800d02e:	b292      	uxth	r2, r2
 800d030:	2a00      	cmp	r2, #0
 800d032:	d0e0      	beq.n	800cff6 <HAL_I2C_Master_Transmit+0xda>
 800d034:	2b00      	cmp	r3, #0
 800d036:	d1de      	bne.n	800cff6 <HAL_I2C_Master_Transmit+0xda>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d038:	9500      	str	r5, [sp, #0]
 800d03a:	4633      	mov	r3, r6
 800d03c:	2200      	movs	r2, #0
 800d03e:	2180      	movs	r1, #128	@ 0x80
 800d040:	4620      	mov	r0, r4
 800d042:	f7ff fe44 	bl	800ccce <I2C_WaitOnFlagUntilTimeout>
 800d046:	bba0      	cbnz	r0, 800d0b2 <HAL_I2C_Master_Transmit+0x196>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d048:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800d04a:	b29b      	uxth	r3, r3
 800d04c:	2bff      	cmp	r3, #255	@ 0xff
 800d04e:	d9c6      	bls.n	800cfde <HAL_I2C_Master_Transmit+0xc2>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d050:	22ff      	movs	r2, #255	@ 0xff
 800d052:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d054:	2300      	movs	r3, #0
 800d056:	9300      	str	r3, [sp, #0]
 800d058:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d05c:	4639      	mov	r1, r7
 800d05e:	4620      	mov	r0, r4
 800d060:	f7ff fd5d 	bl	800cb1e <I2C_TransferConfig>
 800d064:	e7c7      	b.n	800cff6 <HAL_I2C_Master_Transmit+0xda>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d066:	462a      	mov	r2, r5
 800d068:	4631      	mov	r1, r6
 800d06a:	4620      	mov	r0, r4
 800d06c:	f7ff fe6d 	bl	800cd4a <I2C_WaitOnSTOPFlagUntilTimeout>
 800d070:	bb08      	cbnz	r0, 800d0b6 <HAL_I2C_Master_Transmit+0x19a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d072:	6823      	ldr	r3, [r4, #0]
 800d074:	2220      	movs	r2, #32
 800d076:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800d078:	6821      	ldr	r1, [r4, #0]
 800d07a:	684b      	ldr	r3, [r1, #4]
 800d07c:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 800d080:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 800d084:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800d088:	f023 0301 	bic.w	r3, r3, #1
 800d08c:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800d08e:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d092:	2300      	movs	r3, #0
 800d094:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 800d098:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 800d09c:	e000      	b.n	800d0a0 <HAL_I2C_Master_Transmit+0x184>
    return HAL_BUSY;
 800d09e:	2002      	movs	r0, #2
}
 800d0a0:	b002      	add	sp, #8
 800d0a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 800d0a6:	2002      	movs	r0, #2
 800d0a8:	e7fa      	b.n	800d0a0 <HAL_I2C_Master_Transmit+0x184>
      return HAL_ERROR;
 800d0aa:	2001      	movs	r0, #1
 800d0ac:	e7f8      	b.n	800d0a0 <HAL_I2C_Master_Transmit+0x184>
        return HAL_ERROR;
 800d0ae:	2001      	movs	r0, #1
 800d0b0:	e7f6      	b.n	800d0a0 <HAL_I2C_Master_Transmit+0x184>
          return HAL_ERROR;
 800d0b2:	2001      	movs	r0, #1
 800d0b4:	e7f4      	b.n	800d0a0 <HAL_I2C_Master_Transmit+0x184>
      return HAL_ERROR;
 800d0b6:	2001      	movs	r0, #1
 800d0b8:	e7f2      	b.n	800d0a0 <HAL_I2C_Master_Transmit+0x184>
 800d0ba:	bf00      	nop
 800d0bc:	80002000 	.word	0x80002000

0800d0c0 <HAL_I2C_Master_Receive>:
{
 800d0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0c4:	b082      	sub	sp, #8
 800d0c6:	460f      	mov	r7, r1
 800d0c8:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 800d0ca:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 800d0ce:	2920      	cmp	r1, #32
 800d0d0:	f040 80a3 	bne.w	800d21a <HAL_I2C_Master_Receive+0x15a>
 800d0d4:	4604      	mov	r4, r0
 800d0d6:	4691      	mov	r9, r2
 800d0d8:	4698      	mov	r8, r3
    __HAL_LOCK(hi2c);
 800d0da:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800d0de:	2b01      	cmp	r3, #1
 800d0e0:	f000 809f 	beq.w	800d222 <HAL_I2C_Master_Receive+0x162>
 800d0e4:	f04f 0a01 	mov.w	sl, #1
 800d0e8:	f880 a040 	strb.w	sl, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 800d0ec:	f7fe f85a 	bl	800b1a4 <HAL_GetTick>
 800d0f0:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800d0f2:	9000      	str	r0, [sp, #0]
 800d0f4:	2319      	movs	r3, #25
 800d0f6:	4652      	mov	r2, sl
 800d0f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800d0fc:	4620      	mov	r0, r4
 800d0fe:	f7ff fde6 	bl	800ccce <I2C_WaitOnFlagUntilTimeout>
 800d102:	2800      	cmp	r0, #0
 800d104:	f040 808f 	bne.w	800d226 <HAL_I2C_Master_Receive+0x166>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800d108:	2322      	movs	r3, #34	@ 0x22
 800d10a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800d10e:	2310      	movs	r3, #16
 800d110:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d114:	2300      	movs	r3, #0
 800d116:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 800d118:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 800d11c:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800d120:	6363      	str	r3, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d122:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800d124:	b29b      	uxth	r3, r3
 800d126:	2bff      	cmp	r3, #255	@ 0xff
 800d128:	d90b      	bls.n	800d142 <HAL_I2C_Master_Receive+0x82>
      hi2c->XferSize = 1U;
 800d12a:	4652      	mov	r2, sl
 800d12c:	f8a4 a028 	strh.w	sl, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d130:	4b41      	ldr	r3, [pc, #260]	@ (800d238 <HAL_I2C_Master_Receive+0x178>)
 800d132:	9300      	str	r3, [sp, #0]
 800d134:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d138:	4639      	mov	r1, r7
 800d13a:	4620      	mov	r0, r4
 800d13c:	f7ff fcef 	bl	800cb1e <I2C_TransferConfig>
 800d140:	e018      	b.n	800d174 <HAL_I2C_Master_Receive+0xb4>
      hi2c->XferSize = hi2c->XferCount;
 800d142:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800d144:	b292      	uxth	r2, r2
 800d146:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d148:	4b3b      	ldr	r3, [pc, #236]	@ (800d238 <HAL_I2C_Master_Receive+0x178>)
 800d14a:	9300      	str	r3, [sp, #0]
 800d14c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d150:	b2d2      	uxtb	r2, r2
 800d152:	4639      	mov	r1, r7
 800d154:	4620      	mov	r0, r4
 800d156:	f7ff fce2 	bl	800cb1e <I2C_TransferConfig>
 800d15a:	e00b      	b.n	800d174 <HAL_I2C_Master_Receive+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 800d15c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 800d15e:	b292      	uxth	r2, r2
 800d160:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800d162:	2300      	movs	r3, #0
 800d164:	9300      	str	r3, [sp, #0]
 800d166:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800d16a:	b2d2      	uxtb	r2, r2
 800d16c:	4639      	mov	r1, r7
 800d16e:	4620      	mov	r0, r4
 800d170:	f7ff fcd5 	bl	800cb1e <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800d174:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800d176:	b29b      	uxth	r3, r3
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d032      	beq.n	800d1e2 <HAL_I2C_Master_Receive+0x122>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d17c:	462a      	mov	r2, r5
 800d17e:	4631      	mov	r1, r6
 800d180:	4620      	mov	r0, r4
 800d182:	f7ff fe11 	bl	800cda8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800d186:	2800      	cmp	r0, #0
 800d188:	d14f      	bne.n	800d22a <HAL_I2C_Master_Receive+0x16a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800d18a:	6823      	ldr	r3, [r4, #0]
 800d18c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d18e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d190:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800d192:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800d194:	3301      	adds	r3, #1
 800d196:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 800d198:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 800d19a:	3a01      	subs	r2, #1
 800d19c:	b292      	uxth	r2, r2
 800d19e:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 800d1a0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800d1a2:	b29b      	uxth	r3, r3
 800d1a4:	3b01      	subs	r3, #1
 800d1a6:	b29b      	uxth	r3, r3
 800d1a8:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800d1aa:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800d1ac:	b29b      	uxth	r3, r3
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d0e0      	beq.n	800d174 <HAL_I2C_Master_Receive+0xb4>
 800d1b2:	2a00      	cmp	r2, #0
 800d1b4:	d1de      	bne.n	800d174 <HAL_I2C_Master_Receive+0xb4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800d1b6:	9500      	str	r5, [sp, #0]
 800d1b8:	4633      	mov	r3, r6
 800d1ba:	2180      	movs	r1, #128	@ 0x80
 800d1bc:	4620      	mov	r0, r4
 800d1be:	f7ff fd86 	bl	800ccce <I2C_WaitOnFlagUntilTimeout>
 800d1c2:	bba0      	cbnz	r0, 800d22e <HAL_I2C_Master_Receive+0x16e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800d1c4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	2bff      	cmp	r3, #255	@ 0xff
 800d1ca:	d9c7      	bls.n	800d15c <HAL_I2C_Master_Receive+0x9c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800d1cc:	22ff      	movs	r2, #255	@ 0xff
 800d1ce:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	9300      	str	r3, [sp, #0]
 800d1d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d1d8:	4639      	mov	r1, r7
 800d1da:	4620      	mov	r0, r4
 800d1dc:	f7ff fc9f 	bl	800cb1e <I2C_TransferConfig>
 800d1e0:	e7c8      	b.n	800d174 <HAL_I2C_Master_Receive+0xb4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800d1e2:	462a      	mov	r2, r5
 800d1e4:	4631      	mov	r1, r6
 800d1e6:	4620      	mov	r0, r4
 800d1e8:	f7ff fdaf 	bl	800cd4a <I2C_WaitOnSTOPFlagUntilTimeout>
 800d1ec:	bb08      	cbnz	r0, 800d232 <HAL_I2C_Master_Receive+0x172>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d1ee:	6823      	ldr	r3, [r4, #0]
 800d1f0:	2220      	movs	r2, #32
 800d1f2:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800d1f4:	6821      	ldr	r1, [r4, #0]
 800d1f6:	684b      	ldr	r3, [r1, #4]
 800d1f8:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 800d1fc:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 800d200:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 800d204:	f023 0301 	bic.w	r3, r3, #1
 800d208:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800d20a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800d20e:	2300      	movs	r3, #0
 800d210:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 800d214:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 800d218:	e000      	b.n	800d21c <HAL_I2C_Master_Receive+0x15c>
    return HAL_BUSY;
 800d21a:	2002      	movs	r0, #2
}
 800d21c:	b002      	add	sp, #8
 800d21e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 800d222:	2002      	movs	r0, #2
 800d224:	e7fa      	b.n	800d21c <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 800d226:	2001      	movs	r0, #1
 800d228:	e7f8      	b.n	800d21c <HAL_I2C_Master_Receive+0x15c>
        return HAL_ERROR;
 800d22a:	2001      	movs	r0, #1
 800d22c:	e7f6      	b.n	800d21c <HAL_I2C_Master_Receive+0x15c>
          return HAL_ERROR;
 800d22e:	2001      	movs	r0, #1
 800d230:	e7f4      	b.n	800d21c <HAL_I2C_Master_Receive+0x15c>
      return HAL_ERROR;
 800d232:	2001      	movs	r0, #1
 800d234:	e7f2      	b.n	800d21c <HAL_I2C_Master_Receive+0x15c>
 800d236:	bf00      	nop
 800d238:	80002400 	.word	0x80002400

0800d23c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d23c:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d23e:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800d242:	2a20      	cmp	r2, #32
 800d244:	d123      	bne.n	800d28e <HAL_I2CEx_ConfigAnalogFilter+0x52>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d246:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800d24a:	2a01      	cmp	r2, #1
 800d24c:	d021      	beq.n	800d292 <HAL_I2CEx_ConfigAnalogFilter+0x56>
 800d24e:	2201      	movs	r2, #1
 800d250:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d254:	2224      	movs	r2, #36	@ 0x24
 800d256:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d25a:	6800      	ldr	r0, [r0, #0]
 800d25c:	6802      	ldr	r2, [r0, #0]
 800d25e:	f022 0201 	bic.w	r2, r2, #1
 800d262:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800d264:	6818      	ldr	r0, [r3, #0]
 800d266:	6802      	ldr	r2, [r0, #0]
 800d268:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d26c:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800d26e:	6818      	ldr	r0, [r3, #0]
 800d270:	6802      	ldr	r2, [r0, #0]
 800d272:	430a      	orrs	r2, r1
 800d274:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d276:	6819      	ldr	r1, [r3, #0]
 800d278:	680a      	ldr	r2, [r1, #0]
 800d27a:	f042 0201 	orr.w	r2, r2, #1
 800d27e:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d280:	2220      	movs	r2, #32
 800d282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d286:	2000      	movs	r0, #0
 800d288:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800d28c:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800d28e:	2002      	movs	r0, #2
 800d290:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800d292:	2002      	movs	r0, #2
  }
}
 800d294:	4770      	bx	lr

0800d296 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d296:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d298:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800d29c:	2a20      	cmp	r2, #32
 800d29e:	d121      	bne.n	800d2e4 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d2a0:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800d2a4:	2a01      	cmp	r2, #1
 800d2a6:	d01f      	beq.n	800d2e8 <HAL_I2CEx_ConfigDigitalFilter+0x52>
 800d2a8:	2201      	movs	r2, #1
 800d2aa:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d2ae:	2224      	movs	r2, #36	@ 0x24
 800d2b0:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d2b4:	6800      	ldr	r0, [r0, #0]
 800d2b6:	6802      	ldr	r2, [r0, #0]
 800d2b8:	f022 0201 	bic.w	r2, r2, #1
 800d2bc:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800d2be:	6818      	ldr	r0, [r3, #0]
 800d2c0:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800d2c2:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800d2c6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800d2ca:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d2cc:	6819      	ldr	r1, [r3, #0]
 800d2ce:	680a      	ldr	r2, [r1, #0]
 800d2d0:	f042 0201 	orr.w	r2, r2, #1
 800d2d4:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d2d6:	2220      	movs	r2, #32
 800d2d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d2dc:	2000      	movs	r0, #0
 800d2de:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 800d2e2:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 800d2e4:	2002      	movs	r0, #2
 800d2e6:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 800d2e8:	2002      	movs	r0, #2
  }
}
 800d2ea:	4770      	bx	lr

0800d2ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d2ec:	b500      	push	{lr}
 800d2ee:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d2f0:	4b0d      	ldr	r3, [pc, #52]	@ (800d328 <HAL_MspInit+0x3c>)
 800d2f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800d2f4:	f042 0201 	orr.w	r2, r2, #1
 800d2f8:	661a      	str	r2, [r3, #96]	@ 0x60
 800d2fa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800d2fc:	f002 0201 	and.w	r2, r2, #1
 800d300:	9200      	str	r2, [sp, #0]
 800d302:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d304:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d306:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800d30a:	659a      	str	r2, [r3, #88]	@ 0x58
 800d30c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d30e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d312:	9301      	str	r3, [sp, #4]
 800d314:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800d316:	2200      	movs	r2, #0
 800d318:	210f      	movs	r1, #15
 800d31a:	f06f 0001 	mvn.w	r0, #1
 800d31e:	f7ff f8d5 	bl	800c4cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d322:	b003      	add	sp, #12
 800d324:	f85d fb04 	ldr.w	pc, [sp], #4
 800d328:	40021000 	.word	0x40021000

0800d32c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800d32c:	b570      	push	{r4, r5, r6, lr}
 800d32e:	b09e      	sub	sp, #120	@ 0x78
 800d330:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d332:	2100      	movs	r1, #0
 800d334:	9119      	str	r1, [sp, #100]	@ 0x64
 800d336:	911a      	str	r1, [sp, #104]	@ 0x68
 800d338:	911b      	str	r1, [sp, #108]	@ 0x6c
 800d33a:	911c      	str	r1, [sp, #112]	@ 0x70
 800d33c:	911d      	str	r1, [sp, #116]	@ 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d33e:	2254      	movs	r2, #84	@ 0x54
 800d340:	a804      	add	r0, sp, #16
 800d342:	f002 fab2 	bl	800f8aa <memset>
  if(hadc->Instance==ADC1)
 800d346:	6822      	ldr	r2, [r4, #0]
 800d348:	4b27      	ldr	r3, [pc, #156]	@ (800d3e8 <HAL_ADC_MspInit+0xbc>)
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d001      	beq.n	800d352 <HAL_ADC_MspInit+0x26>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800d34e:	b01e      	add	sp, #120	@ 0x78
 800d350:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800d352:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800d356:	9304      	str	r3, [sp, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800d358:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800d35c:	9316      	str	r3, [sp, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800d35e:	2302      	movs	r3, #2
 800d360:	9305      	str	r3, [sp, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 800d362:	9306      	str	r3, [sp, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800d364:	2208      	movs	r2, #8
 800d366:	9207      	str	r2, [sp, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800d368:	2207      	movs	r2, #7
 800d36a:	9208      	str	r2, [sp, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800d36c:	9309      	str	r3, [sp, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800d36e:	930a      	str	r3, [sp, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800d370:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800d374:	930b      	str	r3, [sp, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d376:	a804      	add	r0, sp, #16
 800d378:	f000 ff16 	bl	800e1a8 <HAL_RCCEx_PeriphCLKConfig>
 800d37c:	2800      	cmp	r0, #0
 800d37e:	d130      	bne.n	800d3e2 <HAL_ADC_MspInit+0xb6>
    __HAL_RCC_ADC_CLK_ENABLE();
 800d380:	4b1a      	ldr	r3, [pc, #104]	@ (800d3ec <HAL_ADC_MspInit+0xc0>)
 800d382:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d384:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800d388:	64da      	str	r2, [r3, #76]	@ 0x4c
 800d38a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d38c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800d390:	9201      	str	r2, [sp, #4]
 800d392:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d394:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d396:	f042 0201 	orr.w	r2, r2, #1
 800d39a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800d39c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d39e:	f002 0201 	and.w	r2, r2, #1
 800d3a2:	9202      	str	r2, [sp, #8]
 800d3a4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d3a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d3a8:	f042 0202 	orr.w	r2, r2, #2
 800d3ac:	64da      	str	r2, [r3, #76]	@ 0x4c
 800d3ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3b0:	f003 0302 	and.w	r3, r3, #2
 800d3b4:	9303      	str	r3, [sp, #12]
 800d3b6:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = ADC1_Pin|ADC2_Pin|ADC4_Pin|ADC5_Pin
 800d3b8:	237b      	movs	r3, #123	@ 0x7b
 800d3ba:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800d3bc:	260b      	movs	r6, #11
 800d3be:	961a      	str	r6, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3c0:	2500      	movs	r5, #0
 800d3c2:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d3c4:	ac19      	add	r4, sp, #100	@ 0x64
 800d3c6:	4621      	mov	r1, r4
 800d3c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d3cc:	f7ff fab0 	bl	800c930 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC7_Pin;
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800d3d4:	961a      	str	r6, [sp, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3d6:	951b      	str	r5, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(ADC7_GPIO_Port, &GPIO_InitStruct);
 800d3d8:	4621      	mov	r1, r4
 800d3da:	4805      	ldr	r0, [pc, #20]	@ (800d3f0 <HAL_ADC_MspInit+0xc4>)
 800d3dc:	f7ff faa8 	bl	800c930 <HAL_GPIO_Init>
}
 800d3e0:	e7b5      	b.n	800d34e <HAL_ADC_MspInit+0x22>
      Error_Handler();
 800d3e2:	f7fc fe3b 	bl	800a05c <Error_Handler>
 800d3e6:	e7cb      	b.n	800d380 <HAL_ADC_MspInit+0x54>
 800d3e8:	50040000 	.word	0x50040000
 800d3ec:	40021000 	.word	0x40021000
 800d3f0:	48000400 	.word	0x48000400

0800d3f4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800d3f4:	b500      	push	{lr}
 800d3f6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	9303      	str	r3, [sp, #12]
 800d3fc:	9304      	str	r3, [sp, #16]
 800d3fe:	9305      	str	r3, [sp, #20]
 800d400:	9306      	str	r3, [sp, #24]
 800d402:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN1)
 800d404:	6802      	ldr	r2, [r0, #0]
 800d406:	4b24      	ldr	r3, [pc, #144]	@ (800d498 <HAL_CAN_MspInit+0xa4>)
 800d408:	429a      	cmp	r2, r3
 800d40a:	d002      	beq.n	800d412 <HAL_CAN_MspInit+0x1e>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800d40c:	b009      	add	sp, #36	@ 0x24
 800d40e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 800d412:	f503 33d6 	add.w	r3, r3, #109568	@ 0x1ac00
 800d416:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d418:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 800d41c:	659a      	str	r2, [r3, #88]	@ 0x58
 800d41e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800d420:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 800d424:	9201      	str	r2, [sp, #4]
 800d426:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d428:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d42a:	f042 0201 	orr.w	r2, r2, #1
 800d42e:	64da      	str	r2, [r3, #76]	@ 0x4c
 800d430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d432:	f003 0301 	and.w	r3, r3, #1
 800d436:	9302      	str	r3, [sp, #8]
 800d438:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d43a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800d43e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d440:	2302      	movs	r3, #2
 800d442:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d444:	2303      	movs	r3, #3
 800d446:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800d448:	2309      	movs	r3, #9
 800d44a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d44c:	a903      	add	r1, sp, #12
 800d44e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d452:	f7ff fa6d 	bl	800c930 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800d456:	2200      	movs	r2, #0
 800d458:	2105      	movs	r1, #5
 800d45a:	2014      	movs	r0, #20
 800d45c:	f7ff f836 	bl	800c4cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800d460:	2014      	movs	r0, #20
 800d462:	f7ff f843 	bl	800c4ec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800d466:	2200      	movs	r2, #0
 800d468:	2105      	movs	r1, #5
 800d46a:	2015      	movs	r0, #21
 800d46c:	f7ff f82e 	bl	800c4cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800d470:	2015      	movs	r0, #21
 800d472:	f7ff f83b 	bl	800c4ec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 6, 0);
 800d476:	2200      	movs	r2, #0
 800d478:	2106      	movs	r1, #6
 800d47a:	2013      	movs	r0, #19
 800d47c:	f7ff f826 	bl	800c4cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800d480:	2013      	movs	r0, #19
 800d482:	f7ff f833 	bl	800c4ec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 6, 0);
 800d486:	2200      	movs	r2, #0
 800d488:	2106      	movs	r1, #6
 800d48a:	2016      	movs	r0, #22
 800d48c:	f7ff f81e 	bl	800c4cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800d490:	2016      	movs	r0, #22
 800d492:	f7ff f82b 	bl	800c4ec <HAL_NVIC_EnableIRQ>
}
 800d496:	e7b9      	b.n	800d40c <HAL_CAN_MspInit+0x18>
 800d498:	40006400 	.word	0x40006400

0800d49c <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 800d49c:	6802      	ldr	r2, [r0, #0]
 800d49e:	4b09      	ldr	r3, [pc, #36]	@ (800d4c4 <HAL_CRC_MspInit+0x28>)
 800d4a0:	429a      	cmp	r2, r3
 800d4a2:	d000      	beq.n	800d4a6 <HAL_CRC_MspInit+0xa>
 800d4a4:	4770      	bx	lr
{
 800d4a6:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800d4a8:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 800d4ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d4ae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d4b2:	649a      	str	r2, [r3, #72]	@ 0x48
 800d4b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d4b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d4ba:	9301      	str	r3, [sp, #4]
 800d4bc:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 800d4be:	b002      	add	sp, #8
 800d4c0:	4770      	bx	lr
 800d4c2:	bf00      	nop
 800d4c4:	40023000 	.word	0x40023000

0800d4c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800d4c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d4cc:	b0a1      	sub	sp, #132	@ 0x84
 800d4ce:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d4d0:	2100      	movs	r1, #0
 800d4d2:	911b      	str	r1, [sp, #108]	@ 0x6c
 800d4d4:	911c      	str	r1, [sp, #112]	@ 0x70
 800d4d6:	911d      	str	r1, [sp, #116]	@ 0x74
 800d4d8:	911e      	str	r1, [sp, #120]	@ 0x78
 800d4da:	911f      	str	r1, [sp, #124]	@ 0x7c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d4dc:	2254      	movs	r2, #84	@ 0x54
 800d4de:	a806      	add	r0, sp, #24
 800d4e0:	f002 f9e3 	bl	800f8aa <memset>
  if(hi2c->Instance==I2C1)
 800d4e4:	6823      	ldr	r3, [r4, #0]
 800d4e6:	4a42      	ldr	r2, [pc, #264]	@ (800d5f0 <HAL_I2C_MspInit+0x128>)
 800d4e8:	4293      	cmp	r3, r2
 800d4ea:	d005      	beq.n	800d4f8 <HAL_I2C_MspInit+0x30>
    __HAL_RCC_I2C1_CLK_ENABLE();
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C3)
 800d4ec:	4a41      	ldr	r2, [pc, #260]	@ (800d5f4 <HAL_I2C_MspInit+0x12c>)
 800d4ee:	4293      	cmp	r3, r2
 800d4f0:	d032      	beq.n	800d558 <HAL_I2C_MspInit+0x90>
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800d4f2:	b021      	add	sp, #132	@ 0x84
 800d4f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800d4f8:	2340      	movs	r3, #64	@ 0x40
 800d4fa:	9306      	str	r3, [sp, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800d4fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d500:	9311      	str	r3, [sp, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d502:	a806      	add	r0, sp, #24
 800d504:	f000 fe50 	bl	800e1a8 <HAL_RCCEx_PeriphCLKConfig>
 800d508:	bb18      	cbnz	r0, 800d552 <HAL_I2C_MspInit+0x8a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d50a:	4c3b      	ldr	r4, [pc, #236]	@ (800d5f8 <HAL_I2C_MspInit+0x130>)
 800d50c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800d50e:	f043 0301 	orr.w	r3, r3, #1
 800d512:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800d514:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800d516:	f003 0301 	and.w	r3, r3, #1
 800d51a:	9301      	str	r3, [sp, #4]
 800d51c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800d51e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800d522:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d524:	2312      	movs	r3, #18
 800d526:	931c      	str	r3, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d528:	2301      	movs	r3, #1
 800d52a:	931d      	str	r3, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d52c:	2303      	movs	r3, #3
 800d52e:	931e      	str	r3, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800d530:	2304      	movs	r3, #4
 800d532:	931f      	str	r3, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d534:	a91b      	add	r1, sp, #108	@ 0x6c
 800d536:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d53a:	f7ff f9f9 	bl	800c930 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800d53e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d540:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d544:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d546:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d548:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d54c:	9302      	str	r3, [sp, #8]
 800d54e:	9b02      	ldr	r3, [sp, #8]
 800d550:	e7cf      	b.n	800d4f2 <HAL_I2C_MspInit+0x2a>
      Error_Handler();
 800d552:	f7fc fd83 	bl	800a05c <Error_Handler>
 800d556:	e7d8      	b.n	800d50a <HAL_I2C_MspInit+0x42>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800d558:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d55c:	9306      	str	r3, [sp, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_HSI;
 800d55e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800d562:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d564:	a806      	add	r0, sp, #24
 800d566:	f000 fe1f 	bl	800e1a8 <HAL_RCCEx_PeriphCLKConfig>
 800d56a:	2800      	cmp	r0, #0
 800d56c:	d13c      	bne.n	800d5e8 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d56e:	4c22      	ldr	r4, [pc, #136]	@ (800d5f8 <HAL_I2C_MspInit+0x130>)
 800d570:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800d572:	f043 0301 	orr.w	r3, r3, #1
 800d576:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800d578:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800d57a:	f003 0301 	and.w	r3, r3, #1
 800d57e:	9303      	str	r3, [sp, #12]
 800d580:	9b03      	ldr	r3, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d582:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800d584:	f043 0302 	orr.w	r3, r3, #2
 800d588:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800d58a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800d58c:	f003 0302 	and.w	r3, r3, #2
 800d590:	9304      	str	r3, [sp, #16]
 800d592:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800d594:	2380      	movs	r3, #128	@ 0x80
 800d596:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d598:	f04f 0912 	mov.w	r9, #18
 800d59c:	f8cd 9070 	str.w	r9, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d5a0:	f04f 0801 	mov.w	r8, #1
 800d5a4:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d5a8:	2703      	movs	r7, #3
 800d5aa:	971e      	str	r7, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800d5ac:	2604      	movs	r6, #4
 800d5ae:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d5b0:	ad1b      	add	r5, sp, #108	@ 0x6c
 800d5b2:	4629      	mov	r1, r5
 800d5b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d5b8:	f7ff f9ba 	bl	800c930 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800d5bc:	2310      	movs	r3, #16
 800d5be:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800d5c0:	f8cd 9070 	str.w	r9, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d5c4:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d5c8:	971e      	str	r7, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800d5ca:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d5cc:	4629      	mov	r1, r5
 800d5ce:	480b      	ldr	r0, [pc, #44]	@ (800d5fc <HAL_I2C_MspInit+0x134>)
 800d5d0:	f7ff f9ae 	bl	800c930 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800d5d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d5d6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d5da:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d5dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d5de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d5e2:	9305      	str	r3, [sp, #20]
 800d5e4:	9b05      	ldr	r3, [sp, #20]
}
 800d5e6:	e784      	b.n	800d4f2 <HAL_I2C_MspInit+0x2a>
      Error_Handler();
 800d5e8:	f7fc fd38 	bl	800a05c <Error_Handler>
 800d5ec:	e7bf      	b.n	800d56e <HAL_I2C_MspInit+0xa6>
 800d5ee:	bf00      	nop
 800d5f0:	40005400 	.word	0x40005400
 800d5f4:	40005c00 	.word	0x40005c00
 800d5f8:	40021000 	.word	0x40021000
 800d5fc:	48000400 	.word	0x48000400

0800d600 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800d600:	4b02      	ldr	r3, [pc, #8]	@ (800d60c <HAL_PWREx_GetVoltageRange+0xc>)
 800d602:	6818      	ldr	r0, [r3, #0]
#endif
}
 800d604:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 800d608:	4770      	bx	lr
 800d60a:	bf00      	nop
 800d60c:	40007000 	.word	0x40007000

0800d610 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d610:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800d614:	d00f      	beq.n	800d636 <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800d616:	4b1f      	ldr	r3, [pc, #124]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d61e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d622:	d034      	beq.n	800d68e <HAL_PWREx_ControlVoltageScaling+0x7e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d624:	4a1b      	ldr	r2, [pc, #108]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800d626:	6813      	ldr	r3, [r2, #0]
 800d628:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d62c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d630:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800d632:	2000      	movs	r0, #0
 800d634:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800d636:	4b17      	ldr	r3, [pc, #92]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d63e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d642:	d020      	beq.n	800d686 <HAL_PWREx_ControlVoltageScaling+0x76>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d644:	4a13      	ldr	r2, [pc, #76]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800d646:	6813      	ldr	r3, [r2, #0]
 800d648:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d64c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d650:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d652:	4b11      	ldr	r3, [pc, #68]	@ (800d698 <HAL_PWREx_ControlVoltageScaling+0x88>)
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	2232      	movs	r2, #50	@ 0x32
 800d658:	fb02 f303 	mul.w	r3, r2, r3
 800d65c:	4a0f      	ldr	r2, [pc, #60]	@ (800d69c <HAL_PWREx_ControlVoltageScaling+0x8c>)
 800d65e:	fba2 2303 	umull	r2, r3, r2, r3
 800d662:	0c9b      	lsrs	r3, r3, #18
 800d664:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d666:	e000      	b.n	800d66a <HAL_PWREx_ControlVoltageScaling+0x5a>
        wait_loop_index--;
 800d668:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d66a:	4a0a      	ldr	r2, [pc, #40]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800d66c:	6952      	ldr	r2, [r2, #20]
 800d66e:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800d672:	d001      	beq.n	800d678 <HAL_PWREx_ControlVoltageScaling+0x68>
 800d674:	2b00      	cmp	r3, #0
 800d676:	d1f7      	bne.n	800d668 <HAL_PWREx_ControlVoltageScaling+0x58>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d678:	4b06      	ldr	r3, [pc, #24]	@ (800d694 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800d67a:	695b      	ldr	r3, [r3, #20]
 800d67c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800d680:	d103      	bne.n	800d68a <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 800d682:	2000      	movs	r0, #0
 800d684:	4770      	bx	lr
 800d686:	2000      	movs	r0, #0
 800d688:	4770      	bx	lr
        return HAL_TIMEOUT;
 800d68a:	2003      	movs	r0, #3
 800d68c:	4770      	bx	lr
  return HAL_OK;
 800d68e:	2000      	movs	r0, #0
}
 800d690:	4770      	bx	lr
 800d692:	bf00      	nop
 800d694:	40007000 	.word	0x40007000
 800d698:	2000002c 	.word	0x2000002c
 800d69c:	431bde83 	.word	0x431bde83

0800d6a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800d6a0:	b530      	push	{r4, r5, lr}
 800d6a2:	b083      	sub	sp, #12
 800d6a4:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800d6a6:	4b20      	ldr	r3, [pc, #128]	@ (800d728 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 800d6a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d6aa:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800d6ae:	d00b      	beq.n	800d6c8 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800d6b0:	f7ff ffa6 	bl	800d600 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d6b4:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800d6b8:	d017      	beq.n	800d6ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800d6ba:	2c80      	cmp	r4, #128	@ 0x80
 800d6bc:	d81f      	bhi.n	800d6fe <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800d6be:	d02d      	beq.n	800d71c <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 800d6c0:	2c70      	cmp	r4, #112	@ 0x70
 800d6c2:	d02d      	beq.n	800d720 <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800d6c4:	2100      	movs	r1, #0
 800d6c6:	e01b      	b.n	800d700 <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 800d6c8:	4d17      	ldr	r5, [pc, #92]	@ (800d728 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 800d6ca:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800d6cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d6d0:	65ab      	str	r3, [r5, #88]	@ 0x58
 800d6d2:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800d6d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d6d8:	9301      	str	r3, [sp, #4]
 800d6da:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800d6dc:	f7ff ff90 	bl	800d600 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800d6e0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800d6e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d6e6:	65ab      	str	r3, [r5, #88]	@ 0x58
 800d6e8:	e7e4      	b.n	800d6b4 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 800d6ea:	2c80      	cmp	r4, #128	@ 0x80
 800d6ec:	d903      	bls.n	800d6f6 <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 800d6ee:	2ca0      	cmp	r4, #160	@ 0xa0
 800d6f0:	d903      	bls.n	800d6fa <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 800d6f2:	2102      	movs	r1, #2
 800d6f4:	e004      	b.n	800d700 <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800d6f6:	2100      	movs	r1, #0
 800d6f8:	e002      	b.n	800d700 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 800d6fa:	2101      	movs	r1, #1
 800d6fc:	e000      	b.n	800d700 <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 800d6fe:	2103      	movs	r1, #3
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800d700:	4a0a      	ldr	r2, [pc, #40]	@ (800d72c <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 800d702:	6813      	ldr	r3, [r2, #0]
 800d704:	f023 0307 	bic.w	r3, r3, #7
 800d708:	430b      	orrs	r3, r1
 800d70a:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800d70c:	6813      	ldr	r3, [r2, #0]
 800d70e:	f003 0307 	and.w	r3, r3, #7
 800d712:	428b      	cmp	r3, r1
 800d714:	d106      	bne.n	800d724 <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800d716:	2000      	movs	r0, #0
}
 800d718:	b003      	add	sp, #12
 800d71a:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 800d71c:	2102      	movs	r1, #2
 800d71e:	e7ef      	b.n	800d700 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 800d720:	2101      	movs	r1, #1
 800d722:	e7ed      	b.n	800d700 <RCC_SetFlashLatencyFromMSIRange+0x60>
    return HAL_ERROR;
 800d724:	2001      	movs	r0, #1
 800d726:	e7f7      	b.n	800d718 <RCC_SetFlashLatencyFromMSIRange+0x78>
 800d728:	40021000 	.word	0x40021000
 800d72c:	40022000 	.word	0x40022000

0800d730 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d730:	4a25      	ldr	r2, [pc, #148]	@ (800d7c8 <HAL_RCC_GetSysClockFreq+0x98>)
 800d732:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d734:	68d2      	ldr	r2, [r2, #12]
 800d736:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d73a:	f013 030c 	ands.w	r3, r3, #12
 800d73e:	d009      	beq.n	800d754 <HAL_RCC_GetSysClockFreq+0x24>
 800d740:	2b0c      	cmp	r3, #12
 800d742:	d005      	beq.n	800d750 <HAL_RCC_GetSysClockFreq+0x20>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800d744:	2b04      	cmp	r3, #4
 800d746:	d03b      	beq.n	800d7c0 <HAL_RCC_GetSysClockFreq+0x90>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800d748:	2b08      	cmp	r3, #8
 800d74a:	d03b      	beq.n	800d7c4 <HAL_RCC_GetSysClockFreq+0x94>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800d74c:	2000      	movs	r0, #0
 800d74e:	e00f      	b.n	800d770 <HAL_RCC_GetSysClockFreq+0x40>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800d750:	2a01      	cmp	r2, #1
 800d752:	d1f7      	bne.n	800d744 <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800d754:	4a1c      	ldr	r2, [pc, #112]	@ (800d7c8 <HAL_RCC_GetSysClockFreq+0x98>)
 800d756:	6812      	ldr	r2, [r2, #0]
 800d758:	f012 0f08 	tst.w	r2, #8
 800d75c:	d10c      	bne.n	800d778 <HAL_RCC_GetSysClockFreq+0x48>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800d75e:	4a1a      	ldr	r2, [pc, #104]	@ (800d7c8 <HAL_RCC_GetSysClockFreq+0x98>)
 800d760:	f8d2 2094 	ldr.w	r2, [r2, #148]	@ 0x94
 800d764:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 800d768:	4918      	ldr	r1, [pc, #96]	@ (800d7cc <HAL_RCC_GetSysClockFreq+0x9c>)
 800d76a:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d76e:	b113      	cbz	r3, 800d776 <HAL_RCC_GetSysClockFreq+0x46>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800d770:	2b0c      	cmp	r3, #12
 800d772:	d006      	beq.n	800d782 <HAL_RCC_GetSysClockFreq+0x52>
 800d774:	2000      	movs	r0, #0
}
 800d776:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800d778:	4a13      	ldr	r2, [pc, #76]	@ (800d7c8 <HAL_RCC_GetSysClockFreq+0x98>)
 800d77a:	6812      	ldr	r2, [r2, #0]
 800d77c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800d780:	e7f2      	b.n	800d768 <HAL_RCC_GetSysClockFreq+0x38>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d782:	4b11      	ldr	r3, [pc, #68]	@ (800d7c8 <HAL_RCC_GetSysClockFreq+0x98>)
 800d784:	68db      	ldr	r3, [r3, #12]
 800d786:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800d78a:	2b02      	cmp	r3, #2
 800d78c:	d016      	beq.n	800d7bc <HAL_RCC_GetSysClockFreq+0x8c>
 800d78e:	2b03      	cmp	r3, #3
 800d790:	d100      	bne.n	800d794 <HAL_RCC_GetSysClockFreq+0x64>
      pllvco = HSE_VALUE;
 800d792:	480f      	ldr	r0, [pc, #60]	@ (800d7d0 <HAL_RCC_GetSysClockFreq+0xa0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d794:	490c      	ldr	r1, [pc, #48]	@ (800d7c8 <HAL_RCC_GetSysClockFreq+0x98>)
 800d796:	68ca      	ldr	r2, [r1, #12]
 800d798:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800d79c:	3201      	adds	r2, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800d79e:	68cb      	ldr	r3, [r1, #12]
 800d7a0:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800d7a4:	fb00 f303 	mul.w	r3, r0, r3
 800d7a8:	fbb3 f3f2 	udiv	r3, r3, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d7ac:	68c8      	ldr	r0, [r1, #12]
 800d7ae:	f3c0 6041 	ubfx	r0, r0, #25, #2
 800d7b2:	3001      	adds	r0, #1
 800d7b4:	0040      	lsls	r0, r0, #1
    sysclockfreq = pllvco / pllr;
 800d7b6:	fbb3 f0f0 	udiv	r0, r3, r0
 800d7ba:	4770      	bx	lr
    switch (pllsource)
 800d7bc:	4805      	ldr	r0, [pc, #20]	@ (800d7d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800d7be:	e7e9      	b.n	800d794 <HAL_RCC_GetSysClockFreq+0x64>
    sysclockfreq = HSI_VALUE;
 800d7c0:	4804      	ldr	r0, [pc, #16]	@ (800d7d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800d7c2:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800d7c4:	4802      	ldr	r0, [pc, #8]	@ (800d7d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800d7c6:	4770      	bx	lr
 800d7c8:	40021000 	.word	0x40021000
 800d7cc:	0800fda0 	.word	0x0800fda0
 800d7d0:	007a1200 	.word	0x007a1200
 800d7d4:	00f42400 	.word	0x00f42400

0800d7d8 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 800d7d8:	2800      	cmp	r0, #0
 800d7da:	f000 831c 	beq.w	800de16 <HAL_RCC_OscConfig+0x63e>
{
 800d7de:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7e0:	b083      	sub	sp, #12
 800d7e2:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d7e4:	4b96      	ldr	r3, [pc, #600]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d7e6:	689d      	ldr	r5, [r3, #8]
 800d7e8:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d7ec:	68de      	ldr	r6, [r3, #12]
 800d7ee:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800d7f2:	6803      	ldr	r3, [r0, #0]
 800d7f4:	f013 0f10 	tst.w	r3, #16
 800d7f8:	d05a      	beq.n	800d8b0 <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d7fa:	b1e5      	cbz	r5, 800d836 <HAL_RCC_OscConfig+0x5e>
 800d7fc:	2d0c      	cmp	r5, #12
 800d7fe:	d018      	beq.n	800d832 <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800d800:	69a3      	ldr	r3, [r4, #24]
 800d802:	2b00      	cmp	r3, #0
 800d804:	f000 80bb 	beq.w	800d97e <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 800d808:	4a8d      	ldr	r2, [pc, #564]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d80a:	6813      	ldr	r3, [r2, #0]
 800d80c:	f043 0301 	orr.w	r3, r3, #1
 800d810:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800d812:	f7fd fcc7 	bl	800b1a4 <HAL_GetTick>
 800d816:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800d818:	4b89      	ldr	r3, [pc, #548]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	f013 0f02 	tst.w	r3, #2
 800d820:	f040 809a 	bne.w	800d958 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800d824:	f7fd fcbe 	bl	800b1a4 <HAL_GetTick>
 800d828:	1bc0      	subs	r0, r0, r7
 800d82a:	2802      	cmp	r0, #2
 800d82c:	d9f4      	bls.n	800d818 <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 800d82e:	2003      	movs	r0, #3
 800d830:	e2fc      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800d832:	2e01      	cmp	r6, #1
 800d834:	d1e4      	bne.n	800d800 <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800d836:	4b82      	ldr	r3, [pc, #520]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d838:	681b      	ldr	r3, [r3, #0]
 800d83a:	f013 0f02 	tst.w	r3, #2
 800d83e:	d003      	beq.n	800d848 <HAL_RCC_OscConfig+0x70>
 800d840:	69a3      	ldr	r3, [r4, #24]
 800d842:	2b00      	cmp	r3, #0
 800d844:	f000 82e9 	beq.w	800de1a <HAL_RCC_OscConfig+0x642>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800d848:	6a20      	ldr	r0, [r4, #32]
 800d84a:	4b7d      	ldr	r3, [pc, #500]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	f013 0f08 	tst.w	r3, #8
 800d852:	d05b      	beq.n	800d90c <HAL_RCC_OscConfig+0x134>
 800d854:	4b7a      	ldr	r3, [pc, #488]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d85c:	4298      	cmp	r0, r3
 800d85e:	d85c      	bhi.n	800d91a <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800d860:	4b77      	ldr	r3, [pc, #476]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d862:	681a      	ldr	r2, [r3, #0]
 800d864:	f042 0208 	orr.w	r2, r2, #8
 800d868:	601a      	str	r2, [r3, #0]
 800d86a:	681a      	ldr	r2, [r3, #0]
 800d86c:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800d870:	6a21      	ldr	r1, [r4, #32]
 800d872:	430a      	orrs	r2, r1
 800d874:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800d876:	685a      	ldr	r2, [r3, #4]
 800d878:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800d87c:	69e1      	ldr	r1, [r4, #28]
 800d87e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800d882:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d884:	2d00      	cmp	r5, #0
 800d886:	d060      	beq.n	800d94a <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d888:	f7ff ff52 	bl	800d730 <HAL_RCC_GetSysClockFreq>
 800d88c:	4b6c      	ldr	r3, [pc, #432]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d88e:	689b      	ldr	r3, [r3, #8]
 800d890:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800d894:	4a6b      	ldr	r2, [pc, #428]	@ (800da44 <HAL_RCC_OscConfig+0x26c>)
 800d896:	5cd3      	ldrb	r3, [r2, r3]
 800d898:	f003 031f 	and.w	r3, r3, #31
 800d89c:	40d8      	lsrs	r0, r3
 800d89e:	4b6a      	ldr	r3, [pc, #424]	@ (800da48 <HAL_RCC_OscConfig+0x270>)
 800d8a0:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 800d8a2:	4b6a      	ldr	r3, [pc, #424]	@ (800da4c <HAL_RCC_OscConfig+0x274>)
 800d8a4:	6818      	ldr	r0, [r3, #0]
 800d8a6:	f000 ff61 	bl	800e76c <HAL_InitTick>
        if(status != HAL_OK)
 800d8aa:	2800      	cmp	r0, #0
 800d8ac:	f040 82be 	bne.w	800de2c <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d8b0:	6823      	ldr	r3, [r4, #0]
 800d8b2:	f013 0f01 	tst.w	r3, #1
 800d8b6:	f000 8081 	beq.w	800d9bc <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800d8ba:	2d08      	cmp	r5, #8
 800d8bc:	d075      	beq.n	800d9aa <HAL_RCC_OscConfig+0x1d2>
 800d8be:	2d0c      	cmp	r5, #12
 800d8c0:	d071      	beq.n	800d9a6 <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d8c2:	6863      	ldr	r3, [r4, #4]
 800d8c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8c8:	f000 8097 	beq.w	800d9fa <HAL_RCC_OscConfig+0x222>
 800d8cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d8d0:	f000 8099 	beq.w	800da06 <HAL_RCC_OscConfig+0x22e>
 800d8d4:	4b5a      	ldr	r3, [pc, #360]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d8d6:	681a      	ldr	r2, [r3, #0]
 800d8d8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800d8dc:	601a      	str	r2, [r3, #0]
 800d8de:	681a      	ldr	r2, [r3, #0]
 800d8e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800d8e4:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d8e6:	6863      	ldr	r3, [r4, #4]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	f000 8099 	beq.w	800da20 <HAL_RCC_OscConfig+0x248>
        tickstart = HAL_GetTick();
 800d8ee:	f7fd fc59 	bl	800b1a4 <HAL_GetTick>
 800d8f2:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d8f4:	4b52      	ldr	r3, [pc, #328]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800d8fc:	d15e      	bne.n	800d9bc <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d8fe:	f7fd fc51 	bl	800b1a4 <HAL_GetTick>
 800d902:	1bc0      	subs	r0, r0, r7
 800d904:	2864      	cmp	r0, #100	@ 0x64
 800d906:	d9f5      	bls.n	800d8f4 <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 800d908:	2003      	movs	r0, #3
 800d90a:	e28f      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800d90c:	4b4c      	ldr	r3, [pc, #304]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d90e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d912:	091b      	lsrs	r3, r3, #4
 800d914:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d918:	e7a0      	b.n	800d85c <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800d91a:	f7ff fec1 	bl	800d6a0 <RCC_SetFlashLatencyFromMSIRange>
 800d91e:	2800      	cmp	r0, #0
 800d920:	f040 827d 	bne.w	800de1e <HAL_RCC_OscConfig+0x646>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800d924:	4b46      	ldr	r3, [pc, #280]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d926:	681a      	ldr	r2, [r3, #0]
 800d928:	f042 0208 	orr.w	r2, r2, #8
 800d92c:	601a      	str	r2, [r3, #0]
 800d92e:	681a      	ldr	r2, [r3, #0]
 800d930:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800d934:	6a21      	ldr	r1, [r4, #32]
 800d936:	430a      	orrs	r2, r1
 800d938:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800d93a:	685a      	ldr	r2, [r3, #4]
 800d93c:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800d940:	69e1      	ldr	r1, [r4, #28]
 800d942:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800d946:	605a      	str	r2, [r3, #4]
 800d948:	e79e      	b.n	800d888 <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800d94a:	6a20      	ldr	r0, [r4, #32]
 800d94c:	f7ff fea8 	bl	800d6a0 <RCC_SetFlashLatencyFromMSIRange>
 800d950:	2800      	cmp	r0, #0
 800d952:	d099      	beq.n	800d888 <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 800d954:	2001      	movs	r0, #1
 800d956:	e269      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800d958:	4b39      	ldr	r3, [pc, #228]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d95a:	681a      	ldr	r2, [r3, #0]
 800d95c:	f042 0208 	orr.w	r2, r2, #8
 800d960:	601a      	str	r2, [r3, #0]
 800d962:	681a      	ldr	r2, [r3, #0]
 800d964:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800d968:	6a21      	ldr	r1, [r4, #32]
 800d96a:	430a      	orrs	r2, r1
 800d96c:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800d96e:	685a      	ldr	r2, [r3, #4]
 800d970:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 800d974:	69e1      	ldr	r1, [r4, #28]
 800d976:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800d97a:	605a      	str	r2, [r3, #4]
 800d97c:	e798      	b.n	800d8b0 <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 800d97e:	4a30      	ldr	r2, [pc, #192]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d980:	6813      	ldr	r3, [r2, #0]
 800d982:	f023 0301 	bic.w	r3, r3, #1
 800d986:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800d988:	f7fd fc0c 	bl	800b1a4 <HAL_GetTick>
 800d98c:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800d98e:	4b2c      	ldr	r3, [pc, #176]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	f013 0f02 	tst.w	r3, #2
 800d996:	d08b      	beq.n	800d8b0 <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800d998:	f7fd fc04 	bl	800b1a4 <HAL_GetTick>
 800d99c:	1bc0      	subs	r0, r0, r7
 800d99e:	2802      	cmp	r0, #2
 800d9a0:	d9f5      	bls.n	800d98e <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 800d9a2:	2003      	movs	r0, #3
 800d9a4:	e242      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800d9a6:	2e03      	cmp	r6, #3
 800d9a8:	d18b      	bne.n	800d8c2 <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d9aa:	4b25      	ldr	r3, [pc, #148]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800d9b2:	d003      	beq.n	800d9bc <HAL_RCC_OscConfig+0x1e4>
 800d9b4:	6863      	ldr	r3, [r4, #4]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	f000 8233 	beq.w	800de22 <HAL_RCC_OscConfig+0x64a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d9bc:	6823      	ldr	r3, [r4, #0]
 800d9be:	f013 0f02 	tst.w	r3, #2
 800d9c2:	d058      	beq.n	800da76 <HAL_RCC_OscConfig+0x29e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800d9c4:	2d04      	cmp	r5, #4
 800d9c6:	d045      	beq.n	800da54 <HAL_RCC_OscConfig+0x27c>
 800d9c8:	2d0c      	cmp	r5, #12
 800d9ca:	d041      	beq.n	800da50 <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d9cc:	68e3      	ldr	r3, [r4, #12]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d077      	beq.n	800dac2 <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_ENABLE();
 800d9d2:	4a1b      	ldr	r2, [pc, #108]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d9d4:	6813      	ldr	r3, [r2, #0]
 800d9d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d9da:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800d9dc:	f7fd fbe2 	bl	800b1a4 <HAL_GetTick>
 800d9e0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d9e2:	4b17      	ldr	r3, [pc, #92]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800d9ea:	d161      	bne.n	800dab0 <HAL_RCC_OscConfig+0x2d8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d9ec:	f7fd fbda 	bl	800b1a4 <HAL_GetTick>
 800d9f0:	1b80      	subs	r0, r0, r6
 800d9f2:	2802      	cmp	r0, #2
 800d9f4:	d9f5      	bls.n	800d9e2 <HAL_RCC_OscConfig+0x20a>
            return HAL_TIMEOUT;
 800d9f6:	2003      	movs	r0, #3
 800d9f8:	e218      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d9fa:	4a11      	ldr	r2, [pc, #68]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800d9fc:	6813      	ldr	r3, [r2, #0]
 800d9fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800da02:	6013      	str	r3, [r2, #0]
 800da04:	e76f      	b.n	800d8e6 <HAL_RCC_OscConfig+0x10e>
 800da06:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800da0a:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800da0e:	681a      	ldr	r2, [r3, #0]
 800da10:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800da14:	601a      	str	r2, [r3, #0]
 800da16:	681a      	ldr	r2, [r3, #0]
 800da18:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800da1c:	601a      	str	r2, [r3, #0]
 800da1e:	e762      	b.n	800d8e6 <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 800da20:	f7fd fbc0 	bl	800b1a4 <HAL_GetTick>
 800da24:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800da26:	4b06      	ldr	r3, [pc, #24]	@ (800da40 <HAL_RCC_OscConfig+0x268>)
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800da2e:	d0c5      	beq.n	800d9bc <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800da30:	f7fd fbb8 	bl	800b1a4 <HAL_GetTick>
 800da34:	1bc0      	subs	r0, r0, r7
 800da36:	2864      	cmp	r0, #100	@ 0x64
 800da38:	d9f5      	bls.n	800da26 <HAL_RCC_OscConfig+0x24e>
            return HAL_TIMEOUT;
 800da3a:	2003      	movs	r0, #3
 800da3c:	e1f6      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
 800da3e:	bf00      	nop
 800da40:	40021000 	.word	0x40021000
 800da44:	0800fdd8 	.word	0x0800fdd8
 800da48:	2000002c 	.word	0x2000002c
 800da4c:	20000008 	.word	0x20000008
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800da50:	2e02      	cmp	r6, #2
 800da52:	d1bb      	bne.n	800d9cc <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800da54:	4ba4      	ldr	r3, [pc, #656]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800da5c:	d003      	beq.n	800da66 <HAL_RCC_OscConfig+0x28e>
 800da5e:	68e3      	ldr	r3, [r4, #12]
 800da60:	2b00      	cmp	r3, #0
 800da62:	f000 81e0 	beq.w	800de26 <HAL_RCC_OscConfig+0x64e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800da66:	4aa0      	ldr	r2, [pc, #640]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800da68:	6853      	ldr	r3, [r2, #4]
 800da6a:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 800da6e:	6921      	ldr	r1, [r4, #16]
 800da70:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800da74:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800da76:	6823      	ldr	r3, [r4, #0]
 800da78:	f013 0f08 	tst.w	r3, #8
 800da7c:	d04c      	beq.n	800db18 <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800da7e:	6963      	ldr	r3, [r4, #20]
 800da80:	b39b      	cbz	r3, 800daea <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 800da82:	4a99      	ldr	r2, [pc, #612]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800da84:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800da88:	f043 0301 	orr.w	r3, r3, #1
 800da8c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800da90:	f7fd fb88 	bl	800b1a4 <HAL_GetTick>
 800da94:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800da96:	4b94      	ldr	r3, [pc, #592]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800da98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800da9c:	f013 0f02 	tst.w	r3, #2
 800daa0:	d13a      	bne.n	800db18 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800daa2:	f7fd fb7f 	bl	800b1a4 <HAL_GetTick>
 800daa6:	1b80      	subs	r0, r0, r6
 800daa8:	2802      	cmp	r0, #2
 800daaa:	d9f4      	bls.n	800da96 <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 800daac:	2003      	movs	r0, #3
 800daae:	e1bd      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dab0:	4a8d      	ldr	r2, [pc, #564]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dab2:	6853      	ldr	r3, [r2, #4]
 800dab4:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 800dab8:	6921      	ldr	r1, [r4, #16]
 800daba:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800dabe:	6053      	str	r3, [r2, #4]
 800dac0:	e7d9      	b.n	800da76 <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_HSI_DISABLE();
 800dac2:	4a89      	ldr	r2, [pc, #548]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dac4:	6813      	ldr	r3, [r2, #0]
 800dac6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800daca:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800dacc:	f7fd fb6a 	bl	800b1a4 <HAL_GetTick>
 800dad0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800dad2:	4b85      	ldr	r3, [pc, #532]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800dada:	d0cc      	beq.n	800da76 <HAL_RCC_OscConfig+0x29e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800dadc:	f7fd fb62 	bl	800b1a4 <HAL_GetTick>
 800dae0:	1b80      	subs	r0, r0, r6
 800dae2:	2802      	cmp	r0, #2
 800dae4:	d9f5      	bls.n	800dad2 <HAL_RCC_OscConfig+0x2fa>
            return HAL_TIMEOUT;
 800dae6:	2003      	movs	r0, #3
 800dae8:	e1a0      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_LSI_DISABLE();
 800daea:	4a7f      	ldr	r2, [pc, #508]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800daec:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800daf0:	f023 0301 	bic.w	r3, r3, #1
 800daf4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800daf8:	f7fd fb54 	bl	800b1a4 <HAL_GetTick>
 800dafc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800dafe:	4b7a      	ldr	r3, [pc, #488]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800db00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800db04:	f013 0f02 	tst.w	r3, #2
 800db08:	d006      	beq.n	800db18 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800db0a:	f7fd fb4b 	bl	800b1a4 <HAL_GetTick>
 800db0e:	1b80      	subs	r0, r0, r6
 800db10:	2802      	cmp	r0, #2
 800db12:	d9f4      	bls.n	800dafe <HAL_RCC_OscConfig+0x326>
          return HAL_TIMEOUT;
 800db14:	2003      	movs	r0, #3
 800db16:	e189      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800db18:	6823      	ldr	r3, [r4, #0]
 800db1a:	f013 0f04 	tst.w	r3, #4
 800db1e:	d07a      	beq.n	800dc16 <HAL_RCC_OscConfig+0x43e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800db20:	4b71      	ldr	r3, [pc, #452]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800db22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db24:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800db28:	d136      	bne.n	800db98 <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 800db2a:	4b6f      	ldr	r3, [pc, #444]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800db2c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800db2e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800db32:	659a      	str	r2, [r3, #88]	@ 0x58
 800db34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800db3a:	9301      	str	r3, [sp, #4]
 800db3c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800db3e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800db40:	4b6a      	ldr	r3, [pc, #424]	@ (800dcec <HAL_RCC_OscConfig+0x514>)
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800db48:	d028      	beq.n	800db9c <HAL_RCC_OscConfig+0x3c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800db4a:	68a3      	ldr	r3, [r4, #8]
 800db4c:	2b01      	cmp	r3, #1
 800db4e:	d039      	beq.n	800dbc4 <HAL_RCC_OscConfig+0x3ec>
 800db50:	2b05      	cmp	r3, #5
 800db52:	d03f      	beq.n	800dbd4 <HAL_RCC_OscConfig+0x3fc>
 800db54:	4b64      	ldr	r3, [pc, #400]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800db56:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800db5a:	f022 0201 	bic.w	r2, r2, #1
 800db5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800db62:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800db66:	f022 0204 	bic.w	r2, r2, #4
 800db6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800db6e:	68a3      	ldr	r3, [r4, #8]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d03d      	beq.n	800dbf0 <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 800db74:	f7fd fb16 	bl	800b1a4 <HAL_GetTick>
 800db78:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800db7a:	4b5b      	ldr	r3, [pc, #364]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800db7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db80:	f013 0f02 	tst.w	r3, #2
 800db84:	d146      	bne.n	800dc14 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800db86:	f7fd fb0d 	bl	800b1a4 <HAL_GetTick>
 800db8a:	1bc0      	subs	r0, r0, r7
 800db8c:	f241 3388 	movw	r3, #5000	@ 0x1388
 800db90:	4298      	cmp	r0, r3
 800db92:	d9f2      	bls.n	800db7a <HAL_RCC_OscConfig+0x3a2>
          return HAL_TIMEOUT;
 800db94:	2003      	movs	r0, #3
 800db96:	e149      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
    FlagStatus       pwrclkchanged = RESET;
 800db98:	2600      	movs	r6, #0
 800db9a:	e7d1      	b.n	800db40 <HAL_RCC_OscConfig+0x368>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800db9c:	4a53      	ldr	r2, [pc, #332]	@ (800dcec <HAL_RCC_OscConfig+0x514>)
 800db9e:	6813      	ldr	r3, [r2, #0]
 800dba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dba4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800dba6:	f7fd fafd 	bl	800b1a4 <HAL_GetTick>
 800dbaa:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800dbac:	4b4f      	ldr	r3, [pc, #316]	@ (800dcec <HAL_RCC_OscConfig+0x514>)
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800dbb4:	d1c9      	bne.n	800db4a <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dbb6:	f7fd faf5 	bl	800b1a4 <HAL_GetTick>
 800dbba:	1bc0      	subs	r0, r0, r7
 800dbbc:	2802      	cmp	r0, #2
 800dbbe:	d9f5      	bls.n	800dbac <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 800dbc0:	2003      	movs	r0, #3
 800dbc2:	e133      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800dbc4:	4a48      	ldr	r2, [pc, #288]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dbc6:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800dbca:	f043 0301 	orr.w	r3, r3, #1
 800dbce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800dbd2:	e7cc      	b.n	800db6e <HAL_RCC_OscConfig+0x396>
 800dbd4:	4b44      	ldr	r3, [pc, #272]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dbd6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800dbda:	f042 0204 	orr.w	r2, r2, #4
 800dbde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800dbe2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800dbe6:	f042 0201 	orr.w	r2, r2, #1
 800dbea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800dbee:	e7be      	b.n	800db6e <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 800dbf0:	f7fd fad8 	bl	800b1a4 <HAL_GetTick>
 800dbf4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800dbf6:	4b3c      	ldr	r3, [pc, #240]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dbf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbfc:	f013 0f02 	tst.w	r3, #2
 800dc00:	d008      	beq.n	800dc14 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dc02:	f7fd facf 	bl	800b1a4 <HAL_GetTick>
 800dc06:	1bc0      	subs	r0, r0, r7
 800dc08:	f241 3388 	movw	r3, #5000	@ 0x1388
 800dc0c:	4298      	cmp	r0, r3
 800dc0e:	d9f2      	bls.n	800dbf6 <HAL_RCC_OscConfig+0x41e>
          return HAL_TIMEOUT;
 800dc10:	2003      	movs	r0, #3
 800dc12:	e10b      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
    if(pwrclkchanged == SET)
 800dc14:	b9e6      	cbnz	r6, 800dc50 <HAL_RCC_OscConfig+0x478>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800dc16:	6823      	ldr	r3, [r4, #0]
 800dc18:	f013 0f20 	tst.w	r3, #32
 800dc1c:	d035      	beq.n	800dc8a <HAL_RCC_OscConfig+0x4b2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800dc1e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800dc20:	b1e3      	cbz	r3, 800dc5c <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_HSI48_ENABLE();
 800dc22:	4a31      	ldr	r2, [pc, #196]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dc24:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 800dc28:	f043 0301 	orr.w	r3, r3, #1
 800dc2c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800dc30:	f7fd fab8 	bl	800b1a4 <HAL_GetTick>
 800dc34:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800dc36:	4b2c      	ldr	r3, [pc, #176]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dc38:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dc3c:	f013 0f02 	tst.w	r3, #2
 800dc40:	d123      	bne.n	800dc8a <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dc42:	f7fd faaf 	bl	800b1a4 <HAL_GetTick>
 800dc46:	1b80      	subs	r0, r0, r6
 800dc48:	2802      	cmp	r0, #2
 800dc4a:	d9f4      	bls.n	800dc36 <HAL_RCC_OscConfig+0x45e>
          return HAL_TIMEOUT;
 800dc4c:	2003      	movs	r0, #3
 800dc4e:	e0ed      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_PWR_CLK_DISABLE();
 800dc50:	4a25      	ldr	r2, [pc, #148]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dc52:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800dc54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dc58:	6593      	str	r3, [r2, #88]	@ 0x58
 800dc5a:	e7dc      	b.n	800dc16 <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_HSI48_DISABLE();
 800dc5c:	4a22      	ldr	r2, [pc, #136]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dc5e:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 800dc62:	f023 0301 	bic.w	r3, r3, #1
 800dc66:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800dc6a:	f7fd fa9b 	bl	800b1a4 <HAL_GetTick>
 800dc6e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800dc70:	4b1d      	ldr	r3, [pc, #116]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dc72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dc76:	f013 0f02 	tst.w	r3, #2
 800dc7a:	d006      	beq.n	800dc8a <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dc7c:	f7fd fa92 	bl	800b1a4 <HAL_GetTick>
 800dc80:	1b80      	subs	r0, r0, r6
 800dc82:	2802      	cmp	r0, #2
 800dc84:	d9f4      	bls.n	800dc70 <HAL_RCC_OscConfig+0x498>
          return HAL_TIMEOUT;
 800dc86:	2003      	movs	r0, #3
 800dc88:	e0d0      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800dc8a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	f000 80cc 	beq.w	800de2a <HAL_RCC_OscConfig+0x652>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800dc92:	2b02      	cmp	r3, #2
 800dc94:	d017      	beq.n	800dcc6 <HAL_RCC_OscConfig+0x4ee>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800dc96:	2d0c      	cmp	r5, #12
 800dc98:	f000 80cc 	beq.w	800de34 <HAL_RCC_OscConfig+0x65c>
        __HAL_RCC_PLL_DISABLE();
 800dc9c:	4a12      	ldr	r2, [pc, #72]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dc9e:	6813      	ldr	r3, [r2, #0]
 800dca0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dca4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800dca6:	f7fd fa7d 	bl	800b1a4 <HAL_GetTick>
 800dcaa:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dcac:	4b0e      	ldr	r3, [pc, #56]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800dcb4:	f000 80a8 	beq.w	800de08 <HAL_RCC_OscConfig+0x630>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dcb8:	f7fd fa74 	bl	800b1a4 <HAL_GetTick>
 800dcbc:	1b00      	subs	r0, r0, r4
 800dcbe:	2802      	cmp	r0, #2
 800dcc0:	d9f4      	bls.n	800dcac <HAL_RCC_OscConfig+0x4d4>
            return HAL_TIMEOUT;
 800dcc2:	2003      	movs	r0, #3
 800dcc4:	e0b2      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
      pll_config = RCC->PLLCFGR;
 800dcc6:	4b08      	ldr	r3, [pc, #32]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dcc8:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800dcca:	f003 0103 	and.w	r1, r3, #3
 800dcce:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800dcd0:	4291      	cmp	r1, r2
 800dcd2:	d00d      	beq.n	800dcf0 <HAL_RCC_OscConfig+0x518>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800dcd4:	2d0c      	cmp	r5, #12
 800dcd6:	f000 80ab 	beq.w	800de30 <HAL_RCC_OscConfig+0x658>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800dcda:	4b03      	ldr	r3, [pc, #12]	@ (800dce8 <HAL_RCC_OscConfig+0x510>)
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 800dce2:	d02f      	beq.n	800dd44 <HAL_RCC_OscConfig+0x56c>
            return HAL_ERROR;
 800dce4:	2001      	movs	r0, #1
 800dce6:	e0a1      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
 800dce8:	40021000 	.word	0x40021000
 800dcec:	40007000 	.word	0x40007000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dcf0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800dcf4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dcf6:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800dcf8:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800dcfc:	d1ea      	bne.n	800dcd4 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800dcfe:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800dd02:	6b61      	ldr	r1, [r4, #52]	@ 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dd04:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 800dd08:	d1e4      	bne.n	800dcd4 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dd0a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800dd0e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800dd10:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800dd14:	d1de      	bne.n	800dcd4 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dd16:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800dd1a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800dd1c:	0852      	lsrs	r2, r2, #1
 800dd1e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dd20:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800dd24:	d1d6      	bne.n	800dcd4 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800dd26:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 800dd2a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800dd2c:	0852      	lsrs	r2, r2, #1
 800dd2e:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dd30:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800dd34:	d1ce      	bne.n	800dcd4 <HAL_RCC_OscConfig+0x4fc>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dd36:	4b40      	ldr	r3, [pc, #256]	@ (800de38 <HAL_RCC_OscConfig+0x660>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800dd3e:	d049      	beq.n	800ddd4 <HAL_RCC_OscConfig+0x5fc>
  return HAL_OK;
 800dd40:	2000      	movs	r0, #0
 800dd42:	e073      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_DISABLE();
 800dd44:	4a3c      	ldr	r2, [pc, #240]	@ (800de38 <HAL_RCC_OscConfig+0x660>)
 800dd46:	6813      	ldr	r3, [r2, #0]
 800dd48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dd4c:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 800dd4e:	f7fd fa29 	bl	800b1a4 <HAL_GetTick>
 800dd52:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dd54:	4b38      	ldr	r3, [pc, #224]	@ (800de38 <HAL_RCC_OscConfig+0x660>)
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800dd5c:	d006      	beq.n	800dd6c <HAL_RCC_OscConfig+0x594>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dd5e:	f7fd fa21 	bl	800b1a4 <HAL_GetTick>
 800dd62:	1b40      	subs	r0, r0, r5
 800dd64:	2802      	cmp	r0, #2
 800dd66:	d9f5      	bls.n	800dd54 <HAL_RCC_OscConfig+0x57c>
                return HAL_TIMEOUT;
 800dd68:	2003      	movs	r0, #3
 800dd6a:	e05f      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800dd6c:	4a32      	ldr	r2, [pc, #200]	@ (800de38 <HAL_RCC_OscConfig+0x660>)
 800dd6e:	68d3      	ldr	r3, [r2, #12]
 800dd70:	4932      	ldr	r1, [pc, #200]	@ (800de3c <HAL_RCC_OscConfig+0x664>)
 800dd72:	4019      	ands	r1, r3
 800dd74:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800dd76:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800dd78:	3801      	subs	r0, #1
 800dd7a:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800dd7e:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800dd80:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800dd84:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800dd86:	0840      	lsrs	r0, r0, #1
 800dd88:	3801      	subs	r0, #1
 800dd8a:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 800dd8e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800dd90:	0840      	lsrs	r0, r0, #1
 800dd92:	3801      	subs	r0, #1
 800dd94:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800dd98:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800dd9a:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 800dd9e:	4319      	orrs	r1, r3
 800dda0:	60d1      	str	r1, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 800dda2:	6813      	ldr	r3, [r2, #0]
 800dda4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dda8:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ddaa:	68d3      	ldr	r3, [r2, #12]
 800ddac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ddb0:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 800ddb2:	f7fd f9f7 	bl	800b1a4 <HAL_GetTick>
 800ddb6:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ddb8:	4b1f      	ldr	r3, [pc, #124]	@ (800de38 <HAL_RCC_OscConfig+0x660>)
 800ddba:	681b      	ldr	r3, [r3, #0]
 800ddbc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800ddc0:	d106      	bne.n	800ddd0 <HAL_RCC_OscConfig+0x5f8>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ddc2:	f7fd f9ef 	bl	800b1a4 <HAL_GetTick>
 800ddc6:	1b00      	subs	r0, r0, r4
 800ddc8:	2802      	cmp	r0, #2
 800ddca:	d9f5      	bls.n	800ddb8 <HAL_RCC_OscConfig+0x5e0>
                return HAL_TIMEOUT;
 800ddcc:	2003      	movs	r0, #3
 800ddce:	e02d      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800ddd0:	2000      	movs	r0, #0
 800ddd2:	e02b      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLL_ENABLE();
 800ddd4:	4b18      	ldr	r3, [pc, #96]	@ (800de38 <HAL_RCC_OscConfig+0x660>)
 800ddd6:	681a      	ldr	r2, [r3, #0]
 800ddd8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800dddc:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ddde:	68da      	ldr	r2, [r3, #12]
 800dde0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800dde4:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 800dde6:	f7fd f9dd 	bl	800b1a4 <HAL_GetTick>
 800ddea:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ddec:	4b12      	ldr	r3, [pc, #72]	@ (800de38 <HAL_RCC_OscConfig+0x660>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800ddf4:	d106      	bne.n	800de04 <HAL_RCC_OscConfig+0x62c>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ddf6:	f7fd f9d5 	bl	800b1a4 <HAL_GetTick>
 800ddfa:	1b03      	subs	r3, r0, r4
 800ddfc:	2b02      	cmp	r3, #2
 800ddfe:	d9f5      	bls.n	800ddec <HAL_RCC_OscConfig+0x614>
              return HAL_TIMEOUT;
 800de00:	2003      	movs	r0, #3
 800de02:	e013      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800de04:	2000      	movs	r0, #0
 800de06:	e011      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800de08:	4a0b      	ldr	r2, [pc, #44]	@ (800de38 <HAL_RCC_OscConfig+0x660>)
 800de0a:	68d1      	ldr	r1, [r2, #12]
 800de0c:	4b0c      	ldr	r3, [pc, #48]	@ (800de40 <HAL_RCC_OscConfig+0x668>)
 800de0e:	400b      	ands	r3, r1
 800de10:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800de12:	2000      	movs	r0, #0
 800de14:	e00a      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
    return HAL_ERROR;
 800de16:	2001      	movs	r0, #1
}
 800de18:	4770      	bx	lr
        return HAL_ERROR;
 800de1a:	2001      	movs	r0, #1
 800de1c:	e006      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
            return HAL_ERROR;
 800de1e:	2001      	movs	r0, #1
 800de20:	e004      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800de22:	2001      	movs	r0, #1
 800de24:	e002      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800de26:	2001      	movs	r0, #1
 800de28:	e000      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800de2a:	2000      	movs	r0, #0
}
 800de2c:	b003      	add	sp, #12
 800de2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 800de30:	2001      	movs	r0, #1
 800de32:	e7fb      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 800de34:	2001      	movs	r0, #1
 800de36:	e7f9      	b.n	800de2c <HAL_RCC_OscConfig+0x654>
 800de38:	40021000 	.word	0x40021000
 800de3c:	019d808c 	.word	0x019d808c
 800de40:	feeefffc 	.word	0xfeeefffc

0800de44 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 800de44:	2800      	cmp	r0, #0
 800de46:	f000 80af 	beq.w	800dfa8 <HAL_RCC_ClockConfig+0x164>
{
 800de4a:	b570      	push	{r4, r5, r6, lr}
 800de4c:	460d      	mov	r5, r1
 800de4e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800de50:	4b59      	ldr	r3, [pc, #356]	@ (800dfb8 <HAL_RCC_ClockConfig+0x174>)
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	f003 0307 	and.w	r3, r3, #7
 800de58:	428b      	cmp	r3, r1
 800de5a:	d20b      	bcs.n	800de74 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800de5c:	4a56      	ldr	r2, [pc, #344]	@ (800dfb8 <HAL_RCC_ClockConfig+0x174>)
 800de5e:	6813      	ldr	r3, [r2, #0]
 800de60:	f023 0307 	bic.w	r3, r3, #7
 800de64:	430b      	orrs	r3, r1
 800de66:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800de68:	6813      	ldr	r3, [r2, #0]
 800de6a:	f003 0307 	and.w	r3, r3, #7
 800de6e:	428b      	cmp	r3, r1
 800de70:	f040 809c 	bne.w	800dfac <HAL_RCC_ClockConfig+0x168>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800de74:	6823      	ldr	r3, [r4, #0]
 800de76:	f013 0f02 	tst.w	r3, #2
 800de7a:	d00c      	beq.n	800de96 <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800de7c:	68a2      	ldr	r2, [r4, #8]
 800de7e:	4b4f      	ldr	r3, [pc, #316]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800de80:	689b      	ldr	r3, [r3, #8]
 800de82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800de86:	429a      	cmp	r2, r3
 800de88:	d905      	bls.n	800de96 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800de8a:	494c      	ldr	r1, [pc, #304]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800de8c:	688b      	ldr	r3, [r1, #8]
 800de8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800de92:	431a      	orrs	r2, r3
 800de94:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800de96:	6823      	ldr	r3, [r4, #0]
 800de98:	f013 0f01 	tst.w	r3, #1
 800de9c:	d039      	beq.n	800df12 <HAL_RCC_ClockConfig+0xce>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800de9e:	6863      	ldr	r3, [r4, #4]
 800dea0:	2b03      	cmp	r3, #3
 800dea2:	d009      	beq.n	800deb8 <HAL_RCC_ClockConfig+0x74>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dea4:	2b02      	cmp	r3, #2
 800dea6:	d026      	beq.n	800def6 <HAL_RCC_ClockConfig+0xb2>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800dea8:	bb63      	cbnz	r3, 800df04 <HAL_RCC_ClockConfig+0xc0>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800deaa:	4a44      	ldr	r2, [pc, #272]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800deac:	6812      	ldr	r2, [r2, #0]
 800deae:	f012 0f02 	tst.w	r2, #2
 800deb2:	d106      	bne.n	800dec2 <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800deb4:	2001      	movs	r0, #1
 800deb6:	e076      	b.n	800dfa6 <HAL_RCC_ClockConfig+0x162>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800deb8:	4a40      	ldr	r2, [pc, #256]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800deba:	6812      	ldr	r2, [r2, #0]
 800debc:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800dec0:	d076      	beq.n	800dfb0 <HAL_RCC_ClockConfig+0x16c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800dec2:	493e      	ldr	r1, [pc, #248]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800dec4:	688a      	ldr	r2, [r1, #8]
 800dec6:	f022 0203 	bic.w	r2, r2, #3
 800deca:	4313      	orrs	r3, r2
 800decc:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800dece:	f7fd f969 	bl	800b1a4 <HAL_GetTick>
 800ded2:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ded4:	4b39      	ldr	r3, [pc, #228]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800ded6:	689b      	ldr	r3, [r3, #8]
 800ded8:	f003 030c 	and.w	r3, r3, #12
 800dedc:	6862      	ldr	r2, [r4, #4]
 800dede:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800dee2:	d016      	beq.n	800df12 <HAL_RCC_ClockConfig+0xce>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dee4:	f7fd f95e 	bl	800b1a4 <HAL_GetTick>
 800dee8:	1b80      	subs	r0, r0, r6
 800deea:	f241 3388 	movw	r3, #5000	@ 0x1388
 800deee:	4298      	cmp	r0, r3
 800def0:	d9f0      	bls.n	800ded4 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 800def2:	2003      	movs	r0, #3
 800def4:	e057      	b.n	800dfa6 <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800def6:	4a31      	ldr	r2, [pc, #196]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800def8:	6812      	ldr	r2, [r2, #0]
 800defa:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800defe:	d1e0      	bne.n	800dec2 <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800df00:	2001      	movs	r0, #1
 800df02:	e050      	b.n	800dfa6 <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800df04:	4a2d      	ldr	r2, [pc, #180]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800df06:	6812      	ldr	r2, [r2, #0]
 800df08:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800df0c:	d1d9      	bne.n	800dec2 <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 800df0e:	2001      	movs	r0, #1
 800df10:	e049      	b.n	800dfa6 <HAL_RCC_ClockConfig+0x162>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800df12:	6823      	ldr	r3, [r4, #0]
 800df14:	f013 0f02 	tst.w	r3, #2
 800df18:	d00c      	beq.n	800df34 <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800df1a:	68a2      	ldr	r2, [r4, #8]
 800df1c:	4b27      	ldr	r3, [pc, #156]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800df1e:	689b      	ldr	r3, [r3, #8]
 800df20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800df24:	429a      	cmp	r2, r3
 800df26:	d205      	bcs.n	800df34 <HAL_RCC_ClockConfig+0xf0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800df28:	4924      	ldr	r1, [pc, #144]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800df2a:	688b      	ldr	r3, [r1, #8]
 800df2c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800df30:	431a      	orrs	r2, r3
 800df32:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800df34:	4b20      	ldr	r3, [pc, #128]	@ (800dfb8 <HAL_RCC_ClockConfig+0x174>)
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	f003 0307 	and.w	r3, r3, #7
 800df3c:	42ab      	cmp	r3, r5
 800df3e:	d90a      	bls.n	800df56 <HAL_RCC_ClockConfig+0x112>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800df40:	4a1d      	ldr	r2, [pc, #116]	@ (800dfb8 <HAL_RCC_ClockConfig+0x174>)
 800df42:	6813      	ldr	r3, [r2, #0]
 800df44:	f023 0307 	bic.w	r3, r3, #7
 800df48:	432b      	orrs	r3, r5
 800df4a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800df4c:	6813      	ldr	r3, [r2, #0]
 800df4e:	f003 0307 	and.w	r3, r3, #7
 800df52:	42ab      	cmp	r3, r5
 800df54:	d12e      	bne.n	800dfb4 <HAL_RCC_ClockConfig+0x170>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800df56:	6823      	ldr	r3, [r4, #0]
 800df58:	f013 0f04 	tst.w	r3, #4
 800df5c:	d006      	beq.n	800df6c <HAL_RCC_ClockConfig+0x128>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800df5e:	4a17      	ldr	r2, [pc, #92]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800df60:	6893      	ldr	r3, [r2, #8]
 800df62:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800df66:	68e1      	ldr	r1, [r4, #12]
 800df68:	430b      	orrs	r3, r1
 800df6a:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800df6c:	6823      	ldr	r3, [r4, #0]
 800df6e:	f013 0f08 	tst.w	r3, #8
 800df72:	d007      	beq.n	800df84 <HAL_RCC_ClockConfig+0x140>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800df74:	4a11      	ldr	r2, [pc, #68]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800df76:	6893      	ldr	r3, [r2, #8]
 800df78:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800df7c:	6921      	ldr	r1, [r4, #16]
 800df7e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800df82:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800df84:	f7ff fbd4 	bl	800d730 <HAL_RCC_GetSysClockFreq>
 800df88:	4b0c      	ldr	r3, [pc, #48]	@ (800dfbc <HAL_RCC_ClockConfig+0x178>)
 800df8a:	689b      	ldr	r3, [r3, #8]
 800df8c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800df90:	4a0b      	ldr	r2, [pc, #44]	@ (800dfc0 <HAL_RCC_ClockConfig+0x17c>)
 800df92:	5cd3      	ldrb	r3, [r2, r3]
 800df94:	f003 031f 	and.w	r3, r3, #31
 800df98:	40d8      	lsrs	r0, r3
 800df9a:	4b0a      	ldr	r3, [pc, #40]	@ (800dfc4 <HAL_RCC_ClockConfig+0x180>)
 800df9c:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 800df9e:	4b0a      	ldr	r3, [pc, #40]	@ (800dfc8 <HAL_RCC_ClockConfig+0x184>)
 800dfa0:	6818      	ldr	r0, [r3, #0]
 800dfa2:	f000 fbe3 	bl	800e76c <HAL_InitTick>
}
 800dfa6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800dfa8:	2001      	movs	r0, #1
}
 800dfaa:	4770      	bx	lr
      return HAL_ERROR;
 800dfac:	2001      	movs	r0, #1
 800dfae:	e7fa      	b.n	800dfa6 <HAL_RCC_ClockConfig+0x162>
        return HAL_ERROR;
 800dfb0:	2001      	movs	r0, #1
 800dfb2:	e7f8      	b.n	800dfa6 <HAL_RCC_ClockConfig+0x162>
      return HAL_ERROR;
 800dfb4:	2001      	movs	r0, #1
 800dfb6:	e7f6      	b.n	800dfa6 <HAL_RCC_ClockConfig+0x162>
 800dfb8:	40022000 	.word	0x40022000
 800dfbc:	40021000 	.word	0x40021000
 800dfc0:	0800fdd8 	.word	0x0800fdd8
 800dfc4:	2000002c 	.word	0x2000002c
 800dfc8:	20000008 	.word	0x20000008

0800dfcc <HAL_RCC_GetHCLKFreq>:
}
 800dfcc:	4b01      	ldr	r3, [pc, #4]	@ (800dfd4 <HAL_RCC_GetHCLKFreq+0x8>)
 800dfce:	6818      	ldr	r0, [r3, #0]
 800dfd0:	4770      	bx	lr
 800dfd2:	bf00      	nop
 800dfd4:	2000002c 	.word	0x2000002c

0800dfd8 <HAL_RCC_GetPCLK1Freq>:
{
 800dfd8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800dfda:	f7ff fff7 	bl	800dfcc <HAL_RCC_GetHCLKFreq>
 800dfde:	4b05      	ldr	r3, [pc, #20]	@ (800dff4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800dfe0:	689b      	ldr	r3, [r3, #8]
 800dfe2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800dfe6:	4a04      	ldr	r2, [pc, #16]	@ (800dff8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800dfe8:	5cd3      	ldrb	r3, [r2, r3]
 800dfea:	f003 031f 	and.w	r3, r3, #31
}
 800dfee:	40d8      	lsrs	r0, r3
 800dff0:	bd08      	pop	{r3, pc}
 800dff2:	bf00      	nop
 800dff4:	40021000 	.word	0x40021000
 800dff8:	0800fdd0 	.word	0x0800fdd0

0800dffc <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800dffc:	230f      	movs	r3, #15
 800dffe:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800e000:	4b0b      	ldr	r3, [pc, #44]	@ (800e030 <HAL_RCC_GetClockConfig+0x34>)
 800e002:	689a      	ldr	r2, [r3, #8]
 800e004:	f002 0203 	and.w	r2, r2, #3
 800e008:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800e00a:	689a      	ldr	r2, [r3, #8]
 800e00c:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 800e010:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800e012:	689a      	ldr	r2, [r3, #8]
 800e014:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800e018:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800e01a:	689b      	ldr	r3, [r3, #8]
 800e01c:	08db      	lsrs	r3, r3, #3
 800e01e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e022:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800e024:	4b03      	ldr	r3, [pc, #12]	@ (800e034 <HAL_RCC_GetClockConfig+0x38>)
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	f003 0307 	and.w	r3, r3, #7
 800e02c:	600b      	str	r3, [r1, #0]
}
 800e02e:	4770      	bx	lr
 800e030:	40021000 	.word	0x40021000
 800e034:	40022000 	.word	0x40022000

0800e038 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800e038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e03a:	4604      	mov	r4, r0
 800e03c:	460d      	mov	r5, r1
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800e03e:	4b59      	ldr	r3, [pc, #356]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e040:	68db      	ldr	r3, [r3, #12]
 800e042:	f013 0f03 	tst.w	r3, #3
 800e046:	d018      	beq.n	800e07a <RCCEx_PLLSAI1_Config+0x42>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800e048:	4b56      	ldr	r3, [pc, #344]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e04a:	68db      	ldr	r3, [r3, #12]
 800e04c:	f003 0303 	and.w	r3, r3, #3
 800e050:	6802      	ldr	r2, [r0, #0]
 800e052:	4293      	cmp	r3, r2
 800e054:	d002      	beq.n	800e05c <RCCEx_PLLSAI1_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800e056:	2601      	movs	r6, #1
      }
    }
  }

  return status;
}
 800e058:	4630      	mov	r0, r6
 800e05a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 800e05c:	2a00      	cmp	r2, #0
 800e05e:	f000 809c 	beq.w	800e19a <RCCEx_PLLSAI1_Config+0x162>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800e062:	4b50      	ldr	r3, [pc, #320]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e064:	68db      	ldr	r3, [r3, #12]
 800e066:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800e06a:	3301      	adds	r3, #1
 800e06c:	6842      	ldr	r2, [r0, #4]
       ||
 800e06e:	4293      	cmp	r3, r2
 800e070:	d001      	beq.n	800e076 <RCCEx_PLLSAI1_Config+0x3e>
      status = HAL_ERROR;
 800e072:	2601      	movs	r6, #1
 800e074:	e7f0      	b.n	800e058 <RCCEx_PLLSAI1_Config+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 800e076:	2600      	movs	r6, #0
 800e078:	e019      	b.n	800e0ae <RCCEx_PLLSAI1_Config+0x76>
    switch(PllSai1->PLLSAI1Source)
 800e07a:	6803      	ldr	r3, [r0, #0]
 800e07c:	2b02      	cmp	r3, #2
 800e07e:	d055      	beq.n	800e12c <RCCEx_PLLSAI1_Config+0xf4>
 800e080:	2b03      	cmp	r3, #3
 800e082:	d05a      	beq.n	800e13a <RCCEx_PLLSAI1_Config+0x102>
 800e084:	2b01      	cmp	r3, #1
 800e086:	f040 808a 	bne.w	800e19e <RCCEx_PLLSAI1_Config+0x166>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800e08a:	4a46      	ldr	r2, [pc, #280]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e08c:	6812      	ldr	r2, [r2, #0]
 800e08e:	f012 0f02 	tst.w	r2, #2
 800e092:	d05e      	beq.n	800e152 <RCCEx_PLLSAI1_Config+0x11a>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800e094:	4843      	ldr	r0, [pc, #268]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e096:	68c2      	ldr	r2, [r0, #12]
 800e098:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 800e09c:	6861      	ldr	r1, [r4, #4]
 800e09e:	3901      	subs	r1, #1
 800e0a0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800e0a4:	4313      	orrs	r3, r2
 800e0a6:	60c3      	str	r3, [r0, #12]
 800e0a8:	2600      	movs	r6, #0
  if(status == HAL_OK)
 800e0aa:	2e00      	cmp	r6, #0
 800e0ac:	d1d4      	bne.n	800e058 <RCCEx_PLLSAI1_Config+0x20>
    __HAL_RCC_PLLSAI1_DISABLE();
 800e0ae:	4a3d      	ldr	r2, [pc, #244]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e0b0:	6813      	ldr	r3, [r2, #0]
 800e0b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e0b6:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800e0b8:	f7fd f874 	bl	800b1a4 <HAL_GetTick>
 800e0bc:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800e0be:	4b39      	ldr	r3, [pc, #228]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800e0c6:	d005      	beq.n	800e0d4 <RCCEx_PLLSAI1_Config+0x9c>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e0c8:	f7fd f86c 	bl	800b1a4 <HAL_GetTick>
 800e0cc:	1bc3      	subs	r3, r0, r7
 800e0ce:	2b02      	cmp	r3, #2
 800e0d0:	d9f5      	bls.n	800e0be <RCCEx_PLLSAI1_Config+0x86>
        status = HAL_TIMEOUT;
 800e0d2:	2603      	movs	r6, #3
    if(status == HAL_OK)
 800e0d4:	2e00      	cmp	r6, #0
 800e0d6:	d1bf      	bne.n	800e058 <RCCEx_PLLSAI1_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 800e0d8:	2d00      	cmp	r5, #0
 800e0da:	d13c      	bne.n	800e156 <RCCEx_PLLSAI1_Config+0x11e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e0dc:	4931      	ldr	r1, [pc, #196]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e0de:	690b      	ldr	r3, [r1, #16]
 800e0e0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800e0e4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e0e8:	68a0      	ldr	r0, [r4, #8]
 800e0ea:	68e2      	ldr	r2, [r4, #12]
 800e0ec:	06d2      	lsls	r2, r2, #27
 800e0ee:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800e0f2:	4313      	orrs	r3, r2
 800e0f4:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800e0f6:	4a2b      	ldr	r2, [pc, #172]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e0f8:	6813      	ldr	r3, [r2, #0]
 800e0fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e0fe:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800e100:	f7fd f850 	bl	800b1a4 <HAL_GetTick>
 800e104:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800e106:	4b27      	ldr	r3, [pc, #156]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800e10e:	d105      	bne.n	800e11c <RCCEx_PLLSAI1_Config+0xe4>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e110:	f7fd f848 	bl	800b1a4 <HAL_GetTick>
 800e114:	1b40      	subs	r0, r0, r5
 800e116:	2802      	cmp	r0, #2
 800e118:	d9f5      	bls.n	800e106 <RCCEx_PLLSAI1_Config+0xce>
          status = HAL_TIMEOUT;
 800e11a:	2603      	movs	r6, #3
      if(status == HAL_OK)
 800e11c:	2e00      	cmp	r6, #0
 800e11e:	d19b      	bne.n	800e058 <RCCEx_PLLSAI1_Config+0x20>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800e120:	4a20      	ldr	r2, [pc, #128]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e122:	6913      	ldr	r3, [r2, #16]
 800e124:	69a1      	ldr	r1, [r4, #24]
 800e126:	430b      	orrs	r3, r1
 800e128:	6113      	str	r3, [r2, #16]
 800e12a:	e795      	b.n	800e058 <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800e12c:	4a1d      	ldr	r2, [pc, #116]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e12e:	6812      	ldr	r2, [r2, #0]
 800e130:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800e134:	d1ae      	bne.n	800e094 <RCCEx_PLLSAI1_Config+0x5c>
 800e136:	2601      	movs	r6, #1
 800e138:	e78e      	b.n	800e058 <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800e13a:	4a1a      	ldr	r2, [pc, #104]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e13c:	6812      	ldr	r2, [r2, #0]
 800e13e:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800e142:	d1a7      	bne.n	800e094 <RCCEx_PLLSAI1_Config+0x5c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800e144:	4a17      	ldr	r2, [pc, #92]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e146:	6812      	ldr	r2, [r2, #0]
 800e148:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 800e14c:	d1a2      	bne.n	800e094 <RCCEx_PLLSAI1_Config+0x5c>
 800e14e:	2601      	movs	r6, #1
 800e150:	e782      	b.n	800e058 <RCCEx_PLLSAI1_Config+0x20>
        status = HAL_ERROR;
 800e152:	2601      	movs	r6, #1
 800e154:	e7a9      	b.n	800e0aa <RCCEx_PLLSAI1_Config+0x72>
      else if(Divider == DIVIDER_Q_UPDATE)
 800e156:	2d01      	cmp	r5, #1
 800e158:	d00f      	beq.n	800e17a <RCCEx_PLLSAI1_Config+0x142>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e15a:	4812      	ldr	r0, [pc, #72]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e15c:	6902      	ldr	r2, [r0, #16]
 800e15e:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 800e162:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800e166:	68a1      	ldr	r1, [r4, #8]
 800e168:	6963      	ldr	r3, [r4, #20]
 800e16a:	085b      	lsrs	r3, r3, #1
 800e16c:	3b01      	subs	r3, #1
 800e16e:	065b      	lsls	r3, r3, #25
 800e170:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800e174:	431a      	orrs	r2, r3
 800e176:	6102      	str	r2, [r0, #16]
 800e178:	e7bd      	b.n	800e0f6 <RCCEx_PLLSAI1_Config+0xbe>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e17a:	480a      	ldr	r0, [pc, #40]	@ (800e1a4 <RCCEx_PLLSAI1_Config+0x16c>)
 800e17c:	6902      	ldr	r2, [r0, #16]
 800e17e:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800e182:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800e186:	68a1      	ldr	r1, [r4, #8]
 800e188:	6923      	ldr	r3, [r4, #16]
 800e18a:	085b      	lsrs	r3, r3, #1
 800e18c:	3b01      	subs	r3, #1
 800e18e:	055b      	lsls	r3, r3, #21
 800e190:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800e194:	431a      	orrs	r2, r3
 800e196:	6102      	str	r2, [r0, #16]
 800e198:	e7ad      	b.n	800e0f6 <RCCEx_PLLSAI1_Config+0xbe>
      status = HAL_ERROR;
 800e19a:	2601      	movs	r6, #1
 800e19c:	e75c      	b.n	800e058 <RCCEx_PLLSAI1_Config+0x20>
    switch(PllSai1->PLLSAI1Source)
 800e19e:	2601      	movs	r6, #1
 800e1a0:	e75a      	b.n	800e058 <RCCEx_PLLSAI1_Config+0x20>
 800e1a2:	bf00      	nop
 800e1a4:	40021000 	.word	0x40021000

0800e1a8 <HAL_RCCEx_PeriphCLKConfig>:
{
 800e1a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1ac:	b082      	sub	sp, #8
 800e1ae:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800e1b0:	6803      	ldr	r3, [r0, #0]
 800e1b2:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800e1b6:	d026      	beq.n	800e206 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    switch(PeriphClkInit->Sai1ClockSelection)
 800e1b8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800e1ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e1be:	d006      	beq.n	800e1ce <HAL_RCCEx_PeriphCLKConfig+0x26>
 800e1c0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800e1c4:	d01d      	beq.n	800e202 <HAL_RCCEx_PeriphCLKConfig+0x5a>
 800e1c6:	b19b      	cbz	r3, 800e1f0 <HAL_RCCEx_PeriphCLKConfig+0x48>
 800e1c8:	2601      	movs	r6, #1
 800e1ca:	4637      	mov	r7, r6
 800e1cc:	e01d      	b.n	800e20a <HAL_RCCEx_PeriphCLKConfig+0x62>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800e1ce:	4aae      	ldr	r2, [pc, #696]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e1d0:	68d3      	ldr	r3, [r2, #12]
 800e1d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e1d6:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e1d8:	2700      	movs	r7, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e1da:	4aab      	ldr	r2, [pc, #684]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e1dc:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e1e0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800e1e4:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800e1e6:	430b      	orrs	r3, r1
 800e1e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e1ec:	2600      	movs	r6, #0
 800e1ee:	e00c      	b.n	800e20a <HAL_RCCEx_PeriphCLKConfig+0x62>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800e1f0:	2100      	movs	r1, #0
 800e1f2:	3004      	adds	r0, #4
 800e1f4:	f7ff ff20 	bl	800e038 <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 800e1f8:	4607      	mov	r7, r0
 800e1fa:	2800      	cmp	r0, #0
 800e1fc:	d0ed      	beq.n	800e1da <HAL_RCCEx_PeriphCLKConfig+0x32>
      status = ret;
 800e1fe:	4606      	mov	r6, r0
 800e200:	e003      	b.n	800e20a <HAL_RCCEx_PeriphCLKConfig+0x62>
    switch(PeriphClkInit->Sai1ClockSelection)
 800e202:	2700      	movs	r7, #0
 800e204:	e7e9      	b.n	800e1da <HAL_RCCEx_PeriphCLKConfig+0x32>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e206:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e208:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e20a:	6823      	ldr	r3, [r4, #0]
 800e20c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800e210:	d06b      	beq.n	800e2ea <HAL_RCCEx_PeriphCLKConfig+0x142>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800e212:	4b9d      	ldr	r3, [pc, #628]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e216:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800e21a:	d14c      	bne.n	800e2b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800e21c:	4b9a      	ldr	r3, [pc, #616]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e21e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e220:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800e224:	659a      	str	r2, [r3, #88]	@ 0x58
 800e226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e22c:	9301      	str	r3, [sp, #4]
 800e22e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800e230:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e234:	4a95      	ldr	r2, [pc, #596]	@ (800e48c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800e236:	6813      	ldr	r3, [r2, #0]
 800e238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e23c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800e23e:	f7fc ffb1 	bl	800b1a4 <HAL_GetTick>
 800e242:	4605      	mov	r5, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800e244:	4b91      	ldr	r3, [pc, #580]	@ (800e48c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800e24c:	d105      	bne.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0xb2>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e24e:	f7fc ffa9 	bl	800b1a4 <HAL_GetTick>
 800e252:	1b40      	subs	r0, r0, r5
 800e254:	2802      	cmp	r0, #2
 800e256:	d9f5      	bls.n	800e244 <HAL_RCCEx_PeriphCLKConfig+0x9c>
        ret = HAL_TIMEOUT;
 800e258:	2703      	movs	r7, #3
    if(ret == HAL_OK)
 800e25a:	2f00      	cmp	r7, #0
 800e25c:	d140      	bne.n	800e2e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e25e:	4b8a      	ldr	r3, [pc, #552]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e264:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800e268:	d018      	beq.n	800e29c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800e26a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800e26c:	429a      	cmp	r2, r3
 800e26e:	d012      	beq.n	800e296 <HAL_RCCEx_PeriphCLKConfig+0xee>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e270:	4a85      	ldr	r2, [pc, #532]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e272:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800e276:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800e27a:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 800e27e:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 800e282:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e286:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 800e28a:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800e28e:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        RCC->BDCR = tmpregister;
 800e292:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e296:	f013 0f01 	tst.w	r3, #1
 800e29a:	d10f      	bne.n	800e2bc <HAL_RCCEx_PeriphCLKConfig+0x114>
      if(ret == HAL_OK)
 800e29c:	2f00      	cmp	r7, #0
 800e29e:	f040 80c9 	bne.w	800e434 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e2a2:	4a79      	ldr	r2, [pc, #484]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e2a4:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800e2a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e2ac:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 800e2ae:	430b      	orrs	r3, r1
 800e2b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800e2b4:	e015      	b.n	800e2e2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    FlagStatus       pwrclkchanged = RESET;
 800e2b6:	f04f 0800 	mov.w	r8, #0
 800e2ba:	e7bb      	b.n	800e234 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        tickstart = HAL_GetTick();
 800e2bc:	f7fc ff72 	bl	800b1a4 <HAL_GetTick>
 800e2c0:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e2c2:	4b71      	ldr	r3, [pc, #452]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e2c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2c8:	f013 0f02 	tst.w	r3, #2
 800e2cc:	d1e6      	bne.n	800e29c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e2ce:	f7fc ff69 	bl	800b1a4 <HAL_GetTick>
 800e2d2:	1b40      	subs	r0, r0, r5
 800e2d4:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e2d8:	4298      	cmp	r0, r3
 800e2da:	d9f2      	bls.n	800e2c2 <HAL_RCCEx_PeriphCLKConfig+0x11a>
            ret = HAL_TIMEOUT;
 800e2dc:	2703      	movs	r7, #3
 800e2de:	e7dd      	b.n	800e29c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      status = ret;
 800e2e0:	463e      	mov	r6, r7
    if(pwrclkchanged == SET)
 800e2e2:	f1b8 0f00 	cmp.w	r8, #0
 800e2e6:	f040 80a7 	bne.w	800e438 <HAL_RCCEx_PeriphCLKConfig+0x290>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e2ea:	6823      	ldr	r3, [r4, #0]
 800e2ec:	f013 0f01 	tst.w	r3, #1
 800e2f0:	d008      	beq.n	800e304 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e2f2:	4a65      	ldr	r2, [pc, #404]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e2f4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e2f8:	f023 0303 	bic.w	r3, r3, #3
 800e2fc:	6a21      	ldr	r1, [r4, #32]
 800e2fe:	430b      	orrs	r3, r1
 800e300:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e304:	6823      	ldr	r3, [r4, #0]
 800e306:	f013 0f02 	tst.w	r3, #2
 800e30a:	d008      	beq.n	800e31e <HAL_RCCEx_PeriphCLKConfig+0x176>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e30c:	4a5e      	ldr	r2, [pc, #376]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e30e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e312:	f023 030c 	bic.w	r3, r3, #12
 800e316:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800e318:	430b      	orrs	r3, r1
 800e31a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e31e:	6823      	ldr	r3, [r4, #0]
 800e320:	f013 0f20 	tst.w	r3, #32
 800e324:	d008      	beq.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x190>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e326:	4a58      	ldr	r2, [pc, #352]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e328:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e32c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800e330:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800e332:	430b      	orrs	r3, r1
 800e334:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800e338:	6823      	ldr	r3, [r4, #0]
 800e33a:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800e33e:	d008      	beq.n	800e352 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e340:	4a51      	ldr	r2, [pc, #324]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e342:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e346:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800e34a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e34c:	430b      	orrs	r3, r1
 800e34e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800e352:	6823      	ldr	r3, [r4, #0]
 800e354:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800e358:	d008      	beq.n	800e36c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800e35a:	4a4b      	ldr	r2, [pc, #300]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e35c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e360:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800e364:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e366:	430b      	orrs	r3, r1
 800e368:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e36c:	6823      	ldr	r3, [r4, #0]
 800e36e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800e372:	d008      	beq.n	800e386 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e374:	4a44      	ldr	r2, [pc, #272]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e376:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e37a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800e37e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e380:	430b      	orrs	r3, r1
 800e382:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e386:	6823      	ldr	r3, [r4, #0]
 800e388:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800e38c:	d008      	beq.n	800e3a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e38e:	4a3e      	ldr	r2, [pc, #248]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e390:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e394:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800e398:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e39a:	430b      	orrs	r3, r1
 800e39c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e3a0:	6823      	ldr	r3, [r4, #0]
 800e3a2:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800e3a6:	d00f      	beq.n	800e3c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e3a8:	4a37      	ldr	r2, [pc, #220]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e3aa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e3ae:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800e3b2:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800e3b4:	430b      	orrs	r3, r1
 800e3b6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e3ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e3bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e3c0:	d040      	beq.n	800e444 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800e3c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e3c6:	d042      	beq.n	800e44e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e3c8:	6823      	ldr	r3, [r4, #0]
 800e3ca:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800e3ce:	d00f      	beq.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x248>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e3d0:	4a2d      	ldr	r2, [pc, #180]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e3d2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e3d6:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800e3da:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e3dc:	430b      	orrs	r3, r1
 800e3de:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e3e2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800e3e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e3e8:	d039      	beq.n	800e45e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800e3ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e3ee:	d03b      	beq.n	800e468 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800e3f0:	6823      	ldr	r3, [r4, #0]
 800e3f2:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800e3f6:	d00c      	beq.n	800e412 <HAL_RCCEx_PeriphCLKConfig+0x26a>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800e3f8:	4a23      	ldr	r2, [pc, #140]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e3fa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e3fe:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800e402:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e404:	430b      	orrs	r3, r1
 800e406:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800e40a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800e40c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e410:	d032      	beq.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800e412:	6823      	ldr	r3, [r4, #0]
 800e414:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800e418:	d008      	beq.n	800e42c <HAL_RCCEx_PeriphCLKConfig+0x284>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800e41a:	4a1b      	ldr	r2, [pc, #108]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e41c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800e420:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800e424:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800e426:	430b      	orrs	r3, r1
 800e428:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 800e42c:	4630      	mov	r0, r6
 800e42e:	b002      	add	sp, #8
 800e430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = ret;
 800e434:	463e      	mov	r6, r7
 800e436:	e754      	b.n	800e2e2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
      __HAL_RCC_PWR_CLK_DISABLE();
 800e438:	4a13      	ldr	r2, [pc, #76]	@ (800e488 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800e43a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800e43c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e440:	6593      	str	r3, [r2, #88]	@ 0x58
 800e442:	e752      	b.n	800e2ea <HAL_RCCEx_PeriphCLKConfig+0x142>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e444:	68d3      	ldr	r3, [r2, #12]
 800e446:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e44a:	60d3      	str	r3, [r2, #12]
 800e44c:	e7bc      	b.n	800e3c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800e44e:	2101      	movs	r1, #1
 800e450:	1d20      	adds	r0, r4, #4
 800e452:	f7ff fdf1 	bl	800e038 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 800e456:	2800      	cmp	r0, #0
 800e458:	d0b6      	beq.n	800e3c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
          status = ret;
 800e45a:	4606      	mov	r6, r0
 800e45c:	e7b4      	b.n	800e3c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e45e:	68d3      	ldr	r3, [r2, #12]
 800e460:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e464:	60d3      	str	r3, [r2, #12]
 800e466:	e7c3      	b.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x248>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800e468:	2101      	movs	r1, #1
 800e46a:	1d20      	adds	r0, r4, #4
 800e46c:	f7ff fde4 	bl	800e038 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800e470:	2800      	cmp	r0, #0
 800e472:	d0bd      	beq.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x248>
        status = ret;
 800e474:	4606      	mov	r6, r0
 800e476:	e7bb      	b.n	800e3f0 <HAL_RCCEx_PeriphCLKConfig+0x248>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800e478:	2102      	movs	r1, #2
 800e47a:	1d20      	adds	r0, r4, #4
 800e47c:	f7ff fddc 	bl	800e038 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800e480:	2800      	cmp	r0, #0
 800e482:	d0c6      	beq.n	800e412 <HAL_RCCEx_PeriphCLKConfig+0x26a>
        status = ret;
 800e484:	4606      	mov	r6, r0
 800e486:	e7c4      	b.n	800e412 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800e488:	40021000 	.word	0x40021000
 800e48c:	40007000 	.word	0x40007000

0800e490 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800e490:	4770      	bx	lr
	...

0800e494 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e494:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800e498:	2b01      	cmp	r3, #1
 800e49a:	d126      	bne.n	800e4ea <HAL_TIM_Base_Start_IT+0x56>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e49c:	2302      	movs	r3, #2
 800e49e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e4a2:	6802      	ldr	r2, [r0, #0]
 800e4a4:	68d3      	ldr	r3, [r2, #12]
 800e4a6:	f043 0301 	orr.w	r3, r3, #1
 800e4aa:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e4ac:	6803      	ldr	r3, [r0, #0]
 800e4ae:	4a12      	ldr	r2, [pc, #72]	@ (800e4f8 <HAL_TIM_Base_Start_IT+0x64>)
 800e4b0:	4293      	cmp	r3, r2
 800e4b2:	d00c      	beq.n	800e4ce <HAL_TIM_Base_Start_IT+0x3a>
 800e4b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e4b8:	d009      	beq.n	800e4ce <HAL_TIM_Base_Start_IT+0x3a>
 800e4ba:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 800e4be:	4293      	cmp	r3, r2
 800e4c0:	d005      	beq.n	800e4ce <HAL_TIM_Base_Start_IT+0x3a>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e4c2:	681a      	ldr	r2, [r3, #0]
 800e4c4:	f042 0201 	orr.w	r2, r2, #1
 800e4c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e4ca:	2000      	movs	r0, #0
 800e4cc:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e4ce:	6899      	ldr	r1, [r3, #8]
 800e4d0:	4a0a      	ldr	r2, [pc, #40]	@ (800e4fc <HAL_TIM_Base_Start_IT+0x68>)
 800e4d2:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e4d4:	2a06      	cmp	r2, #6
 800e4d6:	d00a      	beq.n	800e4ee <HAL_TIM_Base_Start_IT+0x5a>
 800e4d8:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800e4dc:	d009      	beq.n	800e4f2 <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 800e4de:	681a      	ldr	r2, [r3, #0]
 800e4e0:	f042 0201 	orr.w	r2, r2, #1
 800e4e4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800e4e6:	2000      	movs	r0, #0
 800e4e8:	4770      	bx	lr
    return HAL_ERROR;
 800e4ea:	2001      	movs	r0, #1
 800e4ec:	4770      	bx	lr
  return HAL_OK;
 800e4ee:	2000      	movs	r0, #0
 800e4f0:	4770      	bx	lr
 800e4f2:	2000      	movs	r0, #0
}
 800e4f4:	4770      	bx	lr
 800e4f6:	bf00      	nop
 800e4f8:	40012c00 	.word	0x40012c00
 800e4fc:	00010007 	.word	0x00010007

0800e500 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e500:	4770      	bx	lr

0800e502 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e502:	4770      	bx	lr

0800e504 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e504:	4770      	bx	lr

0800e506 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e506:	4770      	bx	lr

0800e508 <HAL_TIM_IRQHandler>:
{
 800e508:	b570      	push	{r4, r5, r6, lr}
 800e50a:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 800e50c:	6803      	ldr	r3, [r0, #0]
 800e50e:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e510:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e512:	f015 0f02 	tst.w	r5, #2
 800e516:	d010      	beq.n	800e53a <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e518:	f016 0f02 	tst.w	r6, #2
 800e51c:	d00d      	beq.n	800e53a <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e51e:	f06f 0202 	mvn.w	r2, #2
 800e522:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e524:	2301      	movs	r3, #1
 800e526:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e528:	6803      	ldr	r3, [r0, #0]
 800e52a:	699b      	ldr	r3, [r3, #24]
 800e52c:	f013 0f03 	tst.w	r3, #3
 800e530:	d064      	beq.n	800e5fc <HAL_TIM_IRQHandler+0xf4>
          HAL_TIM_IC_CaptureCallback(htim);
 800e532:	f7ff ffe6 	bl	800e502 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e536:	2300      	movs	r3, #0
 800e538:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e53a:	f015 0f04 	tst.w	r5, #4
 800e53e:	d012      	beq.n	800e566 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e540:	f016 0f04 	tst.w	r6, #4
 800e544:	d00f      	beq.n	800e566 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e546:	6823      	ldr	r3, [r4, #0]
 800e548:	f06f 0204 	mvn.w	r2, #4
 800e54c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e54e:	2302      	movs	r3, #2
 800e550:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e552:	6823      	ldr	r3, [r4, #0]
 800e554:	699b      	ldr	r3, [r3, #24]
 800e556:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800e55a:	d055      	beq.n	800e608 <HAL_TIM_IRQHandler+0x100>
        HAL_TIM_IC_CaptureCallback(htim);
 800e55c:	4620      	mov	r0, r4
 800e55e:	f7ff ffd0 	bl	800e502 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e562:	2300      	movs	r3, #0
 800e564:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e566:	f015 0f08 	tst.w	r5, #8
 800e56a:	d012      	beq.n	800e592 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e56c:	f016 0f08 	tst.w	r6, #8
 800e570:	d00f      	beq.n	800e592 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e572:	6823      	ldr	r3, [r4, #0]
 800e574:	f06f 0208 	mvn.w	r2, #8
 800e578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e57a:	2304      	movs	r3, #4
 800e57c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e57e:	6823      	ldr	r3, [r4, #0]
 800e580:	69db      	ldr	r3, [r3, #28]
 800e582:	f013 0f03 	tst.w	r3, #3
 800e586:	d046      	beq.n	800e616 <HAL_TIM_IRQHandler+0x10e>
        HAL_TIM_IC_CaptureCallback(htim);
 800e588:	4620      	mov	r0, r4
 800e58a:	f7ff ffba 	bl	800e502 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e58e:	2300      	movs	r3, #0
 800e590:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e592:	f015 0f10 	tst.w	r5, #16
 800e596:	d012      	beq.n	800e5be <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e598:	f016 0f10 	tst.w	r6, #16
 800e59c:	d00f      	beq.n	800e5be <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e59e:	6823      	ldr	r3, [r4, #0]
 800e5a0:	f06f 0210 	mvn.w	r2, #16
 800e5a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e5a6:	2308      	movs	r3, #8
 800e5a8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e5aa:	6823      	ldr	r3, [r4, #0]
 800e5ac:	69db      	ldr	r3, [r3, #28]
 800e5ae:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800e5b2:	d037      	beq.n	800e624 <HAL_TIM_IRQHandler+0x11c>
        HAL_TIM_IC_CaptureCallback(htim);
 800e5b4:	4620      	mov	r0, r4
 800e5b6:	f7ff ffa4 	bl	800e502 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e5be:	f015 0f01 	tst.w	r5, #1
 800e5c2:	d002      	beq.n	800e5ca <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e5c4:	f016 0f01 	tst.w	r6, #1
 800e5c8:	d133      	bne.n	800e632 <HAL_TIM_IRQHandler+0x12a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e5ca:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 800e5ce:	d002      	beq.n	800e5d6 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e5d0:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800e5d4:	d135      	bne.n	800e642 <HAL_TIM_IRQHandler+0x13a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e5d6:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800e5da:	d002      	beq.n	800e5e2 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e5dc:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800e5e0:	d137      	bne.n	800e652 <HAL_TIM_IRQHandler+0x14a>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e5e2:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800e5e6:	d002      	beq.n	800e5ee <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e5e8:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800e5ec:	d139      	bne.n	800e662 <HAL_TIM_IRQHandler+0x15a>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e5ee:	f015 0f20 	tst.w	r5, #32
 800e5f2:	d002      	beq.n	800e5fa <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e5f4:	f016 0f20 	tst.w	r6, #32
 800e5f8:	d13b      	bne.n	800e672 <HAL_TIM_IRQHandler+0x16a>
}
 800e5fa:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e5fc:	f7ff ff80 	bl	800e500 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e600:	4620      	mov	r0, r4
 800e602:	f7ff ff7f 	bl	800e504 <HAL_TIM_PWM_PulseFinishedCallback>
 800e606:	e796      	b.n	800e536 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e608:	4620      	mov	r0, r4
 800e60a:	f7ff ff79 	bl	800e500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e60e:	4620      	mov	r0, r4
 800e610:	f7ff ff78 	bl	800e504 <HAL_TIM_PWM_PulseFinishedCallback>
 800e614:	e7a5      	b.n	800e562 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e616:	4620      	mov	r0, r4
 800e618:	f7ff ff72 	bl	800e500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e61c:	4620      	mov	r0, r4
 800e61e:	f7ff ff71 	bl	800e504 <HAL_TIM_PWM_PulseFinishedCallback>
 800e622:	e7b4      	b.n	800e58e <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e624:	4620      	mov	r0, r4
 800e626:	f7ff ff6b 	bl	800e500 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e62a:	4620      	mov	r0, r4
 800e62c:	f7ff ff6a 	bl	800e504 <HAL_TIM_PWM_PulseFinishedCallback>
 800e630:	e7c3      	b.n	800e5ba <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e632:	6823      	ldr	r3, [r4, #0]
 800e634:	f06f 0201 	mvn.w	r2, #1
 800e638:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800e63a:	4620      	mov	r0, r4
 800e63c:	f7fb fd02 	bl	800a044 <HAL_TIM_PeriodElapsedCallback>
 800e640:	e7c3      	b.n	800e5ca <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e642:	6823      	ldr	r3, [r4, #0]
 800e644:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e648:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800e64a:	4620      	mov	r0, r4
 800e64c:	f000 f88b 	bl	800e766 <HAL_TIMEx_BreakCallback>
 800e650:	e7c1      	b.n	800e5d6 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e652:	6823      	ldr	r3, [r4, #0]
 800e654:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e658:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800e65a:	4620      	mov	r0, r4
 800e65c:	f000 f884 	bl	800e768 <HAL_TIMEx_Break2Callback>
 800e660:	e7bf      	b.n	800e5e2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e662:	6823      	ldr	r3, [r4, #0]
 800e664:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e668:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800e66a:	4620      	mov	r0, r4
 800e66c:	f7ff ff4b 	bl	800e506 <HAL_TIM_TriggerCallback>
 800e670:	e7bd      	b.n	800e5ee <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e672:	6823      	ldr	r3, [r4, #0]
 800e674:	f06f 0220 	mvn.w	r2, #32
 800e678:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800e67a:	4620      	mov	r0, r4
 800e67c:	f000 f872 	bl	800e764 <HAL_TIMEx_CommutCallback>
}
 800e680:	e7bb      	b.n	800e5fa <HAL_TIM_IRQHandler+0xf2>
	...

0800e684 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e684:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e686:	4a1e      	ldr	r2, [pc, #120]	@ (800e700 <TIM_Base_SetConfig+0x7c>)
 800e688:	4290      	cmp	r0, r2
 800e68a:	d002      	beq.n	800e692 <TIM_Base_SetConfig+0xe>
 800e68c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800e690:	d103      	bne.n	800e69a <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800e696:	684a      	ldr	r2, [r1, #4]
 800e698:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e69a:	4a19      	ldr	r2, [pc, #100]	@ (800e700 <TIM_Base_SetConfig+0x7c>)
 800e69c:	4290      	cmp	r0, r2
 800e69e:	d00a      	beq.n	800e6b6 <TIM_Base_SetConfig+0x32>
 800e6a0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800e6a4:	d007      	beq.n	800e6b6 <TIM_Base_SetConfig+0x32>
 800e6a6:	f502 52a0 	add.w	r2, r2, #5120	@ 0x1400
 800e6aa:	4290      	cmp	r0, r2
 800e6ac:	d003      	beq.n	800e6b6 <TIM_Base_SetConfig+0x32>
 800e6ae:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800e6b2:	4290      	cmp	r0, r2
 800e6b4:	d103      	bne.n	800e6be <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e6b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e6ba:	68ca      	ldr	r2, [r1, #12]
 800e6bc:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e6be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e6c2:	694a      	ldr	r2, [r1, #20]
 800e6c4:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800e6c6:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e6c8:	688b      	ldr	r3, [r1, #8]
 800e6ca:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e6cc:	680b      	ldr	r3, [r1, #0]
 800e6ce:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e6d0:	4b0b      	ldr	r3, [pc, #44]	@ (800e700 <TIM_Base_SetConfig+0x7c>)
 800e6d2:	4298      	cmp	r0, r3
 800e6d4:	d007      	beq.n	800e6e6 <TIM_Base_SetConfig+0x62>
 800e6d6:	f503 53a0 	add.w	r3, r3, #5120	@ 0x1400
 800e6da:	4298      	cmp	r0, r3
 800e6dc:	d003      	beq.n	800e6e6 <TIM_Base_SetConfig+0x62>
 800e6de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e6e2:	4298      	cmp	r0, r3
 800e6e4:	d101      	bne.n	800e6ea <TIM_Base_SetConfig+0x66>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e6e6:	690b      	ldr	r3, [r1, #16]
 800e6e8:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e6ea:	2301      	movs	r3, #1
 800e6ec:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800e6ee:	6903      	ldr	r3, [r0, #16]
 800e6f0:	f013 0f01 	tst.w	r3, #1
 800e6f4:	d003      	beq.n	800e6fe <TIM_Base_SetConfig+0x7a>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800e6f6:	6903      	ldr	r3, [r0, #16]
 800e6f8:	f023 0301 	bic.w	r3, r3, #1
 800e6fc:	6103      	str	r3, [r0, #16]
  }
}
 800e6fe:	4770      	bx	lr
 800e700:	40012c00 	.word	0x40012c00

0800e704 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800e704:	b360      	cbz	r0, 800e760 <HAL_TIM_Base_Init+0x5c>
{
 800e706:	b510      	push	{r4, lr}
 800e708:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800e70a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800e70e:	b313      	cbz	r3, 800e756 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800e710:	2302      	movs	r3, #2
 800e712:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e716:	4621      	mov	r1, r4
 800e718:	f851 0b04 	ldr.w	r0, [r1], #4
 800e71c:	f7ff ffb2 	bl	800e684 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e720:	2301      	movs	r3, #1
 800e722:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e726:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800e72a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800e72e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800e732:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800e736:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e73a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e73e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800e742:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800e746:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800e74a:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800e74e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800e752:	2000      	movs	r0, #0
}
 800e754:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800e756:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800e75a:	f7ff fe99 	bl	800e490 <HAL_TIM_Base_MspInit>
 800e75e:	e7d7      	b.n	800e710 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800e760:	2001      	movs	r0, #1
}
 800e762:	4770      	bx	lr

0800e764 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e764:	4770      	bx	lr

0800e766 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e766:	4770      	bx	lr

0800e768 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e768:	4770      	bx	lr
	...

0800e76c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e76c:	b530      	push	{r4, r5, lr}
 800e76e:	b089      	sub	sp, #36	@ 0x24
 800e770:	4604      	mov	r4, r0
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800e772:	4b21      	ldr	r3, [pc, #132]	@ (800e7f8 <HAL_InitTick+0x8c>)
 800e774:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e776:	f042 0210 	orr.w	r2, r2, #16
 800e77a:	659a      	str	r2, [r3, #88]	@ 0x58
 800e77c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e77e:	f003 0310 	and.w	r3, r3, #16
 800e782:	9301      	str	r3, [sp, #4]
 800e784:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800e786:	a902      	add	r1, sp, #8
 800e788:	a803      	add	r0, sp, #12
 800e78a:	f7ff fc37 	bl	800dffc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800e78e:	9b06      	ldr	r3, [sp, #24]
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800e790:	b9cb      	cbnz	r3, 800e7c6 <HAL_InitTick+0x5a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800e792:	f7ff fc21 	bl	800dfd8 <HAL_RCC_GetPCLK1Freq>
 800e796:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800e798:	4a18      	ldr	r2, [pc, #96]	@ (800e7fc <HAL_InitTick+0x90>)
 800e79a:	fba2 2303 	umull	r2, r3, r2, r3
 800e79e:	0c9b      	lsrs	r3, r3, #18
 800e7a0:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800e7a2:	4817      	ldr	r0, [pc, #92]	@ (800e800 <HAL_InitTick+0x94>)
 800e7a4:	4a17      	ldr	r2, [pc, #92]	@ (800e804 <HAL_InitTick+0x98>)
 800e7a6:	6002      	str	r2, [r0, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800e7a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800e7ac:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800e7ae:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e7b4:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e7b6:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800e7b8:	f7ff ffa4 	bl	800e704 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 800e7bc:	4605      	mov	r5, r0
 800e7be:	b130      	cbz	r0, 800e7ce <HAL_InitTick+0x62>
    }
  }

 /* Return function status */
  return status;
}
 800e7c0:	4628      	mov	r0, r5
 800e7c2:	b009      	add	sp, #36	@ 0x24
 800e7c4:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800e7c6:	f7ff fc07 	bl	800dfd8 <HAL_RCC_GetPCLK1Freq>
 800e7ca:	0043      	lsls	r3, r0, #1
 800e7cc:	e7e4      	b.n	800e798 <HAL_InitTick+0x2c>
    status = HAL_TIM_Base_Start_IT(&htim6);
 800e7ce:	480c      	ldr	r0, [pc, #48]	@ (800e800 <HAL_InitTick+0x94>)
 800e7d0:	f7ff fe60 	bl	800e494 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 800e7d4:	4605      	mov	r5, r0
 800e7d6:	2800      	cmp	r0, #0
 800e7d8:	d1f2      	bne.n	800e7c0 <HAL_InitTick+0x54>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800e7da:	2036      	movs	r0, #54	@ 0x36
 800e7dc:	f7fd fe86 	bl	800c4ec <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e7e0:	2c0f      	cmp	r4, #15
 800e7e2:	d901      	bls.n	800e7e8 <HAL_InitTick+0x7c>
        status = HAL_ERROR;
 800e7e4:	2501      	movs	r5, #1
 800e7e6:	e7eb      	b.n	800e7c0 <HAL_InitTick+0x54>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800e7e8:	2200      	movs	r2, #0
 800e7ea:	4621      	mov	r1, r4
 800e7ec:	2036      	movs	r0, #54	@ 0x36
 800e7ee:	f7fd fe6d 	bl	800c4cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800e7f2:	4b05      	ldr	r3, [pc, #20]	@ (800e808 <HAL_InitTick+0x9c>)
 800e7f4:	601c      	str	r4, [r3, #0]
 800e7f6:	e7e3      	b.n	800e7c0 <HAL_InitTick+0x54>
 800e7f8:	40021000 	.word	0x40021000
 800e7fc:	431bde83 	.word	0x431bde83
 800e800:	20003e24 	.word	0x20003e24
 800e804:	40001000 	.word	0x40001000
 800e808:	20000008 	.word	0x20000008

0800e80c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800e80c:	e7fe      	b.n	800e80c <NMI_Handler>

0800e80e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e80e:	e7fe      	b.n	800e80e <HardFault_Handler>

0800e810 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e810:	e7fe      	b.n	800e810 <MemManage_Handler>

0800e812 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e812:	e7fe      	b.n	800e812 <BusFault_Handler>

0800e814 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e814:	e7fe      	b.n	800e814 <UsageFault_Handler>

0800e816 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e816:	4770      	bx	lr

0800e818 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800e818:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800e81a:	4802      	ldr	r0, [pc, #8]	@ (800e824 <CAN1_RX0_IRQHandler+0xc>)
 800e81c:	f7fd fcd8 	bl	800c1d0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800e820:	bd08      	pop	{r3, pc}
 800e822:	bf00      	nop
 800e824:	20003d4c 	.word	0x20003d4c

0800e828 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800e828:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800e82a:	4802      	ldr	r0, [pc, #8]	@ (800e834 <CAN1_RX1_IRQHandler+0xc>)
 800e82c:	f7fd fcd0 	bl	800c1d0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800e830:	bd08      	pop	{r3, pc}
 800e832:	bf00      	nop
 800e834:	20003d4c 	.word	0x20003d4c

0800e838 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 800e838:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800e83a:	4802      	ldr	r0, [pc, #8]	@ (800e844 <CAN1_TX_IRQHandler+0xc>)
 800e83c:	f7fd fcc8 	bl	800c1d0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800e840:	bd08      	pop	{r3, pc}
 800e842:	bf00      	nop
 800e844:	20003d4c 	.word	0x20003d4c

0800e848 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 800e848:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800e84a:	4802      	ldr	r0, [pc, #8]	@ (800e854 <CAN1_SCE_IRQHandler+0xc>)
 800e84c:	f7fd fcc0 	bl	800c1d0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800e850:	bd08      	pop	{r3, pc}
 800e852:	bf00      	nop
 800e854:	20003d4c 	.word	0x20003d4c

0800e858 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800e858:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800e85a:	4802      	ldr	r0, [pc, #8]	@ (800e864 <TIM6_DAC_IRQHandler+0xc>)
 800e85c:	f7ff fe54 	bl	800e508 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800e860:	bd08      	pop	{r3, pc}
 800e862:	bf00      	nop
 800e864:	20003e24 	.word	0x20003e24

0800e868 <SystemInit>:

void SystemInit(void)
{
  /* Reset RCC clock configuration to default state (coming from bootloader) */
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800e868:	4b0f      	ldr	r3, [pc, #60]	@ (800e8a8 <SystemInit+0x40>)
 800e86a:	681a      	ldr	r2, [r3, #0]
 800e86c:	f042 0201 	orr.w	r2, r2, #1
 800e870:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register (switch to MSI as system clock) */
  RCC->CFGR = 0x00000000U;
 800e872:	2100      	movs	r1, #0
 800e874:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON, HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800e876:	681a      	ldr	r2, [r3, #0]
 800e878:	f022 52a8 	bic.w	r2, r2, #352321536	@ 0x15000000
 800e87c:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000
 800e880:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register to default */
  RCC->PLLCFGR = 0x00001000U;
 800e882:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800e886:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800e888:	681a      	ldr	r2, [r3, #0]
 800e88a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800e88e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800e890:	6199      	str	r1, [r3, #24]

#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 800e892:	4b06      	ldr	r3, [pc, #24]	@ (800e8ac <SystemInit+0x44>)
 800e894:	4a06      	ldr	r2, [pc, #24]	@ (800e8b0 <SystemInit+0x48>)
 800e896:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800e898:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800e89c:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 800e8a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#endif
}
 800e8a4:	4770      	bx	lr
 800e8a6:	bf00      	nop
 800e8a8:	40021000 	.word	0x40021000
 800e8ac:	e000ed00 	.word	0xe000ed00
 800e8b0:	08008000 	.word	0x08008000

0800e8b4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e8b4:	4b08      	ldr	r3, [pc, #32]	@ (800e8d8 <prvResetNextTaskUnblockTime+0x24>)
 800e8b6:	681b      	ldr	r3, [r3, #0]
 800e8b8:	681b      	ldr	r3, [r3, #0]
 800e8ba:	b923      	cbnz	r3, 800e8c6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e8bc:	4b07      	ldr	r3, [pc, #28]	@ (800e8dc <prvResetNextTaskUnblockTime+0x28>)
 800e8be:	f04f 32ff 	mov.w	r2, #4294967295
 800e8c2:	601a      	str	r2, [r3, #0]
 800e8c4:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e8c6:	4b04      	ldr	r3, [pc, #16]	@ (800e8d8 <prvResetNextTaskUnblockTime+0x24>)
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	68db      	ldr	r3, [r3, #12]
 800e8cc:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e8ce:	685a      	ldr	r2, [r3, #4]
 800e8d0:	4b02      	ldr	r3, [pc, #8]	@ (800e8dc <prvResetNextTaskUnblockTime+0x28>)
 800e8d2:	601a      	str	r2, [r3, #0]
	}
}
 800e8d4:	4770      	bx	lr
 800e8d6:	bf00      	nop
 800e8d8:	20003ee0 	.word	0x20003ee0
 800e8dc:	20003e78 	.word	0x20003e78

0800e8e0 <prvInitialiseNewTask>:
{
 800e8e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8e4:	4680      	mov	r8, r0
 800e8e6:	460d      	mov	r5, r1
 800e8e8:	4617      	mov	r7, r2
 800e8ea:	4699      	mov	r9, r3
 800e8ec:	9e08      	ldr	r6, [sp, #32]
 800e8ee:	f8dd a024 	ldr.w	sl, [sp, #36]	@ 0x24
 800e8f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e8f4:	0092      	lsls	r2, r2, #2
 800e8f6:	21a5      	movs	r1, #165	@ 0xa5
 800e8f8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800e8fa:	f000 ffd6 	bl	800f8aa <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e8fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e900:	f107 4280 	add.w	r2, r7, #1073741824	@ 0x40000000
 800e904:	3a01      	subs	r2, #1
 800e906:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e90a:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 800e90e:	b3a5      	cbz	r5, 800e97a <prvInitialiseNewTask+0x9a>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e910:	f04f 0c00 	mov.w	ip, #0
 800e914:	f1bc 0f0f 	cmp.w	ip, #15
 800e918:	d809      	bhi.n	800e92e <prvInitialiseNewTask+0x4e>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e91a:	f815 300c 	ldrb.w	r3, [r5, ip]
 800e91e:	eb04 020c 	add.w	r2, r4, ip
 800e922:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 800e926:	b113      	cbz	r3, 800e92e <prvInitialiseNewTask+0x4e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e928:	f10c 0c01 	add.w	ip, ip, #1
 800e92c:	e7f2      	b.n	800e914 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e92e:	2300      	movs	r3, #0
 800e930:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e934:	2e37      	cmp	r6, #55	@ 0x37
 800e936:	d900      	bls.n	800e93a <prvInitialiseNewTask+0x5a>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e938:	2637      	movs	r6, #55	@ 0x37
	pxNewTCB->uxPriority = uxPriority;
 800e93a:	62e6      	str	r6, [r4, #44]	@ 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800e93c:	64e6      	str	r6, [r4, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e93e:	2500      	movs	r5, #0
 800e940:	6525      	str	r5, [r4, #80]	@ 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e942:	1d20      	adds	r0, r4, #4
 800e944:	f7fb fac7 	bl	8009ed6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e948:	f104 0018 	add.w	r0, r4, #24
 800e94c:	f7fb fac3 	bl	8009ed6 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e950:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e952:	f1c6 0638 	rsb	r6, r6, #56	@ 0x38
 800e956:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e958:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ulNotifiedValue = 0;
 800e95a:	6565      	str	r5, [r4, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e95c:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e960:	464a      	mov	r2, r9
 800e962:	4641      	mov	r1, r8
 800e964:	4638      	mov	r0, r7
 800e966:	f7fb fd71 	bl	800a44c <pxPortInitialiseStack>
 800e96a:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800e96c:	f1ba 0f00 	cmp.w	sl, #0
 800e970:	d001      	beq.n	800e976 <prvInitialiseNewTask+0x96>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e972:	f8ca 4000 	str.w	r4, [sl]
}
 800e976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e97a:	2300      	movs	r3, #0
 800e97c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 800e980:	e7d8      	b.n	800e934 <prvInitialiseNewTask+0x54>
	...

0800e984 <prvInitialiseTaskLists>:
{
 800e984:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e986:	2400      	movs	r4, #0
 800e988:	e007      	b.n	800e99a <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e98a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800e98e:	0093      	lsls	r3, r2, #2
 800e990:	480e      	ldr	r0, [pc, #56]	@ (800e9cc <prvInitialiseTaskLists+0x48>)
 800e992:	4418      	add	r0, r3
 800e994:	f7fb fa94 	bl	8009ec0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e998:	3401      	adds	r4, #1
 800e99a:	2c37      	cmp	r4, #55	@ 0x37
 800e99c:	d9f5      	bls.n	800e98a <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 800e99e:	4d0c      	ldr	r5, [pc, #48]	@ (800e9d0 <prvInitialiseTaskLists+0x4c>)
 800e9a0:	4628      	mov	r0, r5
 800e9a2:	f7fb fa8d 	bl	8009ec0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e9a6:	4c0b      	ldr	r4, [pc, #44]	@ (800e9d4 <prvInitialiseTaskLists+0x50>)
 800e9a8:	4620      	mov	r0, r4
 800e9aa:	f7fb fa89 	bl	8009ec0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e9ae:	480a      	ldr	r0, [pc, #40]	@ (800e9d8 <prvInitialiseTaskLists+0x54>)
 800e9b0:	f7fb fa86 	bl	8009ec0 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800e9b4:	4809      	ldr	r0, [pc, #36]	@ (800e9dc <prvInitialiseTaskLists+0x58>)
 800e9b6:	f7fb fa83 	bl	8009ec0 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 800e9ba:	4809      	ldr	r0, [pc, #36]	@ (800e9e0 <prvInitialiseTaskLists+0x5c>)
 800e9bc:	f7fb fa80 	bl	8009ec0 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800e9c0:	4b08      	ldr	r3, [pc, #32]	@ (800e9e4 <prvInitialiseTaskLists+0x60>)
 800e9c2:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e9c4:	4b08      	ldr	r3, [pc, #32]	@ (800e9e8 <prvInitialiseTaskLists+0x64>)
 800e9c6:	601c      	str	r4, [r3, #0]
}
 800e9c8:	bd38      	pop	{r3, r4, r5, pc}
 800e9ca:	bf00      	nop
 800e9cc:	20003f0c 	.word	0x20003f0c
 800e9d0:	20003ef8 	.word	0x20003ef8
 800e9d4:	20003ee4 	.word	0x20003ee4
 800e9d8:	20003ec8 	.word	0x20003ec8
 800e9dc:	20003eb4 	.word	0x20003eb4
 800e9e0:	20003e9c 	.word	0x20003e9c
 800e9e4:	20003ee0 	.word	0x20003ee0
 800e9e8:	20003edc 	.word	0x20003edc

0800e9ec <prvAddNewTaskToReadyList>:
{
 800e9ec:	b510      	push	{r4, lr}
 800e9ee:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800e9f0:	f7fb fd58 	bl	800a4a4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800e9f4:	4a22      	ldr	r2, [pc, #136]	@ (800ea80 <prvAddNewTaskToReadyList+0x94>)
 800e9f6:	6813      	ldr	r3, [r2, #0]
 800e9f8:	3301      	adds	r3, #1
 800e9fa:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e9fc:	4b21      	ldr	r3, [pc, #132]	@ (800ea84 <prvAddNewTaskToReadyList+0x98>)
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	b15b      	cbz	r3, 800ea1a <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 800ea02:	4b21      	ldr	r3, [pc, #132]	@ (800ea88 <prvAddNewTaskToReadyList+0x9c>)
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	b96b      	cbnz	r3, 800ea24 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ea08:	4b1e      	ldr	r3, [pc, #120]	@ (800ea84 <prvAddNewTaskToReadyList+0x98>)
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea0e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800ea10:	429a      	cmp	r2, r3
 800ea12:	d807      	bhi.n	800ea24 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 800ea14:	4b1b      	ldr	r3, [pc, #108]	@ (800ea84 <prvAddNewTaskToReadyList+0x98>)
 800ea16:	601c      	str	r4, [r3, #0]
 800ea18:	e004      	b.n	800ea24 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 800ea1a:	4b1a      	ldr	r3, [pc, #104]	@ (800ea84 <prvAddNewTaskToReadyList+0x98>)
 800ea1c:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ea1e:	6813      	ldr	r3, [r2, #0]
 800ea20:	2b01      	cmp	r3, #1
 800ea22:	d029      	beq.n	800ea78 <prvAddNewTaskToReadyList+0x8c>
		uxTaskNumber++;
 800ea24:	4a19      	ldr	r2, [pc, #100]	@ (800ea8c <prvAddNewTaskToReadyList+0xa0>)
 800ea26:	6813      	ldr	r3, [r2, #0]
 800ea28:	3301      	adds	r3, #1
 800ea2a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ea2c:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800ea2e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800ea30:	4b17      	ldr	r3, [pc, #92]	@ (800ea90 <prvAddNewTaskToReadyList+0xa4>)
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	4298      	cmp	r0, r3
 800ea36:	d901      	bls.n	800ea3c <prvAddNewTaskToReadyList+0x50>
 800ea38:	4b15      	ldr	r3, [pc, #84]	@ (800ea90 <prvAddNewTaskToReadyList+0xa4>)
 800ea3a:	6018      	str	r0, [r3, #0]
 800ea3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800ea40:	1d21      	adds	r1, r4, #4
 800ea42:	4b14      	ldr	r3, [pc, #80]	@ (800ea94 <prvAddNewTaskToReadyList+0xa8>)
 800ea44:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ea48:	f7fb fa48 	bl	8009edc <vListInsertEnd>
	taskEXIT_CRITICAL();
 800ea4c:	f7fb fd4c 	bl	800a4e8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800ea50:	4b0d      	ldr	r3, [pc, #52]	@ (800ea88 <prvAddNewTaskToReadyList+0x9c>)
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	b17b      	cbz	r3, 800ea76 <prvAddNewTaskToReadyList+0x8a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ea56:	4b0b      	ldr	r3, [pc, #44]	@ (800ea84 <prvAddNewTaskToReadyList+0x98>)
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ea5c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800ea5e:	429a      	cmp	r2, r3
 800ea60:	d209      	bcs.n	800ea76 <prvAddNewTaskToReadyList+0x8a>
			taskYIELD_IF_USING_PREEMPTION();
 800ea62:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800ea66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea6a:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800ea6e:	f3bf 8f4f 	dsb	sy
 800ea72:	f3bf 8f6f 	isb	sy
}
 800ea76:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 800ea78:	f7ff ff84 	bl	800e984 <prvInitialiseTaskLists>
 800ea7c:	e7d2      	b.n	800ea24 <prvAddNewTaskToReadyList+0x38>
 800ea7e:	bf00      	nop
 800ea80:	20003e98 	.word	0x20003e98
 800ea84:	2000436c 	.word	0x2000436c
 800ea88:	20003e8c 	.word	0x20003e8c
 800ea8c:	20003e7c 	.word	0x20003e7c
 800ea90:	20003e90 	.word	0x20003e90
 800ea94:	20003f0c 	.word	0x20003f0c

0800ea98 <prvDeleteTCB>:
	{
 800ea98:	b510      	push	{r4, lr}
 800ea9a:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ea9c:	f890 3059 	ldrb.w	r3, [r0, #89]	@ 0x59
 800eaa0:	b163      	cbz	r3, 800eabc <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800eaa2:	2b01      	cmp	r3, #1
 800eaa4:	d011      	beq.n	800eaca <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800eaa6:	2b02      	cmp	r3, #2
 800eaa8:	d00e      	beq.n	800eac8 <prvDeleteTCB+0x30>
 800eaaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaae:	f383 8811 	msr	BASEPRI, r3
 800eab2:	f3bf 8f6f 	isb	sy
 800eab6:	f3bf 8f4f 	dsb	sy
 800eaba:	e7fe      	b.n	800eaba <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 800eabc:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 800eabe:	f7fb f9b5 	bl	8009e2c <vPortFree>
				vPortFree( pxTCB );
 800eac2:	4620      	mov	r0, r4
 800eac4:	f7fb f9b2 	bl	8009e2c <vPortFree>
	}
 800eac8:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 800eaca:	f7fb f9af 	bl	8009e2c <vPortFree>
 800eace:	e7fb      	b.n	800eac8 <prvDeleteTCB+0x30>

0800ead0 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ead0:	4b0f      	ldr	r3, [pc, #60]	@ (800eb10 <prvCheckTasksWaitingTermination+0x40>)
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	b1d3      	cbz	r3, 800eb0c <prvCheckTasksWaitingTermination+0x3c>
{
 800ead6:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 800ead8:	f7fb fce4 	bl	800a4a4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eadc:	4b0d      	ldr	r3, [pc, #52]	@ (800eb14 <prvCheckTasksWaitingTermination+0x44>)
 800eade:	68db      	ldr	r3, [r3, #12]
 800eae0:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eae2:	1d20      	adds	r0, r4, #4
 800eae4:	f7fb fa1e 	bl	8009f24 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800eae8:	4a0b      	ldr	r2, [pc, #44]	@ (800eb18 <prvCheckTasksWaitingTermination+0x48>)
 800eaea:	6813      	ldr	r3, [r2, #0]
 800eaec:	3b01      	subs	r3, #1
 800eaee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800eaf0:	4a07      	ldr	r2, [pc, #28]	@ (800eb10 <prvCheckTasksWaitingTermination+0x40>)
 800eaf2:	6813      	ldr	r3, [r2, #0]
 800eaf4:	3b01      	subs	r3, #1
 800eaf6:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 800eaf8:	f7fb fcf6 	bl	800a4e8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800eafc:	4620      	mov	r0, r4
 800eafe:	f7ff ffcb 	bl	800ea98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eb02:	4b03      	ldr	r3, [pc, #12]	@ (800eb10 <prvCheckTasksWaitingTermination+0x40>)
 800eb04:	681b      	ldr	r3, [r3, #0]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d1e6      	bne.n	800ead8 <prvCheckTasksWaitingTermination+0x8>
 }
 800eb0a:	bd10      	pop	{r4, pc}
 800eb0c:	4770      	bx	lr
 800eb0e:	bf00      	nop
 800eb10:	20003eb0 	.word	0x20003eb0
 800eb14:	20003eb4 	.word	0x20003eb4
 800eb18:	20003e98 	.word	0x20003e98

0800eb1c <prvIdleTask>:
{
 800eb1c:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 800eb1e:	f7ff ffd7 	bl	800ead0 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800eb22:	4b07      	ldr	r3, [pc, #28]	@ (800eb40 <prvIdleTask+0x24>)
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	2b01      	cmp	r3, #1
 800eb28:	d9f9      	bls.n	800eb1e <prvIdleTask+0x2>
				taskYIELD();
 800eb2a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800eb2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb32:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800eb36:	f3bf 8f4f 	dsb	sy
 800eb3a:	f3bf 8f6f 	isb	sy
 800eb3e:	e7ee      	b.n	800eb1e <prvIdleTask+0x2>
 800eb40:	20003f0c 	.word	0x20003f0c

0800eb44 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800eb44:	b570      	push	{r4, r5, r6, lr}
 800eb46:	4604      	mov	r4, r0
 800eb48:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800eb4a:	4b17      	ldr	r3, [pc, #92]	@ (800eba8 <prvAddCurrentTaskToDelayedList+0x64>)
 800eb4c:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb4e:	4b17      	ldr	r3, [pc, #92]	@ (800ebac <prvAddCurrentTaskToDelayedList+0x68>)
 800eb50:	6818      	ldr	r0, [r3, #0]
 800eb52:	3004      	adds	r0, #4
 800eb54:	f7fb f9e6 	bl	8009f24 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800eb58:	f1b4 3fff 	cmp.w	r4, #4294967295
 800eb5c:	d00d      	beq.n	800eb7a <prvAddCurrentTaskToDelayedList+0x36>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800eb5e:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800eb60:	4b12      	ldr	r3, [pc, #72]	@ (800ebac <prvAddCurrentTaskToDelayedList+0x68>)
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 800eb66:	42a6      	cmp	r6, r4
 800eb68:	d910      	bls.n	800eb8c <prvAddCurrentTaskToDelayedList+0x48>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eb6a:	4b11      	ldr	r3, [pc, #68]	@ (800ebb0 <prvAddCurrentTaskToDelayedList+0x6c>)
 800eb6c:	6818      	ldr	r0, [r3, #0]
 800eb6e:	4b0f      	ldr	r3, [pc, #60]	@ (800ebac <prvAddCurrentTaskToDelayedList+0x68>)
 800eb70:	6819      	ldr	r1, [r3, #0]
 800eb72:	3104      	adds	r1, #4
 800eb74:	f7fb f9bd 	bl	8009ef2 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800eb78:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800eb7a:	2d00      	cmp	r5, #0
 800eb7c:	d0ef      	beq.n	800eb5e <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eb7e:	4b0b      	ldr	r3, [pc, #44]	@ (800ebac <prvAddCurrentTaskToDelayedList+0x68>)
 800eb80:	6819      	ldr	r1, [r3, #0]
 800eb82:	3104      	adds	r1, #4
 800eb84:	480b      	ldr	r0, [pc, #44]	@ (800ebb4 <prvAddCurrentTaskToDelayedList+0x70>)
 800eb86:	f7fb f9a9 	bl	8009edc <vListInsertEnd>
 800eb8a:	e7f5      	b.n	800eb78 <prvAddCurrentTaskToDelayedList+0x34>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eb8c:	4b0a      	ldr	r3, [pc, #40]	@ (800ebb8 <prvAddCurrentTaskToDelayedList+0x74>)
 800eb8e:	6818      	ldr	r0, [r3, #0]
 800eb90:	4b06      	ldr	r3, [pc, #24]	@ (800ebac <prvAddCurrentTaskToDelayedList+0x68>)
 800eb92:	6819      	ldr	r1, [r3, #0]
 800eb94:	3104      	adds	r1, #4
 800eb96:	f7fb f9ac 	bl	8009ef2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800eb9a:	4b08      	ldr	r3, [pc, #32]	@ (800ebbc <prvAddCurrentTaskToDelayedList+0x78>)
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	42a3      	cmp	r3, r4
 800eba0:	d9ea      	bls.n	800eb78 <prvAddCurrentTaskToDelayedList+0x34>
					xNextTaskUnblockTime = xTimeToWake;
 800eba2:	4b06      	ldr	r3, [pc, #24]	@ (800ebbc <prvAddCurrentTaskToDelayedList+0x78>)
 800eba4:	601c      	str	r4, [r3, #0]
}
 800eba6:	e7e7      	b.n	800eb78 <prvAddCurrentTaskToDelayedList+0x34>
 800eba8:	20003e94 	.word	0x20003e94
 800ebac:	2000436c 	.word	0x2000436c
 800ebb0:	20003edc 	.word	0x20003edc
 800ebb4:	20003e9c 	.word	0x20003e9c
 800ebb8:	20003ee0 	.word	0x20003ee0
 800ebbc:	20003e78 	.word	0x20003e78

0800ebc0 <xTaskCreateStatic>:
	{
 800ebc0:	b530      	push	{r4, r5, lr}
 800ebc2:	b087      	sub	sp, #28
 800ebc4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 800ebc6:	b17c      	cbz	r4, 800ebe8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ebc8:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800ebca:	b1b5      	cbz	r5, 800ebfa <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800ebcc:	255c      	movs	r5, #92	@ 0x5c
 800ebce:	9504      	str	r5, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ebd0:	9d04      	ldr	r5, [sp, #16]
 800ebd2:	2d5c      	cmp	r5, #92	@ 0x5c
 800ebd4:	d01a      	beq.n	800ec0c <xTaskCreateStatic+0x4c>
 800ebd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebda:	f383 8811 	msr	BASEPRI, r3
 800ebde:	f3bf 8f6f 	isb	sy
 800ebe2:	f3bf 8f4f 	dsb	sy
 800ebe6:	e7fe      	b.n	800ebe6 <xTaskCreateStatic+0x26>
 800ebe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebec:	f383 8811 	msr	BASEPRI, r3
 800ebf0:	f3bf 8f6f 	isb	sy
 800ebf4:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 800ebf8:	e7fe      	b.n	800ebf8 <xTaskCreateStatic+0x38>
 800ebfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebfe:	f383 8811 	msr	BASEPRI, r3
 800ec02:	f3bf 8f6f 	isb	sy
 800ec06:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800ec0a:	e7fe      	b.n	800ec0a <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ec0c:	9d04      	ldr	r5, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ec0e:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800ec10:	632c      	str	r4, [r5, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ec12:	2402      	movs	r4, #2
 800ec14:	f885 4059 	strb.w	r4, [r5, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ec18:	2400      	movs	r4, #0
 800ec1a:	9403      	str	r4, [sp, #12]
 800ec1c:	9502      	str	r5, [sp, #8]
 800ec1e:	ac05      	add	r4, sp, #20
 800ec20:	9401      	str	r4, [sp, #4]
 800ec22:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ec24:	9400      	str	r4, [sp, #0]
 800ec26:	f7ff fe5b 	bl	800e8e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ec2a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800ec2c:	f7ff fede 	bl	800e9ec <prvAddNewTaskToReadyList>
	}
 800ec30:	9805      	ldr	r0, [sp, #20]
 800ec32:	b007      	add	sp, #28
 800ec34:	bd30      	pop	{r4, r5, pc}

0800ec36 <xTaskCreate>:
	{
 800ec36:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ec3a:	b085      	sub	sp, #20
 800ec3c:	4607      	mov	r7, r0
 800ec3e:	4688      	mov	r8, r1
 800ec40:	4614      	mov	r4, r2
 800ec42:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ec44:	0090      	lsls	r0, r2, #2
 800ec46:	f7fb f865 	bl	8009d14 <pvPortMalloc>
			if( pxStack != NULL )
 800ec4a:	b308      	cbz	r0, 800ec90 <xTaskCreate+0x5a>
 800ec4c:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ec4e:	205c      	movs	r0, #92	@ 0x5c
 800ec50:	f7fb f860 	bl	8009d14 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800ec54:	4605      	mov	r5, r0
 800ec56:	b1a8      	cbz	r0, 800ec84 <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 800ec58:	f8c0 9030 	str.w	r9, [r0, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ec5c:	2300      	movs	r3, #0
 800ec5e:	f880 3059 	strb.w	r3, [r0, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ec62:	9303      	str	r3, [sp, #12]
 800ec64:	9002      	str	r0, [sp, #8]
 800ec66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ec68:	9301      	str	r3, [sp, #4]
 800ec6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec6c:	9300      	str	r3, [sp, #0]
 800ec6e:	4633      	mov	r3, r6
 800ec70:	4622      	mov	r2, r4
 800ec72:	4641      	mov	r1, r8
 800ec74:	4638      	mov	r0, r7
 800ec76:	f7ff fe33 	bl	800e8e0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ec7a:	4628      	mov	r0, r5
 800ec7c:	f7ff feb6 	bl	800e9ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ec80:	2001      	movs	r0, #1
 800ec82:	e007      	b.n	800ec94 <xTaskCreate+0x5e>
					vPortFree( pxStack );
 800ec84:	4648      	mov	r0, r9
 800ec86:	f7fb f8d1 	bl	8009e2c <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ec8a:	f04f 30ff 	mov.w	r0, #4294967295
 800ec8e:	e001      	b.n	800ec94 <xTaskCreate+0x5e>
 800ec90:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800ec94:	b005      	add	sp, #20
 800ec96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0800ec9c <vTaskStartScheduler>:
{
 800ec9c:	b510      	push	{r4, lr}
 800ec9e:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800eca0:	2400      	movs	r4, #0
 800eca2:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800eca4:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800eca6:	aa07      	add	r2, sp, #28
 800eca8:	a906      	add	r1, sp, #24
 800ecaa:	a805      	add	r0, sp, #20
 800ecac:	f7fa fd1c 	bl	80096e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ecb0:	9b05      	ldr	r3, [sp, #20]
 800ecb2:	9302      	str	r3, [sp, #8]
 800ecb4:	9b06      	ldr	r3, [sp, #24]
 800ecb6:	9301      	str	r3, [sp, #4]
 800ecb8:	9400      	str	r4, [sp, #0]
 800ecba:	4623      	mov	r3, r4
 800ecbc:	9a07      	ldr	r2, [sp, #28]
 800ecbe:	4917      	ldr	r1, [pc, #92]	@ (800ed1c <vTaskStartScheduler+0x80>)
 800ecc0:	4817      	ldr	r0, [pc, #92]	@ (800ed20 <vTaskStartScheduler+0x84>)
 800ecc2:	f7ff ff7d 	bl	800ebc0 <xTaskCreateStatic>
 800ecc6:	4b17      	ldr	r3, [pc, #92]	@ (800ed24 <vTaskStartScheduler+0x88>)
 800ecc8:	6018      	str	r0, [r3, #0]
		if( xIdleTaskHandle != NULL )
 800ecca:	b1c0      	cbz	r0, 800ecfe <vTaskStartScheduler+0x62>
			xReturn = xTimerCreateTimerTask();
 800eccc:	f000 fc06 	bl	800f4dc <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 800ecd0:	2801      	cmp	r0, #1
 800ecd2:	d115      	bne.n	800ed00 <vTaskStartScheduler+0x64>
 800ecd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecd8:	f383 8811 	msr	BASEPRI, r3
 800ecdc:	f3bf 8f6f 	isb	sy
 800ece0:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800ece4:	4b10      	ldr	r3, [pc, #64]	@ (800ed28 <vTaskStartScheduler+0x8c>)
 800ece6:	f04f 32ff 	mov.w	r2, #4294967295
 800ecea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ecec:	4b0f      	ldr	r3, [pc, #60]	@ (800ed2c <vTaskStartScheduler+0x90>)
 800ecee:	2201      	movs	r2, #1
 800ecf0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ecf2:	4b0f      	ldr	r3, [pc, #60]	@ (800ed30 <vTaskStartScheduler+0x94>)
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 800ecf8:	f7fb fc6e 	bl	800a5d8 <xPortStartScheduler>
		}
 800ecfc:	e003      	b.n	800ed06 <vTaskStartScheduler+0x6a>
			xReturn = pdFAIL;
 800ecfe:	2000      	movs	r0, #0
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ed00:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ed04:	d001      	beq.n	800ed0a <vTaskStartScheduler+0x6e>
}
 800ed06:	b008      	add	sp, #32
 800ed08:	bd10      	pop	{r4, pc}
 800ed0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed0e:	f383 8811 	msr	BASEPRI, r3
 800ed12:	f3bf 8f6f 	isb	sy
 800ed16:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ed1a:	e7fe      	b.n	800ed1a <vTaskStartScheduler+0x7e>
 800ed1c:	0800fc94 	.word	0x0800fc94
 800ed20:	0800eb1d 	.word	0x0800eb1d
 800ed24:	20003e74 	.word	0x20003e74
 800ed28:	20003e78 	.word	0x20003e78
 800ed2c:	20003e8c 	.word	0x20003e8c
 800ed30:	20003e94 	.word	0x20003e94

0800ed34 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 800ed34:	4a02      	ldr	r2, [pc, #8]	@ (800ed40 <vTaskSuspendAll+0xc>)
 800ed36:	6813      	ldr	r3, [r2, #0]
 800ed38:	3301      	adds	r3, #1
 800ed3a:	6013      	str	r3, [r2, #0]
}
 800ed3c:	4770      	bx	lr
 800ed3e:	bf00      	nop
 800ed40:	20003e70 	.word	0x20003e70

0800ed44 <xTaskGetTickCount>:
		xTicks = xTickCount;
 800ed44:	4b01      	ldr	r3, [pc, #4]	@ (800ed4c <xTaskGetTickCount+0x8>)
 800ed46:	6818      	ldr	r0, [r3, #0]
}
 800ed48:	4770      	bx	lr
 800ed4a:	bf00      	nop
 800ed4c:	20003e94 	.word	0x20003e94

0800ed50 <xTaskGetTickCountFromISR>:
{
 800ed50:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ed52:	f7fb fccd 	bl	800a6f0 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 800ed56:	4b01      	ldr	r3, [pc, #4]	@ (800ed5c <xTaskGetTickCountFromISR+0xc>)
 800ed58:	6818      	ldr	r0, [r3, #0]
}
 800ed5a:	bd08      	pop	{r3, pc}
 800ed5c:	20003e94 	.word	0x20003e94

0800ed60 <xTaskIncrementTick>:
{
 800ed60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ed62:	4b3a      	ldr	r3, [pc, #232]	@ (800ee4c <xTaskIncrementTick+0xec>)
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d169      	bne.n	800ee3e <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ed6a:	4b39      	ldr	r3, [pc, #228]	@ (800ee50 <xTaskIncrementTick+0xf0>)
 800ed6c:	681d      	ldr	r5, [r3, #0]
 800ed6e:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 800ed70:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ed72:	b9c5      	cbnz	r5, 800eda6 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800ed74:	4b37      	ldr	r3, [pc, #220]	@ (800ee54 <xTaskIncrementTick+0xf4>)
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	681b      	ldr	r3, [r3, #0]
 800ed7a:	b143      	cbz	r3, 800ed8e <xTaskIncrementTick+0x2e>
 800ed7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed80:	f383 8811 	msr	BASEPRI, r3
 800ed84:	f3bf 8f6f 	isb	sy
 800ed88:	f3bf 8f4f 	dsb	sy
 800ed8c:	e7fe      	b.n	800ed8c <xTaskIncrementTick+0x2c>
 800ed8e:	4a31      	ldr	r2, [pc, #196]	@ (800ee54 <xTaskIncrementTick+0xf4>)
 800ed90:	6811      	ldr	r1, [r2, #0]
 800ed92:	4b31      	ldr	r3, [pc, #196]	@ (800ee58 <xTaskIncrementTick+0xf8>)
 800ed94:	6818      	ldr	r0, [r3, #0]
 800ed96:	6010      	str	r0, [r2, #0]
 800ed98:	6019      	str	r1, [r3, #0]
 800ed9a:	4a30      	ldr	r2, [pc, #192]	@ (800ee5c <xTaskIncrementTick+0xfc>)
 800ed9c:	6813      	ldr	r3, [r2, #0]
 800ed9e:	3301      	adds	r3, #1
 800eda0:	6013      	str	r3, [r2, #0]
 800eda2:	f7ff fd87 	bl	800e8b4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800eda6:	4b2e      	ldr	r3, [pc, #184]	@ (800ee60 <xTaskIncrementTick+0x100>)
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	42ab      	cmp	r3, r5
 800edac:	d93d      	bls.n	800ee2a <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 800edae:	2700      	movs	r7, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800edb0:	4b2c      	ldr	r3, [pc, #176]	@ (800ee64 <xTaskIncrementTick+0x104>)
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edb6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800edba:	009a      	lsls	r2, r3, #2
 800edbc:	4b2a      	ldr	r3, [pc, #168]	@ (800ee68 <xTaskIncrementTick+0x108>)
 800edbe:	589b      	ldr	r3, [r3, r2]
 800edc0:	2b01      	cmp	r3, #1
 800edc2:	d900      	bls.n	800edc6 <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 800edc4:	2701      	movs	r7, #1
			if( xYieldPending != pdFALSE )
 800edc6:	4b29      	ldr	r3, [pc, #164]	@ (800ee6c <xTaskIncrementTick+0x10c>)
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d03c      	beq.n	800ee48 <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 800edce:	2701      	movs	r7, #1
	return xSwitchRequired;
 800edd0:	e03a      	b.n	800ee48 <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 800edd2:	2701      	movs	r7, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800edd4:	4b1f      	ldr	r3, [pc, #124]	@ (800ee54 <xTaskIncrementTick+0xf4>)
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	b343      	cbz	r3, 800ee2e <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eddc:	4b1d      	ldr	r3, [pc, #116]	@ (800ee54 <xTaskIncrementTick+0xf4>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	68db      	ldr	r3, [r3, #12]
 800ede2:	68dc      	ldr	r4, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ede4:	6863      	ldr	r3, [r4, #4]
					if( xConstTickCount < xItemValue )
 800ede6:	429d      	cmp	r5, r3
 800ede8:	d326      	bcc.n	800ee38 <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800edea:	1d26      	adds	r6, r4, #4
 800edec:	4630      	mov	r0, r6
 800edee:	f7fb f899 	bl	8009f24 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800edf2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800edf4:	b11b      	cbz	r3, 800edfe <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800edf6:	f104 0018 	add.w	r0, r4, #24
 800edfa:	f7fb f893 	bl	8009f24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800edfe:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800ee00:	4a1b      	ldr	r2, [pc, #108]	@ (800ee70 <xTaskIncrementTick+0x110>)
 800ee02:	6812      	ldr	r2, [r2, #0]
 800ee04:	4293      	cmp	r3, r2
 800ee06:	d901      	bls.n	800ee0c <xTaskIncrementTick+0xac>
 800ee08:	4a19      	ldr	r2, [pc, #100]	@ (800ee70 <xTaskIncrementTick+0x110>)
 800ee0a:	6013      	str	r3, [r2, #0]
 800ee0c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ee10:	009a      	lsls	r2, r3, #2
 800ee12:	4631      	mov	r1, r6
 800ee14:	4814      	ldr	r0, [pc, #80]	@ (800ee68 <xTaskIncrementTick+0x108>)
 800ee16:	4410      	add	r0, r2
 800ee18:	f7fb f860 	bl	8009edc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ee1c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ee1e:	4b11      	ldr	r3, [pc, #68]	@ (800ee64 <xTaskIncrementTick+0x104>)
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee24:	429a      	cmp	r2, r3
 800ee26:	d2d4      	bcs.n	800edd2 <xTaskIncrementTick+0x72>
 800ee28:	e7d4      	b.n	800edd4 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 800ee2a:	2700      	movs	r7, #0
 800ee2c:	e7d2      	b.n	800edd4 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ee2e:	4b0c      	ldr	r3, [pc, #48]	@ (800ee60 <xTaskIncrementTick+0x100>)
 800ee30:	f04f 32ff 	mov.w	r2, #4294967295
 800ee34:	601a      	str	r2, [r3, #0]
					break;
 800ee36:	e7bb      	b.n	800edb0 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 800ee38:	4a09      	ldr	r2, [pc, #36]	@ (800ee60 <xTaskIncrementTick+0x100>)
 800ee3a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ee3c:	e7b8      	b.n	800edb0 <xTaskIncrementTick+0x50>
		++xPendedTicks;
 800ee3e:	4a0d      	ldr	r2, [pc, #52]	@ (800ee74 <xTaskIncrementTick+0x114>)
 800ee40:	6813      	ldr	r3, [r2, #0]
 800ee42:	3301      	adds	r3, #1
 800ee44:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 800ee46:	2700      	movs	r7, #0
}
 800ee48:	4638      	mov	r0, r7
 800ee4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee4c:	20003e70 	.word	0x20003e70
 800ee50:	20003e94 	.word	0x20003e94
 800ee54:	20003ee0 	.word	0x20003ee0
 800ee58:	20003edc 	.word	0x20003edc
 800ee5c:	20003e80 	.word	0x20003e80
 800ee60:	20003e78 	.word	0x20003e78
 800ee64:	2000436c 	.word	0x2000436c
 800ee68:	20003f0c 	.word	0x20003f0c
 800ee6c:	20003e84 	.word	0x20003e84
 800ee70:	20003e90 	.word	0x20003e90
 800ee74:	20003e88 	.word	0x20003e88

0800ee78 <xTaskResumeAll>:
{
 800ee78:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 800ee7a:	4b35      	ldr	r3, [pc, #212]	@ (800ef50 <xTaskResumeAll+0xd8>)
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	b943      	cbnz	r3, 800ee92 <xTaskResumeAll+0x1a>
 800ee80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee84:	f383 8811 	msr	BASEPRI, r3
 800ee88:	f3bf 8f6f 	isb	sy
 800ee8c:	f3bf 8f4f 	dsb	sy
 800ee90:	e7fe      	b.n	800ee90 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 800ee92:	f7fb fb07 	bl	800a4a4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800ee96:	4b2e      	ldr	r3, [pc, #184]	@ (800ef50 <xTaskResumeAll+0xd8>)
 800ee98:	681a      	ldr	r2, [r3, #0]
 800ee9a:	3a01      	subs	r2, #1
 800ee9c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d14f      	bne.n	800ef44 <xTaskResumeAll+0xcc>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800eea4:	4b2b      	ldr	r3, [pc, #172]	@ (800ef54 <xTaskResumeAll+0xdc>)
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	b90b      	cbnz	r3, 800eeae <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 800eeaa:	2400      	movs	r4, #0
 800eeac:	e04b      	b.n	800ef46 <xTaskResumeAll+0xce>
TCB_t *pxTCB = NULL;
 800eeae:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800eeb0:	4b29      	ldr	r3, [pc, #164]	@ (800ef58 <xTaskResumeAll+0xe0>)
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	b31b      	cbz	r3, 800eefe <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eeb6:	4b28      	ldr	r3, [pc, #160]	@ (800ef58 <xTaskResumeAll+0xe0>)
 800eeb8:	68db      	ldr	r3, [r3, #12]
 800eeba:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800eebc:	f104 0018 	add.w	r0, r4, #24
 800eec0:	f7fb f830 	bl	8009f24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eec4:	1d25      	adds	r5, r4, #4
 800eec6:	4628      	mov	r0, r5
 800eec8:	f7fb f82c 	bl	8009f24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800eecc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800eece:	4b23      	ldr	r3, [pc, #140]	@ (800ef5c <xTaskResumeAll+0xe4>)
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	4298      	cmp	r0, r3
 800eed4:	d901      	bls.n	800eeda <xTaskResumeAll+0x62>
 800eed6:	4b21      	ldr	r3, [pc, #132]	@ (800ef5c <xTaskResumeAll+0xe4>)
 800eed8:	6018      	str	r0, [r3, #0]
 800eeda:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800eede:	4629      	mov	r1, r5
 800eee0:	4b1f      	ldr	r3, [pc, #124]	@ (800ef60 <xTaskResumeAll+0xe8>)
 800eee2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800eee6:	f7fa fff9 	bl	8009edc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800eeea:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800eeec:	4b1d      	ldr	r3, [pc, #116]	@ (800ef64 <xTaskResumeAll+0xec>)
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eef2:	429a      	cmp	r2, r3
 800eef4:	d3dc      	bcc.n	800eeb0 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 800eef6:	4b1c      	ldr	r3, [pc, #112]	@ (800ef68 <xTaskResumeAll+0xf0>)
 800eef8:	2201      	movs	r2, #1
 800eefa:	601a      	str	r2, [r3, #0]
 800eefc:	e7d8      	b.n	800eeb0 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 800eefe:	b10c      	cbz	r4, 800ef04 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 800ef00:	f7ff fcd8 	bl	800e8b4 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ef04:	4b19      	ldr	r3, [pc, #100]	@ (800ef6c <xTaskResumeAll+0xf4>)
 800ef06:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 800ef08:	b984      	cbnz	r4, 800ef2c <xTaskResumeAll+0xb4>
				if( xYieldPending != pdFALSE )
 800ef0a:	4b17      	ldr	r3, [pc, #92]	@ (800ef68 <xTaskResumeAll+0xf0>)
 800ef0c:	681c      	ldr	r4, [r3, #0]
 800ef0e:	b1d4      	cbz	r4, 800ef46 <xTaskResumeAll+0xce>
					taskYIELD_IF_USING_PREEMPTION();
 800ef10:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800ef14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef18:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800ef1c:	f3bf 8f4f 	dsb	sy
 800ef20:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800ef24:	2401      	movs	r4, #1
 800ef26:	e00e      	b.n	800ef46 <xTaskResumeAll+0xce>
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ef28:	3c01      	subs	r4, #1
 800ef2a:	d007      	beq.n	800ef3c <xTaskResumeAll+0xc4>
							if( xTaskIncrementTick() != pdFALSE )
 800ef2c:	f7ff ff18 	bl	800ed60 <xTaskIncrementTick>
 800ef30:	2800      	cmp	r0, #0
 800ef32:	d0f9      	beq.n	800ef28 <xTaskResumeAll+0xb0>
								xYieldPending = pdTRUE;
 800ef34:	4b0c      	ldr	r3, [pc, #48]	@ (800ef68 <xTaskResumeAll+0xf0>)
 800ef36:	2201      	movs	r2, #1
 800ef38:	601a      	str	r2, [r3, #0]
 800ef3a:	e7f5      	b.n	800ef28 <xTaskResumeAll+0xb0>
						xPendedTicks = 0;
 800ef3c:	4b0b      	ldr	r3, [pc, #44]	@ (800ef6c <xTaskResumeAll+0xf4>)
 800ef3e:	2200      	movs	r2, #0
 800ef40:	601a      	str	r2, [r3, #0]
 800ef42:	e7e2      	b.n	800ef0a <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 800ef44:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800ef46:	f7fb facf 	bl	800a4e8 <vPortExitCritical>
}
 800ef4a:	4620      	mov	r0, r4
 800ef4c:	bd38      	pop	{r3, r4, r5, pc}
 800ef4e:	bf00      	nop
 800ef50:	20003e70 	.word	0x20003e70
 800ef54:	20003e98 	.word	0x20003e98
 800ef58:	20003ec8 	.word	0x20003ec8
 800ef5c:	20003e90 	.word	0x20003e90
 800ef60:	20003f0c 	.word	0x20003f0c
 800ef64:	2000436c 	.word	0x2000436c
 800ef68:	20003e84 	.word	0x20003e84
 800ef6c:	20003e88 	.word	0x20003e88

0800ef70 <vTaskDelay>:
	{
 800ef70:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ef72:	b1a8      	cbz	r0, 800efa0 <vTaskDelay+0x30>
 800ef74:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800ef76:	4b10      	ldr	r3, [pc, #64]	@ (800efb8 <vTaskDelay+0x48>)
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	b143      	cbz	r3, 800ef8e <vTaskDelay+0x1e>
 800ef7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef80:	f383 8811 	msr	BASEPRI, r3
 800ef84:	f3bf 8f6f 	isb	sy
 800ef88:	f3bf 8f4f 	dsb	sy
 800ef8c:	e7fe      	b.n	800ef8c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800ef8e:	f7ff fed1 	bl	800ed34 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ef92:	2100      	movs	r1, #0
 800ef94:	4620      	mov	r0, r4
 800ef96:	f7ff fdd5 	bl	800eb44 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800ef9a:	f7ff ff6d 	bl	800ee78 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 800ef9e:	b948      	cbnz	r0, 800efb4 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 800efa0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800efa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800efa8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800efac:	f3bf 8f4f 	dsb	sy
 800efb0:	f3bf 8f6f 	isb	sy
	}
 800efb4:	bd10      	pop	{r4, pc}
 800efb6:	bf00      	nop
 800efb8:	20003e70 	.word	0x20003e70

0800efbc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800efbc:	4b20      	ldr	r3, [pc, #128]	@ (800f040 <vTaskSwitchContext+0x84>)
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	b11b      	cbz	r3, 800efca <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 800efc2:	4b20      	ldr	r3, [pc, #128]	@ (800f044 <vTaskSwitchContext+0x88>)
 800efc4:	2201      	movs	r2, #1
 800efc6:	601a      	str	r2, [r3, #0]
 800efc8:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800efca:	4b1e      	ldr	r3, [pc, #120]	@ (800f044 <vTaskSwitchContext+0x88>)
 800efcc:	2200      	movs	r2, #0
 800efce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800efd0:	4b1d      	ldr	r3, [pc, #116]	@ (800f048 <vTaskSwitchContext+0x8c>)
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800efd8:	008a      	lsls	r2, r1, #2
 800efda:	491c      	ldr	r1, [pc, #112]	@ (800f04c <vTaskSwitchContext+0x90>)
 800efdc:	588a      	ldr	r2, [r1, r2]
 800efde:	b95a      	cbnz	r2, 800eff8 <vTaskSwitchContext+0x3c>
 800efe0:	b10b      	cbz	r3, 800efe6 <vTaskSwitchContext+0x2a>
 800efe2:	3b01      	subs	r3, #1
 800efe4:	e7f6      	b.n	800efd4 <vTaskSwitchContext+0x18>
 800efe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efea:	f383 8811 	msr	BASEPRI, r3
 800efee:	f3bf 8f6f 	isb	sy
 800eff2:	f3bf 8f4f 	dsb	sy
 800eff6:	e7fe      	b.n	800eff6 <vTaskSwitchContext+0x3a>
 800eff8:	4608      	mov	r0, r1
 800effa:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800effe:	008a      	lsls	r2, r1, #2
 800f000:	4402      	add	r2, r0
 800f002:	6851      	ldr	r1, [r2, #4]
 800f004:	6849      	ldr	r1, [r1, #4]
 800f006:	6051      	str	r1, [r2, #4]
 800f008:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800f00c:	ea4f 028c 	mov.w	r2, ip, lsl #2
 800f010:	3208      	adds	r2, #8
 800f012:	4402      	add	r2, r0
 800f014:	4291      	cmp	r1, r2
 800f016:	d00b      	beq.n	800f030 <vTaskSwitchContext+0x74>
 800f018:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800f01c:	0091      	lsls	r1, r2, #2
 800f01e:	4a0b      	ldr	r2, [pc, #44]	@ (800f04c <vTaskSwitchContext+0x90>)
 800f020:	440a      	add	r2, r1
 800f022:	6852      	ldr	r2, [r2, #4]
 800f024:	68d1      	ldr	r1, [r2, #12]
 800f026:	4a0a      	ldr	r2, [pc, #40]	@ (800f050 <vTaskSwitchContext+0x94>)
 800f028:	6011      	str	r1, [r2, #0]
 800f02a:	4a07      	ldr	r2, [pc, #28]	@ (800f048 <vTaskSwitchContext+0x8c>)
 800f02c:	6013      	str	r3, [r2, #0]
}
 800f02e:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f030:	6848      	ldr	r0, [r1, #4]
 800f032:	4662      	mov	r2, ip
 800f034:	0091      	lsls	r1, r2, #2
 800f036:	4a05      	ldr	r2, [pc, #20]	@ (800f04c <vTaskSwitchContext+0x90>)
 800f038:	440a      	add	r2, r1
 800f03a:	6050      	str	r0, [r2, #4]
 800f03c:	e7ec      	b.n	800f018 <vTaskSwitchContext+0x5c>
 800f03e:	bf00      	nop
 800f040:	20003e70 	.word	0x20003e70
 800f044:	20003e84 	.word	0x20003e84
 800f048:	20003e90 	.word	0x20003e90
 800f04c:	20003f0c 	.word	0x20003f0c
 800f050:	2000436c 	.word	0x2000436c

0800f054 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 800f054:	b158      	cbz	r0, 800f06e <vTaskPlaceOnEventList+0x1a>
{
 800f056:	b510      	push	{r4, lr}
 800f058:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f05a:	4a09      	ldr	r2, [pc, #36]	@ (800f080 <vTaskPlaceOnEventList+0x2c>)
 800f05c:	6811      	ldr	r1, [r2, #0]
 800f05e:	3118      	adds	r1, #24
 800f060:	f7fa ff47 	bl	8009ef2 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f064:	2101      	movs	r1, #1
 800f066:	4620      	mov	r0, r4
 800f068:	f7ff fd6c 	bl	800eb44 <prvAddCurrentTaskToDelayedList>
}
 800f06c:	bd10      	pop	{r4, pc}
 800f06e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f072:	f383 8811 	msr	BASEPRI, r3
 800f076:	f3bf 8f6f 	isb	sy
 800f07a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 800f07e:	e7fe      	b.n	800f07e <vTaskPlaceOnEventList+0x2a>
 800f080:	2000436c 	.word	0x2000436c

0800f084 <vTaskPlaceOnEventListRestricted>:
	{
 800f084:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 800f086:	b170      	cbz	r0, 800f0a6 <vTaskPlaceOnEventListRestricted+0x22>
 800f088:	460d      	mov	r5, r1
 800f08a:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f08c:	4a0a      	ldr	r2, [pc, #40]	@ (800f0b8 <vTaskPlaceOnEventListRestricted+0x34>)
 800f08e:	6811      	ldr	r1, [r2, #0]
 800f090:	3118      	adds	r1, #24
 800f092:	f7fa ff23 	bl	8009edc <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800f096:	b10c      	cbz	r4, 800f09c <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 800f098:	f04f 35ff 	mov.w	r5, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f09c:	4621      	mov	r1, r4
 800f09e:	4628      	mov	r0, r5
 800f0a0:	f7ff fd50 	bl	800eb44 <prvAddCurrentTaskToDelayedList>
	}
 800f0a4:	bd38      	pop	{r3, r4, r5, pc}
 800f0a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0aa:	f383 8811 	msr	BASEPRI, r3
 800f0ae:	f3bf 8f6f 	isb	sy
 800f0b2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 800f0b6:	e7fe      	b.n	800f0b6 <vTaskPlaceOnEventListRestricted+0x32>
 800f0b8:	2000436c 	.word	0x2000436c

0800f0bc <xTaskRemoveFromEventList>:
{
 800f0bc:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f0be:	68c3      	ldr	r3, [r0, #12]
 800f0c0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800f0c2:	b324      	cbz	r4, 800f10e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f0c4:	f104 0518 	add.w	r5, r4, #24
 800f0c8:	4628      	mov	r0, r5
 800f0ca:	f7fa ff2b 	bl	8009f24 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f0ce:	4b18      	ldr	r3, [pc, #96]	@ (800f130 <xTaskRemoveFromEventList+0x74>)
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	bb2b      	cbnz	r3, 800f120 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f0d4:	1d25      	adds	r5, r4, #4
 800f0d6:	4628      	mov	r0, r5
 800f0d8:	f7fa ff24 	bl	8009f24 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f0dc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800f0de:	4b15      	ldr	r3, [pc, #84]	@ (800f134 <xTaskRemoveFromEventList+0x78>)
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	4298      	cmp	r0, r3
 800f0e4:	d901      	bls.n	800f0ea <xTaskRemoveFromEventList+0x2e>
 800f0e6:	4b13      	ldr	r3, [pc, #76]	@ (800f134 <xTaskRemoveFromEventList+0x78>)
 800f0e8:	6018      	str	r0, [r3, #0]
 800f0ea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800f0ee:	4629      	mov	r1, r5
 800f0f0:	4b11      	ldr	r3, [pc, #68]	@ (800f138 <xTaskRemoveFromEventList+0x7c>)
 800f0f2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f0f6:	f7fa fef1 	bl	8009edc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f0fa:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800f0fc:	4b0f      	ldr	r3, [pc, #60]	@ (800f13c <xTaskRemoveFromEventList+0x80>)
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f102:	429a      	cmp	r2, r3
 800f104:	d911      	bls.n	800f12a <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 800f106:	2001      	movs	r0, #1
 800f108:	4b0d      	ldr	r3, [pc, #52]	@ (800f140 <xTaskRemoveFromEventList+0x84>)
 800f10a:	6018      	str	r0, [r3, #0]
}
 800f10c:	bd38      	pop	{r3, r4, r5, pc}
 800f10e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f112:	f383 8811 	msr	BASEPRI, r3
 800f116:	f3bf 8f6f 	isb	sy
 800f11a:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 800f11e:	e7fe      	b.n	800f11e <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f120:	4629      	mov	r1, r5
 800f122:	4808      	ldr	r0, [pc, #32]	@ (800f144 <xTaskRemoveFromEventList+0x88>)
 800f124:	f7fa feda 	bl	8009edc <vListInsertEnd>
 800f128:	e7e7      	b.n	800f0fa <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 800f12a:	2000      	movs	r0, #0
	return xReturn;
 800f12c:	e7ee      	b.n	800f10c <xTaskRemoveFromEventList+0x50>
 800f12e:	bf00      	nop
 800f130:	20003e70 	.word	0x20003e70
 800f134:	20003e90 	.word	0x20003e90
 800f138:	20003f0c 	.word	0x20003f0c
 800f13c:	2000436c 	.word	0x2000436c
 800f140:	20003e84 	.word	0x20003e84
 800f144:	20003ec8 	.word	0x20003ec8

0800f148 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f148:	4b03      	ldr	r3, [pc, #12]	@ (800f158 <vTaskInternalSetTimeOutState+0x10>)
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f14e:	4b03      	ldr	r3, [pc, #12]	@ (800f15c <vTaskInternalSetTimeOutState+0x14>)
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	6043      	str	r3, [r0, #4]
}
 800f154:	4770      	bx	lr
 800f156:	bf00      	nop
 800f158:	20003e80 	.word	0x20003e80
 800f15c:	20003e94 	.word	0x20003e94

0800f160 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 800f160:	b1e0      	cbz	r0, 800f19c <xTaskCheckForTimeOut+0x3c>
{
 800f162:	b570      	push	{r4, r5, r6, lr}
 800f164:	460c      	mov	r4, r1
 800f166:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 800f168:	b309      	cbz	r1, 800f1ae <xTaskCheckForTimeOut+0x4e>
	taskENTER_CRITICAL();
 800f16a:	f7fb f99b 	bl	800a4a4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 800f16e:	4b1c      	ldr	r3, [pc, #112]	@ (800f1e0 <xTaskCheckForTimeOut+0x80>)
 800f170:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f172:	686b      	ldr	r3, [r5, #4]
 800f174:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
 800f176:	6822      	ldr	r2, [r4, #0]
 800f178:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f17c:	d028      	beq.n	800f1d0 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f17e:	f8df c064 	ldr.w	ip, [pc, #100]	@ 800f1e4 <xTaskCheckForTimeOut+0x84>
 800f182:	f8dc c000 	ldr.w	ip, [ip]
 800f186:	682e      	ldr	r6, [r5, #0]
 800f188:	4566      	cmp	r6, ip
 800f18a:	d001      	beq.n	800f190 <xTaskCheckForTimeOut+0x30>
 800f18c:	428b      	cmp	r3, r1
 800f18e:	d924      	bls.n	800f1da <xTaskCheckForTimeOut+0x7a>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f190:	4282      	cmp	r2, r0
 800f192:	d815      	bhi.n	800f1c0 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait = 0;
 800f194:	2300      	movs	r3, #0
 800f196:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 800f198:	2401      	movs	r4, #1
 800f19a:	e01a      	b.n	800f1d2 <xTaskCheckForTimeOut+0x72>
 800f19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1a0:	f383 8811 	msr	BASEPRI, r3
 800f1a4:	f3bf 8f6f 	isb	sy
 800f1a8:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 800f1ac:	e7fe      	b.n	800f1ac <xTaskCheckForTimeOut+0x4c>
 800f1ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1b2:	f383 8811 	msr	BASEPRI, r3
 800f1b6:	f3bf 8f6f 	isb	sy
 800f1ba:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 800f1be:	e7fe      	b.n	800f1be <xTaskCheckForTimeOut+0x5e>
			*pxTicksToWait -= xElapsedTime;
 800f1c0:	1a5b      	subs	r3, r3, r1
 800f1c2:	4413      	add	r3, r2
 800f1c4:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f1c6:	4628      	mov	r0, r5
 800f1c8:	f7ff ffbe 	bl	800f148 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f1cc:	2400      	movs	r4, #0
 800f1ce:	e000      	b.n	800f1d2 <xTaskCheckForTimeOut+0x72>
				xReturn = pdFALSE;
 800f1d0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800f1d2:	f7fb f989 	bl	800a4e8 <vPortExitCritical>
}
 800f1d6:	4620      	mov	r0, r4
 800f1d8:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 800f1da:	2401      	movs	r4, #1
 800f1dc:	e7f9      	b.n	800f1d2 <xTaskCheckForTimeOut+0x72>
 800f1de:	bf00      	nop
 800f1e0:	20003e94 	.word	0x20003e94
 800f1e4:	20003e80 	.word	0x20003e80

0800f1e8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800f1e8:	4b01      	ldr	r3, [pc, #4]	@ (800f1f0 <vTaskMissedYield+0x8>)
 800f1ea:	2201      	movs	r2, #1
 800f1ec:	601a      	str	r2, [r3, #0]
}
 800f1ee:	4770      	bx	lr
 800f1f0:	20003e84 	.word	0x20003e84

0800f1f4 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 800f1f4:	4b01      	ldr	r3, [pc, #4]	@ (800f1fc <xTaskGetCurrentTaskHandle+0x8>)
 800f1f6:	6818      	ldr	r0, [r3, #0]
	}
 800f1f8:	4770      	bx	lr
 800f1fa:	bf00      	nop
 800f1fc:	2000436c 	.word	0x2000436c

0800f200 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800f200:	4b05      	ldr	r3, [pc, #20]	@ (800f218 <xTaskGetSchedulerState+0x18>)
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	b133      	cbz	r3, 800f214 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f206:	4b05      	ldr	r3, [pc, #20]	@ (800f21c <xTaskGetSchedulerState+0x1c>)
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	b10b      	cbz	r3, 800f210 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 800f20c:	2000      	movs	r0, #0
	}
 800f20e:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 800f210:	2002      	movs	r0, #2
 800f212:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f214:	2001      	movs	r0, #1
 800f216:	4770      	bx	lr
 800f218:	20003e8c 	.word	0x20003e8c
 800f21c:	20003e70 	.word	0x20003e70

0800f220 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 800f220:	2800      	cmp	r0, #0
 800f222:	d03e      	beq.n	800f2a2 <xTaskPriorityInherit+0x82>
	{
 800f224:	b538      	push	{r3, r4, r5, lr}
 800f226:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800f228:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800f22a:	4a20      	ldr	r2, [pc, #128]	@ (800f2ac <xTaskPriorityInherit+0x8c>)
 800f22c:	6812      	ldr	r2, [r2, #0]
 800f22e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800f230:	4293      	cmp	r3, r2
 800f232:	d22e      	bcs.n	800f292 <xTaskPriorityInherit+0x72>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f234:	6982      	ldr	r2, [r0, #24]
 800f236:	2a00      	cmp	r2, #0
 800f238:	db05      	blt.n	800f246 <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f23a:	4a1c      	ldr	r2, [pc, #112]	@ (800f2ac <xTaskPriorityInherit+0x8c>)
 800f23c:	6812      	ldr	r2, [r2, #0]
 800f23e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800f240:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800f244:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800f246:	6961      	ldr	r1, [r4, #20]
 800f248:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800f24c:	4a18      	ldr	r2, [pc, #96]	@ (800f2b0 <xTaskPriorityInherit+0x90>)
 800f24e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f252:	4299      	cmp	r1, r3
 800f254:	d005      	beq.n	800f262 <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f256:	4b15      	ldr	r3, [pc, #84]	@ (800f2ac <xTaskPriorityInherit+0x8c>)
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f25c:	62e3      	str	r3, [r4, #44]	@ 0x2c
				xReturn = pdTRUE;
 800f25e:	2001      	movs	r0, #1
	}
 800f260:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f262:	1d25      	adds	r5, r4, #4
 800f264:	4628      	mov	r0, r5
 800f266:	f7fa fe5d 	bl	8009f24 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800f26a:	4b10      	ldr	r3, [pc, #64]	@ (800f2ac <xTaskPriorityInherit+0x8c>)
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800f270:	62e0      	str	r0, [r4, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800f272:	4b10      	ldr	r3, [pc, #64]	@ (800f2b4 <xTaskPriorityInherit+0x94>)
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	4298      	cmp	r0, r3
 800f278:	d901      	bls.n	800f27e <xTaskPriorityInherit+0x5e>
 800f27a:	4b0e      	ldr	r3, [pc, #56]	@ (800f2b4 <xTaskPriorityInherit+0x94>)
 800f27c:	6018      	str	r0, [r3, #0]
 800f27e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800f282:	4629      	mov	r1, r5
 800f284:	4b0a      	ldr	r3, [pc, #40]	@ (800f2b0 <xTaskPriorityInherit+0x90>)
 800f286:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f28a:	f7fa fe27 	bl	8009edc <vListInsertEnd>
				xReturn = pdTRUE;
 800f28e:	2001      	movs	r0, #1
 800f290:	e7e6      	b.n	800f260 <xTaskPriorityInherit+0x40>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800f292:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800f294:	4b05      	ldr	r3, [pc, #20]	@ (800f2ac <xTaskPriorityInherit+0x8c>)
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f29a:	429a      	cmp	r2, r3
 800f29c:	d303      	bcc.n	800f2a6 <xTaskPriorityInherit+0x86>
	BaseType_t xReturn = pdFALSE;
 800f29e:	2000      	movs	r0, #0
 800f2a0:	e7de      	b.n	800f260 <xTaskPriorityInherit+0x40>
 800f2a2:	2000      	movs	r0, #0
	}
 800f2a4:	4770      	bx	lr
					xReturn = pdTRUE;
 800f2a6:	2001      	movs	r0, #1
		return xReturn;
 800f2a8:	e7da      	b.n	800f260 <xTaskPriorityInherit+0x40>
 800f2aa:	bf00      	nop
 800f2ac:	2000436c 	.word	0x2000436c
 800f2b0:	20003f0c 	.word	0x20003f0c
 800f2b4:	20003e90 	.word	0x20003e90

0800f2b8 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800f2b8:	2800      	cmp	r0, #0
 800f2ba:	d03b      	beq.n	800f334 <xTaskPriorityDisinherit+0x7c>
	{
 800f2bc:	b538      	push	{r3, r4, r5, lr}
 800f2be:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 800f2c0:	4b1e      	ldr	r3, [pc, #120]	@ (800f33c <xTaskPriorityDisinherit+0x84>)
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	4283      	cmp	r3, r0
 800f2c6:	d008      	beq.n	800f2da <xTaskPriorityDisinherit+0x22>
 800f2c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2cc:	f383 8811 	msr	BASEPRI, r3
 800f2d0:	f3bf 8f6f 	isb	sy
 800f2d4:	f3bf 8f4f 	dsb	sy
 800f2d8:	e7fe      	b.n	800f2d8 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800f2da:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800f2dc:	b943      	cbnz	r3, 800f2f0 <xTaskPriorityDisinherit+0x38>
 800f2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2e2:	f383 8811 	msr	BASEPRI, r3
 800f2e6:	f3bf 8f6f 	isb	sy
 800f2ea:	f3bf 8f4f 	dsb	sy
 800f2ee:	e7fe      	b.n	800f2ee <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 800f2f0:	3b01      	subs	r3, #1
 800f2f2:	6503      	str	r3, [r0, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f2f4:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800f2f6:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800f2f8:	4291      	cmp	r1, r2
 800f2fa:	d01d      	beq.n	800f338 <xTaskPriorityDisinherit+0x80>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f2fc:	b10b      	cbz	r3, 800f302 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
 800f2fe:	2000      	movs	r0, #0
	}
 800f300:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f302:	1d05      	adds	r5, r0, #4
 800f304:	4628      	mov	r0, r5
 800f306:	f7fa fe0d 	bl	8009f24 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f30a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800f30c:	62e0      	str	r0, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f30e:	f1c0 0338 	rsb	r3, r0, #56	@ 0x38
 800f312:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800f314:	4b0a      	ldr	r3, [pc, #40]	@ (800f340 <xTaskPriorityDisinherit+0x88>)
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	4298      	cmp	r0, r3
 800f31a:	d901      	bls.n	800f320 <xTaskPriorityDisinherit+0x68>
 800f31c:	4b08      	ldr	r3, [pc, #32]	@ (800f340 <xTaskPriorityDisinherit+0x88>)
 800f31e:	6018      	str	r0, [r3, #0]
 800f320:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800f324:	4629      	mov	r1, r5
 800f326:	4b07      	ldr	r3, [pc, #28]	@ (800f344 <xTaskPriorityDisinherit+0x8c>)
 800f328:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f32c:	f7fa fdd6 	bl	8009edc <vListInsertEnd>
					xReturn = pdTRUE;
 800f330:	2001      	movs	r0, #1
 800f332:	e7e5      	b.n	800f300 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
 800f334:	2000      	movs	r0, #0
	}
 800f336:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 800f338:	2000      	movs	r0, #0
 800f33a:	e7e1      	b.n	800f300 <xTaskPriorityDisinherit+0x48>
 800f33c:	2000436c 	.word	0x2000436c
 800f340:	20003e90 	.word	0x20003e90
 800f344:	20003f0c 	.word	0x20003f0c

0800f348 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 800f348:	2800      	cmp	r0, #0
 800f34a:	d046      	beq.n	800f3da <vTaskPriorityDisinheritAfterTimeout+0x92>
	{
 800f34c:	b538      	push	{r3, r4, r5, lr}
 800f34e:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 800f350:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800f352:	b943      	cbnz	r3, 800f366 <vTaskPriorityDisinheritAfterTimeout+0x1e>
 800f354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f358:	f383 8811 	msr	BASEPRI, r3
 800f35c:	f3bf 8f6f 	isb	sy
 800f360:	f3bf 8f4f 	dsb	sy
 800f364:	e7fe      	b.n	800f364 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f366:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800f368:	428a      	cmp	r2, r1
 800f36a:	d200      	bcs.n	800f36e <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f36c:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f36e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f370:	4291      	cmp	r1, r2
 800f372:	d001      	beq.n	800f378 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f374:	2b01      	cmp	r3, #1
 800f376:	d000      	beq.n	800f37a <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 800f378:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 800f37a:	4b18      	ldr	r3, [pc, #96]	@ (800f3dc <vTaskPriorityDisinheritAfterTimeout+0x94>)
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	42a3      	cmp	r3, r4
 800f380:	d022      	beq.n	800f3c8 <vTaskPriorityDisinheritAfterTimeout+0x80>
					pxTCB->uxPriority = uxPriorityToUse;
 800f382:	62e2      	str	r2, [r4, #44]	@ 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f384:	69a3      	ldr	r3, [r4, #24]
 800f386:	2b00      	cmp	r3, #0
 800f388:	db02      	blt.n	800f390 <vTaskPriorityDisinheritAfterTimeout+0x48>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f38a:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800f38e:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f390:	6962      	ldr	r2, [r4, #20]
 800f392:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800f396:	4b12      	ldr	r3, [pc, #72]	@ (800f3e0 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 800f398:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800f39c:	429a      	cmp	r2, r3
 800f39e:	d1eb      	bne.n	800f378 <vTaskPriorityDisinheritAfterTimeout+0x30>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f3a0:	1d25      	adds	r5, r4, #4
 800f3a2:	4628      	mov	r0, r5
 800f3a4:	f7fa fdbe 	bl	8009f24 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 800f3a8:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800f3aa:	4b0e      	ldr	r3, [pc, #56]	@ (800f3e4 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	4298      	cmp	r0, r3
 800f3b0:	d901      	bls.n	800f3b6 <vTaskPriorityDisinheritAfterTimeout+0x6e>
 800f3b2:	4b0c      	ldr	r3, [pc, #48]	@ (800f3e4 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 800f3b4:	6018      	str	r0, [r3, #0]
 800f3b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800f3ba:	4629      	mov	r1, r5
 800f3bc:	4b08      	ldr	r3, [pc, #32]	@ (800f3e0 <vTaskPriorityDisinheritAfterTimeout+0x98>)
 800f3be:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f3c2:	f7fa fd8b 	bl	8009edc <vListInsertEnd>
	}
 800f3c6:	e7d7      	b.n	800f378 <vTaskPriorityDisinheritAfterTimeout+0x30>
 800f3c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3cc:	f383 8811 	msr	BASEPRI, r3
 800f3d0:	f3bf 8f6f 	isb	sy
 800f3d4:	f3bf 8f4f 	dsb	sy
					configASSERT( pxTCB != pxCurrentTCB );
 800f3d8:	e7fe      	b.n	800f3d8 <vTaskPriorityDisinheritAfterTimeout+0x90>
 800f3da:	4770      	bx	lr
 800f3dc:	2000436c 	.word	0x2000436c
 800f3e0:	20003f0c 	.word	0x20003f0c
 800f3e4:	20003e90 	.word	0x20003e90

0800f3e8 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 800f3e8:	4b05      	ldr	r3, [pc, #20]	@ (800f400 <pvTaskIncrementMutexHeldCount+0x18>)
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	b123      	cbz	r3, 800f3f8 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 800f3ee:	4b04      	ldr	r3, [pc, #16]	@ (800f400 <pvTaskIncrementMutexHeldCount+0x18>)
 800f3f0:	681a      	ldr	r2, [r3, #0]
 800f3f2:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800f3f4:	3301      	adds	r3, #1
 800f3f6:	6513      	str	r3, [r2, #80]	@ 0x50
		return pxCurrentTCB;
 800f3f8:	4b01      	ldr	r3, [pc, #4]	@ (800f400 <pvTaskIncrementMutexHeldCount+0x18>)
 800f3fa:	6818      	ldr	r0, [r3, #0]
	}
 800f3fc:	4770      	bx	lr
 800f3fe:	bf00      	nop
 800f400:	2000436c 	.word	0x2000436c

0800f404 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f404:	4b06      	ldr	r3, [pc, #24]	@ (800f420 <prvGetNextExpireTime+0x1c>)
 800f406:	681a      	ldr	r2, [r3, #0]
 800f408:	6813      	ldr	r3, [r2, #0]
 800f40a:	b92b      	cbnz	r3, 800f418 <prvGetNextExpireTime+0x14>
 800f40c:	2301      	movs	r3, #1
 800f40e:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f410:	b923      	cbnz	r3, 800f41c <prvGetNextExpireTime+0x18>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f412:	68d3      	ldr	r3, [r2, #12]
 800f414:	6818      	ldr	r0, [r3, #0]
 800f416:	4770      	bx	lr
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f418:	2300      	movs	r3, #0
 800f41a:	e7f8      	b.n	800f40e <prvGetNextExpireTime+0xa>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f41c:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 800f41e:	4770      	bx	lr
 800f420:	20004470 	.word	0x20004470

0800f424 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f424:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f426:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f428:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f42a:	4291      	cmp	r1, r2
 800f42c:	d80c      	bhi.n	800f448 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f42e:	1ad2      	subs	r2, r2, r3
 800f430:	6983      	ldr	r3, [r0, #24]
 800f432:	429a      	cmp	r2, r3
 800f434:	d301      	bcc.n	800f43a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f436:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 800f438:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f43a:	1d01      	adds	r1, r0, #4
 800f43c:	4b09      	ldr	r3, [pc, #36]	@ (800f464 <prvInsertTimerInActiveList+0x40>)
 800f43e:	6818      	ldr	r0, [r3, #0]
 800f440:	f7fa fd57 	bl	8009ef2 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800f444:	2000      	movs	r0, #0
 800f446:	e7f7      	b.n	800f438 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f448:	429a      	cmp	r2, r3
 800f44a:	d201      	bcs.n	800f450 <prvInsertTimerInActiveList+0x2c>
 800f44c:	4299      	cmp	r1, r3
 800f44e:	d206      	bcs.n	800f45e <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f450:	1d01      	adds	r1, r0, #4
 800f452:	4b05      	ldr	r3, [pc, #20]	@ (800f468 <prvInsertTimerInActiveList+0x44>)
 800f454:	6818      	ldr	r0, [r3, #0]
 800f456:	f7fa fd4c 	bl	8009ef2 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 800f45a:	2000      	movs	r0, #0
 800f45c:	e7ec      	b.n	800f438 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
 800f45e:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800f460:	e7ea      	b.n	800f438 <prvInsertTimerInActiveList+0x14>
 800f462:	bf00      	nop
 800f464:	2000446c 	.word	0x2000446c
 800f468:	20004470 	.word	0x20004470

0800f46c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f46c:	b530      	push	{r4, r5, lr}
 800f46e:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f470:	f7fb f818 	bl	800a4a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f474:	4b11      	ldr	r3, [pc, #68]	@ (800f4bc <prvCheckForValidListAndQueue+0x50>)
 800f476:	681b      	ldr	r3, [r3, #0]
 800f478:	b11b      	cbz	r3, 800f482 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f47a:	f7fb f835 	bl	800a4e8 <vPortExitCritical>
}
 800f47e:	b003      	add	sp, #12
 800f480:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 800f482:	4d0f      	ldr	r5, [pc, #60]	@ (800f4c0 <prvCheckForValidListAndQueue+0x54>)
 800f484:	4628      	mov	r0, r5
 800f486:	f7fa fd1b 	bl	8009ec0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f48a:	4c0e      	ldr	r4, [pc, #56]	@ (800f4c4 <prvCheckForValidListAndQueue+0x58>)
 800f48c:	4620      	mov	r0, r4
 800f48e:	f7fa fd17 	bl	8009ec0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f492:	4b0d      	ldr	r3, [pc, #52]	@ (800f4c8 <prvCheckForValidListAndQueue+0x5c>)
 800f494:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f496:	4b0d      	ldr	r3, [pc, #52]	@ (800f4cc <prvCheckForValidListAndQueue+0x60>)
 800f498:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f49a:	2300      	movs	r3, #0
 800f49c:	9300      	str	r3, [sp, #0]
 800f49e:	4b0c      	ldr	r3, [pc, #48]	@ (800f4d0 <prvCheckForValidListAndQueue+0x64>)
 800f4a0:	4a0c      	ldr	r2, [pc, #48]	@ (800f4d4 <prvCheckForValidListAndQueue+0x68>)
 800f4a2:	2110      	movs	r1, #16
 800f4a4:	200a      	movs	r0, #10
 800f4a6:	f7fb fa4c 	bl	800a942 <xQueueGenericCreateStatic>
 800f4aa:	4b04      	ldr	r3, [pc, #16]	@ (800f4bc <prvCheckForValidListAndQueue+0x50>)
 800f4ac:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 800f4ae:	2800      	cmp	r0, #0
 800f4b0:	d0e3      	beq.n	800f47a <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f4b2:	4909      	ldr	r1, [pc, #36]	@ (800f4d8 <prvCheckForValidListAndQueue+0x6c>)
 800f4b4:	f7fb fe1e 	bl	800b0f4 <vQueueAddToRegistry>
 800f4b8:	e7df      	b.n	800f47a <prvCheckForValidListAndQueue+0xe>
 800f4ba:	bf00      	nop
 800f4bc:	20004468 	.word	0x20004468
 800f4c0:	20004488 	.word	0x20004488
 800f4c4:	20004474 	.word	0x20004474
 800f4c8:	20004470 	.word	0x20004470
 800f4cc:	2000446c 	.word	0x2000446c
 800f4d0:	20004370 	.word	0x20004370
 800f4d4:	200043c0 	.word	0x200043c0
 800f4d8:	0800fc9c 	.word	0x0800fc9c

0800f4dc <xTimerCreateTimerTask>:
{
 800f4dc:	b510      	push	{r4, lr}
 800f4de:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800f4e0:	f7ff ffc4 	bl	800f46c <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 800f4e4:	4b12      	ldr	r3, [pc, #72]	@ (800f530 <xTimerCreateTimerTask+0x54>)
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	b1cb      	cbz	r3, 800f51e <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f4ea:	2400      	movs	r4, #0
 800f4ec:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f4ee:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f4f0:	aa07      	add	r2, sp, #28
 800f4f2:	a906      	add	r1, sp, #24
 800f4f4:	a805      	add	r0, sp, #20
 800f4f6:	f7fa f903 	bl	8009700 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f4fa:	9b05      	ldr	r3, [sp, #20]
 800f4fc:	9302      	str	r3, [sp, #8]
 800f4fe:	9b06      	ldr	r3, [sp, #24]
 800f500:	9301      	str	r3, [sp, #4]
 800f502:	2302      	movs	r3, #2
 800f504:	9300      	str	r3, [sp, #0]
 800f506:	4623      	mov	r3, r4
 800f508:	9a07      	ldr	r2, [sp, #28]
 800f50a:	490a      	ldr	r1, [pc, #40]	@ (800f534 <xTimerCreateTimerTask+0x58>)
 800f50c:	480a      	ldr	r0, [pc, #40]	@ (800f538 <xTimerCreateTimerTask+0x5c>)
 800f50e:	f7ff fb57 	bl	800ebc0 <xTaskCreateStatic>
 800f512:	4b0a      	ldr	r3, [pc, #40]	@ (800f53c <xTimerCreateTimerTask+0x60>)
 800f514:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800f516:	b110      	cbz	r0, 800f51e <xTimerCreateTimerTask+0x42>
}
 800f518:	2001      	movs	r0, #1
 800f51a:	b008      	add	sp, #32
 800f51c:	bd10      	pop	{r4, pc}
 800f51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f522:	f383 8811 	msr	BASEPRI, r3
 800f526:	f3bf 8f6f 	isb	sy
 800f52a:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800f52e:	e7fe      	b.n	800f52e <xTimerCreateTimerTask+0x52>
 800f530:	20004468 	.word	0x20004468
 800f534:	0800fca4 	.word	0x0800fca4
 800f538:	0800f841 	.word	0x0800f841
 800f53c:	20004464 	.word	0x20004464

0800f540 <xTimerGenericCommand>:
	configASSERT( xTimer );
 800f540:	b1b8      	cbz	r0, 800f572 <xTimerGenericCommand+0x32>
 800f542:	469c      	mov	ip, r3
 800f544:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 800f546:	4818      	ldr	r0, [pc, #96]	@ (800f5a8 <xTimerGenericCommand+0x68>)
 800f548:	6800      	ldr	r0, [r0, #0]
 800f54a:	b358      	cbz	r0, 800f5a4 <xTimerGenericCommand+0x64>
{
 800f54c:	b500      	push	{lr}
 800f54e:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 800f550:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f552:	9201      	str	r2, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f554:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f556:	2905      	cmp	r1, #5
 800f558:	dc1c      	bgt.n	800f594 <xTimerGenericCommand+0x54>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f55a:	f7ff fe51 	bl	800f200 <xTaskGetSchedulerState>
 800f55e:	2802      	cmp	r0, #2
 800f560:	d010      	beq.n	800f584 <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f562:	2300      	movs	r3, #0
 800f564:	461a      	mov	r2, r3
 800f566:	4669      	mov	r1, sp
 800f568:	480f      	ldr	r0, [pc, #60]	@ (800f5a8 <xTimerGenericCommand+0x68>)
 800f56a:	6800      	ldr	r0, [r0, #0]
 800f56c:	f7fb fa57 	bl	800aa1e <xQueueGenericSend>
 800f570:	e015      	b.n	800f59e <xTimerGenericCommand+0x5e>
 800f572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f576:	f383 8811 	msr	BASEPRI, r3
 800f57a:	f3bf 8f6f 	isb	sy
 800f57e:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 800f582:	e7fe      	b.n	800f582 <xTimerGenericCommand+0x42>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f584:	2300      	movs	r3, #0
 800f586:	9a06      	ldr	r2, [sp, #24]
 800f588:	4669      	mov	r1, sp
 800f58a:	4807      	ldr	r0, [pc, #28]	@ (800f5a8 <xTimerGenericCommand+0x68>)
 800f58c:	6800      	ldr	r0, [r0, #0]
 800f58e:	f7fb fa46 	bl	800aa1e <xQueueGenericSend>
 800f592:	e004      	b.n	800f59e <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f594:	2300      	movs	r3, #0
 800f596:	4662      	mov	r2, ip
 800f598:	4669      	mov	r1, sp
 800f59a:	f7fb fb4a 	bl	800ac32 <xQueueGenericSendFromISR>
}
 800f59e:	b005      	add	sp, #20
 800f5a0:	f85d fb04 	ldr.w	pc, [sp], #4
BaseType_t xReturn = pdFAIL;
 800f5a4:	2000      	movs	r0, #0
}
 800f5a6:	4770      	bx	lr
 800f5a8:	20004468 	.word	0x20004468

0800f5ac <prvSwitchTimerLists>:
{
 800f5ac:	b570      	push	{r4, r5, r6, lr}
 800f5ae:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f5b0:	4b1b      	ldr	r3, [pc, #108]	@ (800f620 <prvSwitchTimerLists+0x74>)
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	681a      	ldr	r2, [r3, #0]
 800f5b6:	b362      	cbz	r2, 800f612 <prvSwitchTimerLists+0x66>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f5b8:	68db      	ldr	r3, [r3, #12]
 800f5ba:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f5bc:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f5be:	1d25      	adds	r5, r4, #4
 800f5c0:	4628      	mov	r0, r5
 800f5c2:	f7fa fcaf 	bl	8009f24 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f5c6:	6a23      	ldr	r3, [r4, #32]
 800f5c8:	4620      	mov	r0, r4
 800f5ca:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f5cc:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800f5d0:	f013 0f04 	tst.w	r3, #4
 800f5d4:	d0ec      	beq.n	800f5b0 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f5d6:	69a3      	ldr	r3, [r4, #24]
 800f5d8:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800f5da:	429e      	cmp	r6, r3
 800f5dc:	d207      	bcs.n	800f5ee <prvSwitchTimerLists+0x42>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f5de:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f5e0:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f5e2:	4629      	mov	r1, r5
 800f5e4:	4b0e      	ldr	r3, [pc, #56]	@ (800f620 <prvSwitchTimerLists+0x74>)
 800f5e6:	6818      	ldr	r0, [r3, #0]
 800f5e8:	f7fa fc83 	bl	8009ef2 <vListInsert>
 800f5ec:	e7e0      	b.n	800f5b0 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f5ee:	2100      	movs	r1, #0
 800f5f0:	9100      	str	r1, [sp, #0]
 800f5f2:	460b      	mov	r3, r1
 800f5f4:	4632      	mov	r2, r6
 800f5f6:	4620      	mov	r0, r4
 800f5f8:	f7ff ffa2 	bl	800f540 <xTimerGenericCommand>
				configASSERT( xResult );
 800f5fc:	2800      	cmp	r0, #0
 800f5fe:	d1d7      	bne.n	800f5b0 <prvSwitchTimerLists+0x4>
 800f600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f604:	f383 8811 	msr	BASEPRI, r3
 800f608:	f3bf 8f6f 	isb	sy
 800f60c:	f3bf 8f4f 	dsb	sy
 800f610:	e7fe      	b.n	800f610 <prvSwitchTimerLists+0x64>
	pxCurrentTimerList = pxOverflowTimerList;
 800f612:	4a04      	ldr	r2, [pc, #16]	@ (800f624 <prvSwitchTimerLists+0x78>)
 800f614:	6810      	ldr	r0, [r2, #0]
 800f616:	4902      	ldr	r1, [pc, #8]	@ (800f620 <prvSwitchTimerLists+0x74>)
 800f618:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800f61a:	6013      	str	r3, [r2, #0]
}
 800f61c:	b002      	add	sp, #8
 800f61e:	bd70      	pop	{r4, r5, r6, pc}
 800f620:	20004470 	.word	0x20004470
 800f624:	2000446c 	.word	0x2000446c

0800f628 <prvSampleTimeNow>:
{
 800f628:	b538      	push	{r3, r4, r5, lr}
 800f62a:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 800f62c:	f7ff fb8a 	bl	800ed44 <xTaskGetTickCount>
 800f630:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800f632:	4b07      	ldr	r3, [pc, #28]	@ (800f650 <prvSampleTimeNow+0x28>)
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	4283      	cmp	r3, r0
 800f638:	d805      	bhi.n	800f646 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800f63a:	2300      	movs	r3, #0
 800f63c:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 800f63e:	4b04      	ldr	r3, [pc, #16]	@ (800f650 <prvSampleTimeNow+0x28>)
 800f640:	601c      	str	r4, [r3, #0]
}
 800f642:	4620      	mov	r0, r4
 800f644:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800f646:	f7ff ffb1 	bl	800f5ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f64a:	2301      	movs	r3, #1
 800f64c:	602b      	str	r3, [r5, #0]
 800f64e:	e7f6      	b.n	800f63e <prvSampleTimeNow+0x16>
 800f650:	20004460 	.word	0x20004460

0800f654 <prvProcessExpiredTimer>:
{
 800f654:	b570      	push	{r4, r5, r6, lr}
 800f656:	b082      	sub	sp, #8
 800f658:	4606      	mov	r6, r0
 800f65a:	460d      	mov	r5, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f65c:	4917      	ldr	r1, [pc, #92]	@ (800f6bc <prvProcessExpiredTimer+0x68>)
 800f65e:	6809      	ldr	r1, [r1, #0]
 800f660:	68c9      	ldr	r1, [r1, #12]
 800f662:	68cc      	ldr	r4, [r1, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f664:	1d20      	adds	r0, r4, #4
 800f666:	f7fa fc5d 	bl	8009f24 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f66a:	f894 c028 	ldrb.w	ip, [r4, #40]	@ 0x28
 800f66e:	f01c 0f04 	tst.w	ip, #4
 800f672:	d108      	bne.n	800f686 <prvProcessExpiredTimer+0x32>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f674:	f02c 0c01 	bic.w	ip, ip, #1
 800f678:	f884 c028 	strb.w	ip, [r4, #40]	@ 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f67c:	6a23      	ldr	r3, [r4, #32]
 800f67e:	4620      	mov	r0, r4
 800f680:	4798      	blx	r3
}
 800f682:	b002      	add	sp, #8
 800f684:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f686:	69a1      	ldr	r1, [r4, #24]
 800f688:	4633      	mov	r3, r6
 800f68a:	462a      	mov	r2, r5
 800f68c:	4431      	add	r1, r6
 800f68e:	4620      	mov	r0, r4
 800f690:	f7ff fec8 	bl	800f424 <prvInsertTimerInActiveList>
 800f694:	2800      	cmp	r0, #0
 800f696:	d0f1      	beq.n	800f67c <prvProcessExpiredTimer+0x28>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f698:	2100      	movs	r1, #0
 800f69a:	9100      	str	r1, [sp, #0]
 800f69c:	460b      	mov	r3, r1
 800f69e:	4632      	mov	r2, r6
 800f6a0:	4620      	mov	r0, r4
 800f6a2:	f7ff ff4d 	bl	800f540 <xTimerGenericCommand>
			configASSERT( xResult );
 800f6a6:	2800      	cmp	r0, #0
 800f6a8:	d1e8      	bne.n	800f67c <prvProcessExpiredTimer+0x28>
 800f6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6ae:	f383 8811 	msr	BASEPRI, r3
 800f6b2:	f3bf 8f6f 	isb	sy
 800f6b6:	f3bf 8f4f 	dsb	sy
 800f6ba:	e7fe      	b.n	800f6ba <prvProcessExpiredTimer+0x66>
 800f6bc:	20004470 	.word	0x20004470

0800f6c0 <prvProcessTimerOrBlockTask>:
{
 800f6c0:	b570      	push	{r4, r5, r6, lr}
 800f6c2:	b082      	sub	sp, #8
 800f6c4:	4606      	mov	r6, r0
 800f6c6:	460c      	mov	r4, r1
	vTaskSuspendAll();
 800f6c8:	f7ff fb34 	bl	800ed34 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f6cc:	a801      	add	r0, sp, #4
 800f6ce:	f7ff ffab 	bl	800f628 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800f6d2:	9b01      	ldr	r3, [sp, #4]
 800f6d4:	bb33      	cbnz	r3, 800f724 <prvProcessTimerOrBlockTask+0x64>
 800f6d6:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f6d8:	b9e4      	cbnz	r4, 800f714 <prvProcessTimerOrBlockTask+0x54>
 800f6da:	42b0      	cmp	r0, r6
 800f6dc:	d213      	bcs.n	800f706 <prvProcessTimerOrBlockTask+0x46>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f6de:	4622      	mov	r2, r4
 800f6e0:	1b71      	subs	r1, r6, r5
 800f6e2:	4b12      	ldr	r3, [pc, #72]	@ (800f72c <prvProcessTimerOrBlockTask+0x6c>)
 800f6e4:	6818      	ldr	r0, [r3, #0]
 800f6e6:	f7fb fd19 	bl	800b11c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f6ea:	f7ff fbc5 	bl	800ee78 <xTaskResumeAll>
 800f6ee:	b9d8      	cbnz	r0, 800f728 <prvProcessTimerOrBlockTask+0x68>
					portYIELD_WITHIN_API();
 800f6f0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800f6f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6f8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800f6fc:	f3bf 8f4f 	dsb	sy
 800f700:	f3bf 8f6f 	isb	sy
 800f704:	e010      	b.n	800f728 <prvProcessTimerOrBlockTask+0x68>
				( void ) xTaskResumeAll();
 800f706:	f7ff fbb7 	bl	800ee78 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f70a:	4629      	mov	r1, r5
 800f70c:	4630      	mov	r0, r6
 800f70e:	f7ff ffa1 	bl	800f654 <prvProcessExpiredTimer>
 800f712:	e009      	b.n	800f728 <prvProcessTimerOrBlockTask+0x68>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f714:	4a06      	ldr	r2, [pc, #24]	@ (800f730 <prvProcessTimerOrBlockTask+0x70>)
 800f716:	6812      	ldr	r2, [r2, #0]
 800f718:	6812      	ldr	r2, [r2, #0]
 800f71a:	b90a      	cbnz	r2, 800f720 <prvProcessTimerOrBlockTask+0x60>
 800f71c:	2401      	movs	r4, #1
 800f71e:	e7de      	b.n	800f6de <prvProcessTimerOrBlockTask+0x1e>
 800f720:	461c      	mov	r4, r3
 800f722:	e7dc      	b.n	800f6de <prvProcessTimerOrBlockTask+0x1e>
			( void ) xTaskResumeAll();
 800f724:	f7ff fba8 	bl	800ee78 <xTaskResumeAll>
}
 800f728:	b002      	add	sp, #8
 800f72a:	bd70      	pop	{r4, r5, r6, pc}
 800f72c:	20004468 	.word	0x20004468
 800f730:	2000446c 	.word	0x2000446c

0800f734 <prvProcessReceivedCommands>:
{
 800f734:	b510      	push	{r4, lr}
 800f736:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f738:	e002      	b.n	800f740 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f73a:	9b04      	ldr	r3, [sp, #16]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	da0f      	bge.n	800f760 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f740:	2200      	movs	r2, #0
 800f742:	a904      	add	r1, sp, #16
 800f744:	4b3d      	ldr	r3, [pc, #244]	@ (800f83c <prvProcessReceivedCommands+0x108>)
 800f746:	6818      	ldr	r0, [r3, #0]
 800f748:	f7fb fada 	bl	800ad00 <xQueueReceive>
 800f74c:	2800      	cmp	r0, #0
 800f74e:	d072      	beq.n	800f836 <prvProcessReceivedCommands+0x102>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f750:	9b04      	ldr	r3, [sp, #16]
 800f752:	2b00      	cmp	r3, #0
 800f754:	daf1      	bge.n	800f73a <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f756:	9907      	ldr	r1, [sp, #28]
 800f758:	9806      	ldr	r0, [sp, #24]
 800f75a:	9b05      	ldr	r3, [sp, #20]
 800f75c:	4798      	blx	r3
 800f75e:	e7ec      	b.n	800f73a <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f760:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f762:	6963      	ldr	r3, [r4, #20]
 800f764:	b113      	cbz	r3, 800f76c <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f766:	1d20      	adds	r0, r4, #4
 800f768:	f7fa fbdc 	bl	8009f24 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f76c:	a803      	add	r0, sp, #12
 800f76e:	f7ff ff5b 	bl	800f628 <prvSampleTimeNow>
 800f772:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 800f774:	9b04      	ldr	r3, [sp, #16]
 800f776:	2b09      	cmp	r3, #9
 800f778:	d8e2      	bhi.n	800f740 <prvProcessReceivedCommands+0xc>
 800f77a:	e8df f003 	tbb	[pc, r3]
 800f77e:	0505      	.short	0x0505
 800f780:	4e362f05 	.word	0x4e362f05
 800f784:	362f0505 	.word	0x362f0505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f788:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800f78c:	f043 0301 	orr.w	r3, r3, #1
 800f790:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f794:	9b05      	ldr	r3, [sp, #20]
 800f796:	69a1      	ldr	r1, [r4, #24]
 800f798:	4419      	add	r1, r3
 800f79a:	4620      	mov	r0, r4
 800f79c:	f7ff fe42 	bl	800f424 <prvInsertTimerInActiveList>
 800f7a0:	2800      	cmp	r0, #0
 800f7a2:	d0cd      	beq.n	800f740 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f7a4:	6a23      	ldr	r3, [r4, #32]
 800f7a6:	4620      	mov	r0, r4
 800f7a8:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f7aa:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800f7ae:	f013 0f04 	tst.w	r3, #4
 800f7b2:	d0c5      	beq.n	800f740 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f7b4:	69a2      	ldr	r2, [r4, #24]
 800f7b6:	2100      	movs	r1, #0
 800f7b8:	9100      	str	r1, [sp, #0]
 800f7ba:	460b      	mov	r3, r1
 800f7bc:	9805      	ldr	r0, [sp, #20]
 800f7be:	4402      	add	r2, r0
 800f7c0:	4620      	mov	r0, r4
 800f7c2:	f7ff febd 	bl	800f540 <xTimerGenericCommand>
							configASSERT( xResult );
 800f7c6:	2800      	cmp	r0, #0
 800f7c8:	d1ba      	bne.n	800f740 <prvProcessReceivedCommands+0xc>
 800f7ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7ce:	f383 8811 	msr	BASEPRI, r3
 800f7d2:	f3bf 8f6f 	isb	sy
 800f7d6:	f3bf 8f4f 	dsb	sy
 800f7da:	e7fe      	b.n	800f7da <prvProcessReceivedCommands+0xa6>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f7dc:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800f7e0:	f023 0301 	bic.w	r3, r3, #1
 800f7e4:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					break;
 800f7e8:	e7aa      	b.n	800f740 <prvProcessReceivedCommands+0xc>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f7ea:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800f7ee:	f043 0301 	orr.w	r3, r3, #1
 800f7f2:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f7f6:	9905      	ldr	r1, [sp, #20]
 800f7f8:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f7fa:	b129      	cbz	r1, 800f808 <prvProcessReceivedCommands+0xd4>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f7fc:	4603      	mov	r3, r0
 800f7fe:	4401      	add	r1, r0
 800f800:	4620      	mov	r0, r4
 800f802:	f7ff fe0f 	bl	800f424 <prvInsertTimerInActiveList>
					break;
 800f806:	e79b      	b.n	800f740 <prvProcessReceivedCommands+0xc>
 800f808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f80c:	f383 8811 	msr	BASEPRI, r3
 800f810:	f3bf 8f6f 	isb	sy
 800f814:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f818:	e7fe      	b.n	800f818 <prvProcessReceivedCommands+0xe4>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f81a:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 800f81e:	f013 0f02 	tst.w	r3, #2
 800f822:	d004      	beq.n	800f82e <prvProcessReceivedCommands+0xfa>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f824:	f023 0301 	bic.w	r3, r3, #1
 800f828:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 800f82c:	e788      	b.n	800f740 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 800f82e:	4620      	mov	r0, r4
 800f830:	f7fa fafc 	bl	8009e2c <vPortFree>
 800f834:	e784      	b.n	800f740 <prvProcessReceivedCommands+0xc>
}
 800f836:	b008      	add	sp, #32
 800f838:	bd10      	pop	{r4, pc}
 800f83a:	bf00      	nop
 800f83c:	20004468 	.word	0x20004468

0800f840 <prvTimerTask>:
{
 800f840:	b500      	push	{lr}
 800f842:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f844:	a801      	add	r0, sp, #4
 800f846:	f7ff fddd 	bl	800f404 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f84a:	9901      	ldr	r1, [sp, #4]
 800f84c:	f7ff ff38 	bl	800f6c0 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 800f850:	f7ff ff70 	bl	800f734 <prvProcessReceivedCommands>
	for( ;; )
 800f854:	e7f6      	b.n	800f844 <prvTimerTask+0x4>
	...

0800f858 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800f858:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800f890 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800f85c:	f7ff f804 	bl	800e868 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800f860:	480c      	ldr	r0, [pc, #48]	@ (800f894 <LoopForever+0x6>)
  ldr r1, =_edata
 800f862:	490d      	ldr	r1, [pc, #52]	@ (800f898 <LoopForever+0xa>)
  ldr r2, =_sidata
 800f864:	4a0d      	ldr	r2, [pc, #52]	@ (800f89c <LoopForever+0xe>)
  movs r3, #0
 800f866:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800f868:	e002      	b.n	800f870 <LoopCopyDataInit>

0800f86a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800f86a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800f86c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800f86e:	3304      	adds	r3, #4

0800f870 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800f870:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800f872:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800f874:	d3f9      	bcc.n	800f86a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800f876:	4a0a      	ldr	r2, [pc, #40]	@ (800f8a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 800f878:	4c0a      	ldr	r4, [pc, #40]	@ (800f8a4 <LoopForever+0x16>)
  movs r3, #0
 800f87a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800f87c:	e001      	b.n	800f882 <LoopFillZerobss>

0800f87e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800f87e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800f880:	3204      	adds	r2, #4

0800f882 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800f882:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800f884:	d3fb      	bcc.n	800f87e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800f886:	f000 f81f 	bl	800f8c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800f88a:	f7fa fd07 	bl	800a29c <main>

0800f88e <LoopForever>:

LoopForever:
    b LoopForever
 800f88e:	e7fe      	b.n	800f88e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800f890:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800f894:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800f898:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800f89c:	0800fdf8 	.word	0x0800fdf8
  ldr r2, =_sbss
 800f8a0:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800f8a4:	200045d4 	.word	0x200045d4

0800f8a8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800f8a8:	e7fe      	b.n	800f8a8 <ADC1_IRQHandler>

0800f8aa <memset>:
 800f8aa:	4402      	add	r2, r0
 800f8ac:	4603      	mov	r3, r0
 800f8ae:	4293      	cmp	r3, r2
 800f8b0:	d100      	bne.n	800f8b4 <memset+0xa>
 800f8b2:	4770      	bx	lr
 800f8b4:	f803 1b01 	strb.w	r1, [r3], #1
 800f8b8:	e7f9      	b.n	800f8ae <memset+0x4>
	...

0800f8bc <__errno>:
 800f8bc:	4b01      	ldr	r3, [pc, #4]	@ (800f8c4 <__errno+0x8>)
 800f8be:	6818      	ldr	r0, [r3, #0]
 800f8c0:	4770      	bx	lr
 800f8c2:	bf00      	nop
 800f8c4:	20000030 	.word	0x20000030

0800f8c8 <__libc_init_array>:
 800f8c8:	b570      	push	{r4, r5, r6, lr}
 800f8ca:	4b0d      	ldr	r3, [pc, #52]	@ (800f900 <__libc_init_array+0x38>)
 800f8cc:	4d0d      	ldr	r5, [pc, #52]	@ (800f904 <__libc_init_array+0x3c>)
 800f8ce:	1b5b      	subs	r3, r3, r5
 800f8d0:	109c      	asrs	r4, r3, #2
 800f8d2:	2600      	movs	r6, #0
 800f8d4:	42a6      	cmp	r6, r4
 800f8d6:	d109      	bne.n	800f8ec <__libc_init_array+0x24>
 800f8d8:	f000 f958 	bl	800fb8c <_init>
 800f8dc:	4d0a      	ldr	r5, [pc, #40]	@ (800f908 <__libc_init_array+0x40>)
 800f8de:	4b0b      	ldr	r3, [pc, #44]	@ (800f90c <__libc_init_array+0x44>)
 800f8e0:	1b5b      	subs	r3, r3, r5
 800f8e2:	109c      	asrs	r4, r3, #2
 800f8e4:	2600      	movs	r6, #0
 800f8e6:	42a6      	cmp	r6, r4
 800f8e8:	d105      	bne.n	800f8f6 <__libc_init_array+0x2e>
 800f8ea:	bd70      	pop	{r4, r5, r6, pc}
 800f8ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800f8f0:	4798      	blx	r3
 800f8f2:	3601      	adds	r6, #1
 800f8f4:	e7ee      	b.n	800f8d4 <__libc_init_array+0xc>
 800f8f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800f8fa:	4798      	blx	r3
 800f8fc:	3601      	adds	r6, #1
 800f8fe:	e7f2      	b.n	800f8e6 <__libc_init_array+0x1e>
 800f900:	0800fde8 	.word	0x0800fde8
 800f904:	0800fde8 	.word	0x0800fde8
 800f908:	0800fde8 	.word	0x0800fde8
 800f90c:	0800fdec 	.word	0x0800fdec

0800f910 <memcpy>:
 800f910:	440a      	add	r2, r1
 800f912:	4291      	cmp	r1, r2
 800f914:	f100 33ff 	add.w	r3, r0, #4294967295
 800f918:	d100      	bne.n	800f91c <memcpy+0xc>
 800f91a:	4770      	bx	lr
 800f91c:	b510      	push	{r4, lr}
 800f91e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f922:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f926:	4291      	cmp	r1, r2
 800f928:	d1f9      	bne.n	800f91e <memcpy+0xe>
 800f92a:	bd10      	pop	{r4, pc}

0800f92c <logf>:
 800f92c:	b508      	push	{r3, lr}
 800f92e:	ed2d 8b02 	vpush	{d8}
 800f932:	eeb0 8a40 	vmov.f32	s16, s0
 800f936:	f000 f82f 	bl	800f998 <__ieee754_logf>
 800f93a:	eeb4 8a48 	vcmp.f32	s16, s16
 800f93e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f942:	d60f      	bvs.n	800f964 <logf+0x38>
 800f944:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f94c:	dc0a      	bgt.n	800f964 <logf+0x38>
 800f94e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f952:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f956:	d108      	bne.n	800f96a <logf+0x3e>
 800f958:	f7ff ffb0 	bl	800f8bc <__errno>
 800f95c:	2322      	movs	r3, #34	@ 0x22
 800f95e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 800f984 <logf+0x58>
 800f962:	6003      	str	r3, [r0, #0]
 800f964:	ecbd 8b02 	vpop	{d8}
 800f968:	bd08      	pop	{r3, pc}
 800f96a:	f7ff ffa7 	bl	800f8bc <__errno>
 800f96e:	ecbd 8b02 	vpop	{d8}
 800f972:	4603      	mov	r3, r0
 800f974:	2221      	movs	r2, #33	@ 0x21
 800f976:	601a      	str	r2, [r3, #0]
 800f978:	4803      	ldr	r0, [pc, #12]	@ (800f988 <logf+0x5c>)
 800f97a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800f97e:	f000 b805 	b.w	800f98c <nanf>
 800f982:	bf00      	nop
 800f984:	ff800000 	.word	0xff800000
 800f988:	0800fc48 	.word	0x0800fc48

0800f98c <nanf>:
 800f98c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f994 <nanf+0x8>
 800f990:	4770      	bx	lr
 800f992:	bf00      	nop
 800f994:	7fc00000 	.word	0x7fc00000

0800f998 <__ieee754_logf>:
 800f998:	ee10 2a10 	vmov	r2, s0
 800f99c:	f032 4300 	bics.w	r3, r2, #2147483648	@ 0x80000000
 800f9a0:	d02f      	beq.n	800fa02 <__ieee754_logf+0x6a>
 800f9a2:	2a00      	cmp	r2, #0
 800f9a4:	4613      	mov	r3, r2
 800f9a6:	db33      	blt.n	800fa10 <__ieee754_logf+0x78>
 800f9a8:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f9ac:	da40      	bge.n	800fa30 <__ieee754_logf+0x98>
 800f9ae:	f5b2 0f00 	cmp.w	r2, #8388608	@ 0x800000
 800f9b2:	db34      	blt.n	800fa1e <__ieee754_logf+0x86>
 800f9b4:	f04f 0c00 	mov.w	ip, #0
 800f9b8:	4864      	ldr	r0, [pc, #400]	@ (800fb4c <__ieee754_logf+0x1b4>)
 800f9ba:	f3c3 0116 	ubfx	r1, r3, #0, #23
 800f9be:	4408      	add	r0, r1
 800f9c0:	f400 0200 	and.w	r2, r0, #8388608	@ 0x800000
 800f9c4:	f082 527e 	eor.w	r2, r2, #1065353216	@ 0x3f800000
 800f9c8:	430a      	orrs	r2, r1
 800f9ca:	15db      	asrs	r3, r3, #23
 800f9cc:	ee00 2a10 	vmov	s0, r2
 800f9d0:	3b7f      	subs	r3, #127	@ 0x7f
 800f9d2:	4a5f      	ldr	r2, [pc, #380]	@ (800fb50 <__ieee754_logf+0x1b8>)
 800f9d4:	4463      	add	r3, ip
 800f9d6:	f101 0c0f 	add.w	ip, r1, #15
 800f9da:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f9de:	ea0c 0202 	and.w	r2, ip, r2
 800f9e2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f9e6:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800f9ea:	bb22      	cbnz	r2, 800fa36 <__ieee754_logf+0x9e>
 800f9ec:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800f9f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9f4:	d162      	bne.n	800fabc <__ieee754_logf+0x124>
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	f040 8090 	bne.w	800fb1c <__ieee754_logf+0x184>
 800f9fc:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 800fb54 <__ieee754_logf+0x1bc>
 800fa00:	4770      	bx	lr
 800fa02:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800fb58 <__ieee754_logf+0x1c0>
 800fa06:	eddf 7a53 	vldr	s15, [pc, #332]	@ 800fb54 <__ieee754_logf+0x1bc>
 800fa0a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800fa0e:	4770      	bx	lr
 800fa10:	ee70 7a40 	vsub.f32	s15, s0, s0
 800fa14:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 800fb54 <__ieee754_logf+0x1bc>
 800fa18:	ee87 0a87 	vdiv.f32	s0, s15, s14
 800fa1c:	4770      	bx	lr
 800fa1e:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 800fb5c <__ieee754_logf+0x1c4>
 800fa22:	ee60 7a27 	vmul.f32	s15, s0, s15
 800fa26:	f06f 0c18 	mvn.w	ip, #24
 800fa2a:	ee17 3a90 	vmov	r3, s15
 800fa2e:	e7c3      	b.n	800f9b8 <__ieee754_logf+0x20>
 800fa30:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fa34:	4770      	bx	lr
 800fa36:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800fa3a:	ee70 7a27 	vadd.f32	s15, s0, s15
 800fa3e:	ee07 3a10 	vmov	s14, r3
 800fa42:	ee80 4a27 	vdiv.f32	s8, s0, s15
 800fa46:	4846      	ldr	r0, [pc, #280]	@ (800fb60 <__ieee754_logf+0x1c8>)
 800fa48:	f5c1 1257 	rsb	r2, r1, #3522560	@ 0x35c000
 800fa4c:	4408      	add	r0, r1
 800fa4e:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800fa52:	4302      	orrs	r2, r0
 800fa54:	2a00      	cmp	r2, #0
 800fa56:	ed9f 3a43 	vldr	s6, [pc, #268]	@ 800fb64 <__ieee754_logf+0x1cc>
 800fa5a:	eddf 4a43 	vldr	s9, [pc, #268]	@ 800fb68 <__ieee754_logf+0x1d0>
 800fa5e:	eddf 5a43 	vldr	s11, [pc, #268]	@ 800fb6c <__ieee754_logf+0x1d4>
 800fa62:	eddf 3a43 	vldr	s7, [pc, #268]	@ 800fb70 <__ieee754_logf+0x1d8>
 800fa66:	ed9f 5a43 	vldr	s10, [pc, #268]	@ 800fb74 <__ieee754_logf+0x1dc>
 800fa6a:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800fb78 <__ieee754_logf+0x1e0>
 800fa6e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800fb7c <__ieee754_logf+0x1e4>
 800fa72:	ee24 6a04 	vmul.f32	s12, s8, s8
 800fa76:	eef8 2ac7 	vcvt.f32.s32	s5, s14
 800fa7a:	ee26 7a06 	vmul.f32	s14, s12, s12
 800fa7e:	eee7 4a03 	vfma.f32	s9, s14, s6
 800fa82:	eea7 5a23 	vfma.f32	s10, s14, s7
 800fa86:	eee4 5a87 	vfma.f32	s11, s9, s14
 800fa8a:	eee5 6a07 	vfma.f32	s13, s10, s14
 800fa8e:	eee5 7a87 	vfma.f32	s15, s11, s14
 800fa92:	ee67 7a86 	vmul.f32	s15, s15, s12
 800fa96:	eee6 7a87 	vfma.f32	s15, s13, s14
 800fa9a:	dd2a      	ble.n	800faf2 <__ieee754_logf+0x15a>
 800fa9c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800faa0:	ee20 7a07 	vmul.f32	s14, s0, s14
 800faa4:	ee27 7a00 	vmul.f32	s14, s14, s0
 800faa8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800faac:	ee67 7a84 	vmul.f32	s15, s15, s8
 800fab0:	bb3b      	cbnz	r3, 800fb02 <__ieee754_logf+0x16a>
 800fab2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fab6:	ee30 0a47 	vsub.f32	s0, s0, s14
 800faba:	4770      	bx	lr
 800fabc:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800fb80 <__ieee754_logf+0x1e8>
 800fac0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fac4:	eee0 7a47 	vfms.f32	s15, s0, s14
 800fac8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800facc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d0f0      	beq.n	800fab6 <__ieee754_logf+0x11e>
 800fad4:	ee07 3a90 	vmov	s15, r3
 800fad8:	ed9f 6a2a 	vldr	s12, [pc, #168]	@ 800fb84 <__ieee754_logf+0x1ec>
 800fadc:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800fb88 <__ieee754_logf+0x1f0>
 800fae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fae4:	eea7 7ac6 	vfms.f32	s14, s15, s12
 800fae8:	ee37 0a40 	vsub.f32	s0, s14, s0
 800faec:	ee97 0aa6 	vfnms.f32	s0, s15, s13
 800faf0:	4770      	bx	lr
 800faf2:	ee70 7a67 	vsub.f32	s15, s0, s15
 800faf6:	ee67 7a84 	vmul.f32	s15, s15, s8
 800fafa:	b9e3      	cbnz	r3, 800fb36 <__ieee754_logf+0x19e>
 800fafc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fb00:	4770      	bx	lr
 800fb02:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 800fb84 <__ieee754_logf+0x1ec>
 800fb06:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800fb88 <__ieee754_logf+0x1f0>
 800fb0a:	eee2 7a86 	vfma.f32	s15, s5, s12
 800fb0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fb12:	ee37 0a40 	vsub.f32	s0, s14, s0
 800fb16:	ee92 0aa6 	vfnms.f32	s0, s5, s13
 800fb1a:	4770      	bx	lr
 800fb1c:	ee07 3a90 	vmov	s15, r3
 800fb20:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 800fb84 <__ieee754_logf+0x1ec>
 800fb24:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800fb88 <__ieee754_logf+0x1f0>
 800fb28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fb2c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800fb30:	eea7 0a87 	vfma.f32	s0, s15, s14
 800fb34:	4770      	bx	lr
 800fb36:	eddf 6a13 	vldr	s13, [pc, #76]	@ 800fb84 <__ieee754_logf+0x1ec>
 800fb3a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800fb88 <__ieee754_logf+0x1f0>
 800fb3e:	eee2 7ae6 	vfms.f32	s15, s5, s13
 800fb42:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800fb46:	ee92 0a87 	vfnms.f32	s0, s5, s14
 800fb4a:	4770      	bx	lr
 800fb4c:	004afb20 	.word	0x004afb20
 800fb50:	007ffff0 	.word	0x007ffff0
 800fb54:	00000000 	.word	0x00000000
 800fb58:	cc000000 	.word	0xcc000000
 800fb5c:	4c000000 	.word	0x4c000000
 800fb60:	ffcf5c30 	.word	0xffcf5c30
 800fb64:	3e178897 	.word	0x3e178897
 800fb68:	3e3a3325 	.word	0x3e3a3325
 800fb6c:	3e924925 	.word	0x3e924925
 800fb70:	3e1cd04f 	.word	0x3e1cd04f
 800fb74:	3e638e29 	.word	0x3e638e29
 800fb78:	3f2aaaab 	.word	0x3f2aaaab
 800fb7c:	3ecccccd 	.word	0x3ecccccd
 800fb80:	3eaaaaab 	.word	0x3eaaaaab
 800fb84:	3717f7d1 	.word	0x3717f7d1
 800fb88:	3f317180 	.word	0x3f317180

0800fb8c <_init>:
 800fb8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb8e:	bf00      	nop
 800fb90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb92:	bc08      	pop	{r3}
 800fb94:	469e      	mov	lr, r3
 800fb96:	4770      	bx	lr

0800fb98 <_fini>:
 800fb98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb9a:	bf00      	nop
 800fb9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb9e:	bc08      	pop	{r3}
 800fba0:	469e      	mov	lr, r3
 800fba2:	4770      	bx	lr
 800fba4:	0000      	movs	r0, r0
	...
