#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 24 15:24:25 2018
# Process ID: 3696
# Current directory: C:/Users/mloui/Documents/ROIC/roic_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16364 C:\Users\mloui\Documents\ROIC\roic_test\roic_test.xpr
# Log file: C:/Users/mloui/Documents/ROIC/roic_test/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/roic_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mloui/Documents/ROIC/roic_test/roic_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base_mb.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_mb_pwmcore_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 893.375 ; gain = 170.375
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- nasa.gov:user:pwmcore:1.0 - pwmcore_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <base_mb> from BD file <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 973.980 ; gain = 73.613
report_ip_status -name ip_status 
upgrade_ip -vlnv nasa.gov:user:pwmcore:1.0 [get_ips  base_mb_pwmcore_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-3422] Upgraded base_mb_pwmcore_0_0 (pwmcore_v1.0 1.0) from revision 6 to revision 8
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mloui/Documents/ROIC/roic_test/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips base_mb_pwmcore_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd]
Wrote  : <C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd> 
VHDL Output written to : C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/synth/base_mb.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/sim/base_mb.vhd
VHDL Output written to : C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/hdl/base_mb_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwmcore_0 .
Exporting to file C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/hw_handoff/base_mb.hwh
Generated Block Design Tcl file C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/hw_handoff/base_mb_bd.tcl
Generated Hardware Definition File C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/synth/base_mb.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1128.648 ; gain = 119.961
catch { config_ip_cache -export [get_ips -all base_mb_pwmcore_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd]
launch_runs -jobs 4 base_mb_pwmcore_0_0_synth_1
[Tue Jul 24 15:25:41 2018] Launched base_mb_pwmcore_0_0_synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_pwmcore_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/mloui/Documents/ROIC/roic_test/roic_test.srcs/sources_1/bd/base_mb/base_mb.bd] -directory C:/Users/mloui/Documents/ROIC/roic_test/roic_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/mloui/Documents/ROIC/roic_test/roic_test.ip_user_files -ipstatic_source_dir C:/Users/mloui/Documents/ROIC/roic_test/roic_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/mloui/Documents/ROIC/roic_test/roic_test.cache/compile_simlib/modelsim} {questa=C:/Users/mloui/Documents/ROIC/roic_test/roic_test.cache/compile_simlib/questa} {riviera=C:/Users/mloui/Documents/ROIC/roic_test/roic_test.cache/compile_simlib/riviera} {activehdl=C:/Users/mloui/Documents/ROIC/roic_test/roic_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 24 15:26:10 2018] Launched base_mb_pwmcore_0_0_synth_1, synth_1...
Run output will be captured here:
base_mb_pwmcore_0_0_synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/base_mb_pwmcore_0_0_synth_1/runme.log
synth_1: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/synth_1/runme.log
[Tue Jul 24 15:26:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A3B989
set_property PROGRAM.FILE {C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.bit} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
file copy -force C:/Users/mloui/Documents/ROIC/roic_test/roic_test.runs/impl_1/base_mb_wrapper.sysdef C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf

launch_sdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk -hwspec C:/Users/mloui/Documents/ROIC/roic_test/roic_test.sdk/base_mb_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A3B989
