#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 19 20:35:39 2023
# Process ID: 7360
# Current directory: D:/share_daily/2ASK_process_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8412 D:\share_daily\2ASK_process_vivado\ASK_process.xpr
# Log file: D:/share_daily/2ASK_process_vivado/vivado.log
# Journal file: D:/share_daily/2ASK_process_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/share_daily/2ASK_process_vivado/ASK_process.xpr
INFO: [Project 1-313] Project file moved from 'D:/ele_match/ASK_signal_process/ASK_process' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vitis/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 915.004 ; gain = 213.562
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/share_daily/2ASK_process_vivado/ASK_process.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/share_daily/2ASK_process_vivado/ASK_process.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Tb_ASK' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/share_daily/2ASK_process_vivado/ASK_process.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Tb_ASK_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sources_1/new/ASK_modulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASK_modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sim_1/new/Tb_ASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tb_ASK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/share_daily/2ASK_process_vivado/ASK_process.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Tb_ASK_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/share_daily/2ASK_process_vivado/ASK_process.sim/sim_1/behav/xsim'
"xelab -wto a1edb826b93049559ae4c3ef1f8b3471 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L axi_utils_v2_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Tb_ASK_behav xil_defaultlib.Tb_ASK xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a1edb826b93049559ae4c3ef1f8b3471 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xil_defaultlib -L axi_utils_v2_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Tb_ASK_behav xil_defaultlib.Tb_ASK xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sources_1/new/ASK_modulation.v:21]
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'm_axis_data_tdata' [D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sim_1/new/Tb_ASK.v:88]
WARNING: [VRFC 10-5021] port 'm_axis_phase_tvalid' is not connected on this instance [D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sim_1/new/Tb_ASK.v:88]
WARNING: [VRFC 10-5021] port 'm_axis_phase_tvalid' is not connected on this instance [D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sources_1/new/ASK_modulation.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_19.pkg_dds_compiler_v6_0_19
Compiling package dds_compiler_v6_0_19.dds_compiler_v6_0_19_hdl_comps
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_19.pkg_betas
Compiling package dds_compiler_v6_0_19.pkg_alphas
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_rdy [\dds_compiler_v6_0_19_rdy(c_has_...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dither_wrap [\dither_wrap(ci_phase_err_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.pipe_add [\pipe_add(c_width=27,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_19.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_19.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_core [\dds_compiler_v6_0_19_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19_viv [\dds_compiler_v6_0_19_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_19.dds_compiler_v6_0_19 [\dds_compiler_v6_0_19(c_xdevicef...]
Compiling architecture dds_compiler_0_arch of entity xil_defaultlib.dds_compiler_0 [dds_compiler_0_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=2,bi_width=1...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ASK_modulation
Compiling module xil_defaultlib.Tb_ASK
Compiling module xil_defaultlib.glbl
Built simulation snapshot Tb_ASK_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/share_daily/2ASK_process_vivado/ASK_process.sim/sim_1/behav/xsim/xsim.dir/Tb_ASK_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/share_daily/2ASK_process_vivado/ASK_process.sim/sim_1/behav/xsim/xsim.dir/Tb_ASK_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar 19 20:36:54 2023. For additional details about this file, please refer to the WebTalk help file at E:/Vitis/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 19 20:36:54 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 975.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/share_daily/2ASK_process_vivado/ASK_process.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Tb_ASK_behav -key {Behavioral:sim_1:Functional:Tb_ASK} -tclbatch {Tb_ASK.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Tb_ASK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
WARNING: Too many words specified in data file signal_in.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Tb_ASK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1033.492 ; gain = 66.324
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.492 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 22:10:30 2023...
