###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX109)
#  Generated on:      Wed May 16 12:02:02 2018
#  Design:            FIR
#  Command:           timeDesign -signoff -si -outDir reports/signoffTimingReports
###############################################################
Path 1: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.283
- Arrival Time                  7.596
= Slack Time                   42.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   42.686 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.688 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   42.805 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   42.808 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   42.936 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   42.937 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   43.063 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   43.064 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   43.447 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.448 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   43.504 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   43.504 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.611 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.611 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   43.716 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   43.716 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   43.823 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   43.823 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   44.022 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.022 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   44.384 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   44.384 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   44.472 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   44.472 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   44.702 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   44.702 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   45.119 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   45.119 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   45.437 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   45.437 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   45.832 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   45.832 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   45.892 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   45.892 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   46.217 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   46.217 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   46.273 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   46.273 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   46.551 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   46.551 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   46.831 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   46.831 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   47.109 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   47.109 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   47.386 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   47.386 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   47.811 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   47.811 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   47.847 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   47.847 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   48.024 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   48.024 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   48.207 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   48.207 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   48.277 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   48.277 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   48.582 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   48.582 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.275 |   6.171 |   48.858 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.171 |   48.858 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.450 |   49.137 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.450 |   49.137 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.277 |   6.727 |   49.414 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.727 |   49.414 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   7.003 |   49.690 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.003 |   49.690 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_1/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.415 |   50.101 | 
     | MAC_inst_1/U111/A                            |   ^   | MAC_inst_1/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.415 |   50.101 | 
     | MAC_inst_1/U111/ZN                           |   v   | MAC_inst_1/n2                                      | INV_X1    | 0.034 |   7.449 |   50.135 | 
     | MAC_inst_1/U28/B2                            |   v   | MAC_inst_1/n2                                      | OAI22_X1  | 0.000 |   7.449 |   50.135 | 
     | MAC_inst_1/U28/ZN                            |   ^   | MAC_inst_1/n103                                    | OAI22_X1  | 0.148 |   7.596 |   50.283 | 
     | MAC_inst_1/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_1/n103                                    | DFF_X1    | 0.000 |   7.596 |   50.283 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.687 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.685 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.568 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.567 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -42.440 | 
     | clk__L3_I26/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -42.439 | 
     | clk__L3_I26/Z                   |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.126 |   0.373 |  -42.313 | 
     | MAC_inst_1/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.374 |  -42.312 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.286
- Arrival Time                  7.559
= Slack Time                   42.727
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   42.727 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.728 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   42.845 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   42.849 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   42.976 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   42.977 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   43.104 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   43.104 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   43.486 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   43.486 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   43.543 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   43.543 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   43.650 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   43.650 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   43.755 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   43.755 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   43.862 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   43.862 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   44.062 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.062 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   44.421 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   44.422 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   44.508 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   44.508 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   44.737 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   44.737 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   45.152 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   45.152 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   45.470 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   45.470 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   45.864 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   45.864 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   45.923 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   45.923 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   46.240 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   46.240 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   46.298 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   46.298 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   46.575 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   46.575 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   46.853 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   46.853 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   47.130 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   47.130 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   47.407 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   47.407 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   47.684 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   47.684 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   48.116 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   48.116 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   48.156 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   48.156 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   48.335 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   48.335 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   48.507 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   48.507 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   48.562 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   48.562 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.136 |   48.863 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.136 |   48.863 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.278 |   6.415 |   49.142 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.415 |   49.142 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.693 |   49.420 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.693 |   49.420 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   6.970 |   49.697 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.970 |   49.697 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_4/ac_sum_new[9]                           | FA_X1     | 0.410 |   7.379 |   50.106 | 
     | MAC_inst_4/U111/A                            |   ^   | MAC_inst_4/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.379 |   50.106 | 
     | MAC_inst_4/U111/ZN                           |   v   | MAC_inst_4/n2                                      | INV_X1    | 0.032 |   7.411 |   50.139 | 
     | MAC_inst_4/U28/B2                            |   v   | MAC_inst_4/n2                                      | OAI22_X1  | 0.000 |   7.411 |   50.139 | 
     | MAC_inst_4/U28/ZN                            |   ^   | MAC_inst_4/n154                                    | OAI22_X1  | 0.147 |   7.559 |   50.286 | 
     | MAC_inst_4/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_4/n154                                    | DFF_X1    | 0.000 |   7.559 |   50.286 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.727 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.726 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.609 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -42.608 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -42.481 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.246 |  -42.481 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.130 |   0.376 |  -42.351 | 
     | MAC_inst_4/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.377 |  -42.350 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.372
- Setup                         0.092
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.280
- Arrival Time                  7.551
= Slack Time                   42.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.729 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.730 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   42.847 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   42.849 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   42.976 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   42.976 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.375 |   43.105 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   43.105 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   43.490 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.491 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   43.547 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   43.547 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.654 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.654 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   43.759 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   43.759 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   43.866 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   43.866 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   44.065 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   44.065 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   44.438 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   44.440 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   44.528 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   44.528 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   44.760 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   44.760 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   45.172 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   45.172 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   45.489 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   45.489 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   45.891 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   45.891 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   45.951 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   45.951 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   46.263 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   46.263 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   46.318 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   46.318 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   46.594 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   46.594 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   46.871 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   46.871 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   47.147 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   47.147 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   47.427 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   47.427 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.975 |   47.704 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.975 |   47.704 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.428 |   5.402 |   48.131 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.402 |   48.131 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.040 |   5.442 |   48.171 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.442 |   48.171 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.619 |   48.349 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   48.349 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.778 |   48.507 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.778 |   48.507 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.828 |   48.557 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.828 |   48.557 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.298 |   6.126 |   48.855 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.126 |   48.855 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.405 |   49.134 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.405 |   49.134 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.277 |   6.682 |   49.411 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.682 |   49.411 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.275 |   6.957 |   49.686 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.957 |   49.686 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_2/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.368 |   50.098 | 
     | MAC_inst_2/U111/A                            |   ^   | MAC_inst_2/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.368 |   50.098 | 
     | MAC_inst_2/U111/ZN                           |   v   | MAC_inst_2/n3                                      | INV_X1    | 0.032 |   7.401 |   50.130 | 
     | MAC_inst_2/U28/B2                            |   v   | MAC_inst_2/n3                                      | OAI22_X1  | 0.000 |   7.401 |   50.130 | 
     | MAC_inst_2/U28/ZN                            |   ^   | MAC_inst_2/n155                                    | OAI22_X1  | 0.150 |   7.551 |   50.280 | 
     | MAC_inst_2/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_2/n155                                    | DFF_X1    | 0.000 |   7.551 |   50.280 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.729 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.728 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.611 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.609 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -42.484 | 
     | clk__L3_I33/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.246 |  -42.484 | 
     | clk__L3_I33/Z                   |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.126 |   0.372 |  -42.358 | 
     | MAC_inst_2/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.000 |   0.372 |  -42.357 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MAC_inst_1/data_out_reg_9_/CK 
Endpoint:   MAC_inst_1/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.290
- Arrival Time                  7.557
= Slack Time                   42.733
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.733 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.734 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   42.851 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   42.854 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   42.982 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   42.983 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   43.110 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   43.111 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   43.494 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.494 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   43.550 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   43.550 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.657 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.657 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   43.762 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   43.762 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   43.869 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   43.869 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   44.068 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.068 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   44.430 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   44.431 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   44.518 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   44.518 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   44.749 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   44.749 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   45.165 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   45.165 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   45.483 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   45.483 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   45.878 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   45.878 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   45.938 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   45.938 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   46.263 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   46.263 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   46.319 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   46.319 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   46.598 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   46.598 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   46.878 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   46.878 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   47.155 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   47.155 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   47.433 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   47.433 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   47.858 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   47.858 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   47.893 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   47.893 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   48.070 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   48.070 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   48.253 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   48.253 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   48.323 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   48.323 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   48.628 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   48.628 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.275 |   6.171 |   48.904 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.171 |   48.904 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.450 |   49.183 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.450 |   49.183 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.277 |   6.727 |   49.460 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.727 |   49.460 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   7.003 |   49.736 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   7.003 |   49.736 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_1/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.415 |   50.148 | 
     | MAC_inst_1/U111/A                            |   ^   | MAC_inst_1/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.415 |   50.148 | 
     | MAC_inst_1/U111/ZN                           |   v   | MAC_inst_1/n2                                      | INV_X1    | 0.034 |   7.449 |   50.181 | 
     | MAC_inst_1/U87/B2                            |   v   | MAC_inst_1/n2                                      | OAI21_X1  | 0.000 |   7.449 |   50.181 | 
     | MAC_inst_1/U87/ZN                            |   ^   | MAC_inst_1/n93                                     | OAI21_X1  | 0.108 |   7.557 |   50.290 | 
     | MAC_inst_1/data_out_reg_9_/D                 |   ^   | MAC_inst_1/n93                                     | DFF_X1    | 0.000 |   7.557 |   50.290 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.733 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.732 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.615 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.613 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -42.486 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -42.485 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.126 |   0.374 |  -42.359 | 
     | MAC_inst_1/data_out_reg_9_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.374 |  -42.359 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.286
- Arrival Time                  7.544
= Slack Time                   42.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.742 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.743 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   42.860 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   42.862 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   42.989 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   42.989 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   43.117 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   43.117 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   43.513 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   43.514 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   43.568 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   43.568 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   43.676 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   43.676 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   43.781 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   43.781 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.147 |   43.890 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.147 |   43.890 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   44.089 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   44.089 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   44.470 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   44.472 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   44.560 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   44.560 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   44.791 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   44.791 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   45.206 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   45.206 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   45.523 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   45.523 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   45.909 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   45.909 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   45.968 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   45.968 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   46.275 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   46.275 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   46.330 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   46.330 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   46.604 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   46.604 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   46.879 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   46.879 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.419 |   47.161 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.419 |   47.161 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.696 |   47.439 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.696 |   47.439 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.974 |   47.716 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.974 |   47.716 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.399 |   48.141 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.141 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.437 |   48.180 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.437 |   48.180 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.177 |   5.615 |   48.357 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.615 |   48.357 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.160 |   5.775 |   48.517 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.775 |   48.517 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.825 |   48.567 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.825 |   48.567 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.300 |   6.125 |   48.867 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.125 |   48.867 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.275 |   6.400 |   49.142 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.400 |   49.142 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.678 |   49.421 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.678 |   49.421 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   6.954 |   49.697 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.954 |   49.697 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_3/ac_sum_new[9]                           | FA_X1     | 0.409 |   7.363 |   50.105 | 
     | MAC_inst_3/U111/A                            |   ^   | MAC_inst_3/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.363 |   50.105 | 
     | MAC_inst_3/U111/ZN                           |   v   | MAC_inst_3/n2                                      | INV_X1    | 0.033 |   7.396 |   50.138 | 
     | MAC_inst_3/U28/B2                            |   v   | MAC_inst_3/n2                                      | OAI22_X1  | 0.000 |   7.396 |   50.138 | 
     | MAC_inst_3/U28/ZN                            |   ^   | MAC_inst_3/n154                                    | OAI22_X1  | 0.148 |   7.544 |   50.286 | 
     | MAC_inst_3/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_3/n154                                    | DFF_X1    | 0.000 |   7.544 |   50.286 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.742 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.741 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.624 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.622 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -42.497 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -42.497 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -42.367 | 
     | MAC_inst_3/ac_sum_old_reg_9_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.376 |  -42.366 | 
     +------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MAC_inst_4/data_out_reg_9_/CK 
Endpoint:   MAC_inst_4/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  7.516
= Slack Time                   42.776
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   42.776 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.777 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   42.894 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   42.897 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.025 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   43.025 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   43.152 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   43.152 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   43.534 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   43.535 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   43.592 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   43.592 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   43.699 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   43.699 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   43.803 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   43.803 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   43.911 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   43.911 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   44.111 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.111 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   44.469 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   44.470 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   44.556 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   44.556 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   44.785 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   44.785 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   45.201 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   45.201 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   45.518 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   45.518 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   45.913 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   45.913 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   45.972 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   45.972 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   46.289 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   46.289 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   46.347 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   46.347 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   46.623 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   46.623 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   46.901 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   46.901 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   47.178 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   47.178 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   47.456 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   47.456 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   47.733 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   47.733 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   48.164 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   48.164 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   48.205 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   48.205 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   48.384 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   48.384 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   48.556 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   48.556 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   48.611 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   48.611 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.136 |   48.912 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.136 |   48.912 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.278 |   6.415 |   49.191 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.415 |   49.191 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.693 |   49.469 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.693 |   49.469 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   6.970 |   49.746 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.970 |   49.746 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_4/ac_sum_new[9]                           | FA_X1     | 0.410 |   7.379 |   50.155 | 
     | MAC_inst_4/U111/A                            |   ^   | MAC_inst_4/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.379 |   50.155 | 
     | MAC_inst_4/U111/ZN                           |   v   | MAC_inst_4/n2                                      | INV_X1    | 0.032 |   7.411 |   50.187 | 
     | MAC_inst_4/U87/B2                            |   v   | MAC_inst_4/n2                                      | OAI21_X1  | 0.000 |   7.411 |   50.187 | 
     | MAC_inst_4/U87/ZN                            |   ^   | MAC_inst_4/n164                                    | OAI21_X1  | 0.105 |   7.516 |   50.292 | 
     | MAC_inst_4/data_out_reg_9_/D                 |   ^   | MAC_inst_4/n164                                    | DFF_X1    | 0.000 |   7.516 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.776 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.775 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.658 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.656 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -42.529 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -42.529 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.126 |   0.373 |  -42.402 | 
     | MAC_inst_4/data_out_reg_9_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.374 |  -42.402 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MAC_inst_2/data_out_reg_9_/CK 
Endpoint:   MAC_inst_2/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.373
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.289
- Arrival Time                  7.509
= Slack Time                   42.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.780 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.781 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   42.898 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   42.900 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.027 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.027 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.376 |   43.156 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   43.156 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   43.541 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.542 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   43.598 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   43.598 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.704 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.704 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   43.810 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   43.810 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   43.916 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   43.916 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   44.116 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   44.116 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   44.489 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   44.490 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   44.579 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   44.579 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   44.810 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   44.810 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   45.223 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   45.223 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   45.540 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   45.540 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   45.942 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   45.942 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   46.001 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   46.001 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   46.314 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   46.314 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   46.369 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   46.369 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   46.645 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   46.645 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   46.922 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   46.922 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   47.198 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   47.198 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   47.478 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   47.478 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.975 |   47.755 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.975 |   47.755 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.428 |   5.402 |   48.182 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.402 |   48.182 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.040 |   5.442 |   48.222 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.442 |   48.222 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.620 |   48.400 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.620 |   48.400 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.778 |   48.558 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.778 |   48.558 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.828 |   48.608 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.828 |   48.608 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.298 |   6.126 |   48.906 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.126 |   48.906 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.405 |   49.185 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.405 |   49.185 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.277 |   6.682 |   49.462 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.682 |   49.462 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.275 |   6.957 |   49.737 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.957 |   49.737 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_2/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.368 |   50.148 | 
     | MAC_inst_2/U111/A                            |   ^   | MAC_inst_2/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.368 |   50.148 | 
     | MAC_inst_2/U111/ZN                           |   v   | MAC_inst_2/n3                                      | INV_X1    | 0.032 |   7.401 |   50.181 | 
     | MAC_inst_2/U87/B2                            |   v   | MAC_inst_2/n3                                      | OAI21_X1  | 0.000 |   7.401 |   50.181 | 
     | MAC_inst_2/U87/ZN                            |   ^   | MAC_inst_2/n165                                    | OAI21_X1  | 0.109 |   7.509 |   50.289 | 
     | MAC_inst_2/data_out_reg_9_/D                 |   ^   | MAC_inst_2/n165                                    | DFF_X1    | 0.000 |   7.509 |   50.289 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.780 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.779 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.662 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.660 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -42.535 | 
     | clk__L3_I33/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.246 |  -42.535 | 
     | clk__L3_I33/Z                 |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.126 |   0.372 |  -42.408 | 
     | MAC_inst_2/data_out_reg_9_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.001 |   0.373 |  -42.408 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MAC_inst_3/data_out_reg_9_/CK 
Endpoint:   MAC_inst_3/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.293
- Arrival Time                  7.503
= Slack Time                   42.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   42.790 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.791 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   42.908 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   42.911 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.037 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.037 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   43.165 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   43.166 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   43.561 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   43.562 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   43.616 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   43.616 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   43.724 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   43.724 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   43.829 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   43.829 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.147 |   43.938 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.147 |   43.938 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   44.137 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   44.137 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   44.519 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   44.521 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   44.608 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   44.608 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   44.839 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   44.839 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   45.254 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   45.254 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   45.571 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   45.571 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   45.957 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   45.957 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   46.017 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   46.017 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   46.323 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   46.323 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   46.378 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   46.378 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   46.652 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   46.652 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   46.928 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   46.928 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.419 |   47.209 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.419 |   47.209 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.696 |   47.487 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.696 |   47.487 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.974 |   47.764 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.974 |   47.764 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.399 |   48.189 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.189 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.437 |   48.228 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.437 |   48.228 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.177 |   5.615 |   48.405 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.615 |   48.405 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.160 |   5.775 |   48.565 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.775 |   48.565 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.825 |   48.615 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.825 |   48.615 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.300 |   6.125 |   48.915 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.125 |   48.915 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.275 |   6.400 |   49.190 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.400 |   49.190 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.678 |   49.469 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.678 |   49.469 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   6.954 |   49.745 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.954 |   49.745 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_3/ac_sum_new[9]                           | FA_X1     | 0.409 |   7.363 |   50.154 | 
     | MAC_inst_3/U111/A                            |   ^   | MAC_inst_3/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.363 |   50.154 | 
     | MAC_inst_3/U111/ZN                           |   v   | MAC_inst_3/n2                                      | INV_X1    | 0.033 |   7.396 |   50.186 | 
     | MAC_inst_3/U87/B2                            |   v   | MAC_inst_3/n2                                      | OAI21_X1  | 0.000 |   7.396 |   50.186 | 
     | MAC_inst_3/U87/ZN                            |   ^   | MAC_inst_3/n164                                    | OAI21_X1  | 0.107 |   7.503 |   50.293 | 
     | MAC_inst_3/data_out_reg_9_/D                 |   ^   | MAC_inst_3/n164                                    | DFF_X1    | 0.000 |   7.503 |   50.293 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -42.790 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.789 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.672 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.670 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -42.545 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -42.545 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -42.415 | 
     | MAC_inst_3/data_out_reg_9_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.376 |  -42.415 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  7.320
= Slack Time                   42.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   42.972 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   42.973 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.090 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.093 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.221 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   43.223 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   43.349 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   43.350 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   43.733 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.734 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   43.789 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   43.789 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.896 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.896 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.001 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.001 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.108 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.108 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   44.307 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.307 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   44.669 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   44.670 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   44.757 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   44.757 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   44.988 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   44.988 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   45.405 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   45.405 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   45.723 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   45.723 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   46.117 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   46.117 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   46.177 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   46.177 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   46.503 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   46.503 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   46.558 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   46.558 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   46.837 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   46.837 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   47.117 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   47.117 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   47.394 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   47.394 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   47.672 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   47.672 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   48.097 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   48.097 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   48.132 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   48.132 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   48.310 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   48.310 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   48.492 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   48.492 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   48.562 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   48.562 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   48.868 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   48.868 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.275 |   6.171 |   49.143 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.171 |   49.143 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.450 |   49.422 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.450 |   49.422 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.277 |   6.727 |   49.699 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.727 |   49.699 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_1/ac_sum_new[8]                           | FA_X1     | 0.409 |   7.137 |   50.109 | 
     | MAC_inst_1/U17/A                             |   ^   | MAC_inst_1/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.137 |   50.109 | 
     | MAC_inst_1/U17/ZN                            |   v   | MAC_inst_1/n3                                      | INV_X1    | 0.034 |   7.171 |   50.143 | 
     | MAC_inst_1/U29/B2                            |   v   | MAC_inst_1/n3                                      | OAI22_X1  | 0.000 |   7.171 |   50.143 | 
     | MAC_inst_1/U29/ZN                            |   ^   | MAC_inst_1/n104                                    | OAI22_X1  | 0.149 |   7.320 |   50.292 | 
     | MAC_inst_1/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_1/n104                                    | DFF_X1    | 0.000 |   7.320 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -42.972 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -42.971 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.854 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -42.853 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -42.726 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.247 |  -42.725 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.133 |   0.380 |  -42.592 | 
     | MAC_inst_1/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.381 |  -42.590 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.286
- Arrival Time                  7.284
= Slack Time                   43.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.002 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.003 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.120 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.124 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.251 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   43.252 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   43.379 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   43.379 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   43.761 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   43.761 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   43.818 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   43.818 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   43.925 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   43.925 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   44.030 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   44.030 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   44.137 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   44.137 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   44.337 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.337 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   44.696 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   44.697 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   44.783 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   44.783 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   45.012 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   45.012 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   45.427 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   45.427 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   45.745 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   45.745 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   46.139 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   46.139 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   46.198 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   46.198 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   46.515 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   46.515 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   46.573 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   46.573 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   46.850 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   46.850 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   47.128 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   47.128 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   47.405 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   47.405 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   47.682 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   47.682 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   47.959 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   47.959 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   48.391 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   48.391 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   48.431 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   48.431 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   48.610 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   48.610 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   48.782 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   48.782 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   48.837 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   48.837 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.136 |   49.138 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.136 |   49.138 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.278 |   6.415 |   49.417 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.415 |   49.417 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.693 |   49.695 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.693 |   49.695 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_4/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.103 |   50.105 | 
     | MAC_inst_4/U17/A                             |   ^   | MAC_inst_4/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.103 |   50.105 | 
     | MAC_inst_4/U17/ZN                            |   v   | MAC_inst_4/n3                                      | INV_X1    | 0.034 |   7.137 |   50.139 | 
     | MAC_inst_4/U29/B2                            |   v   | MAC_inst_4/n3                                      | OAI22_X1  | 0.000 |   7.137 |   50.139 | 
     | MAC_inst_4/U29/ZN                            |   ^   | MAC_inst_4/n153                                    | OAI22_X1  | 0.147 |   7.284 |   50.286 | 
     | MAC_inst_4/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_4/n153                                    | DFF_X1    | 0.000 |   7.284 |   50.286 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.002 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.001 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.884 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -42.883 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -42.756 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.246 |  -42.756 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.130 |   0.376 |  -42.626 | 
     | MAC_inst_4/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.377 |  -42.625 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.373
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.282
- Arrival Time                  7.273
= Slack Time                   43.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.009 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.010 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.127 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.130 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.256 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.256 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.376 |   43.385 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   43.385 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   43.770 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.771 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   43.827 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   43.827 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.934 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.934 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   44.039 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   44.039 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.146 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.146 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   44.345 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   44.345 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   44.718 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   44.720 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   44.808 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   44.808 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   45.040 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   45.040 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   45.452 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   45.452 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   45.769 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   45.769 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   46.171 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   46.171 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   46.231 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   46.231 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   46.543 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   46.543 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   46.598 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   46.598 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   46.874 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   46.874 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   47.151 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   47.151 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   47.427 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   47.427 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   47.707 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   47.707 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.975 |   47.984 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.975 |   47.984 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.428 |   5.402 |   48.411 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.402 |   48.411 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.040 |   5.442 |   48.451 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.442 |   48.451 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.620 |   48.629 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.620 |   48.629 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.778 |   48.788 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.778 |   48.788 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.828 |   48.837 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.828 |   48.837 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.298 |   6.126 |   49.136 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.126 |   49.136 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.405 |   49.414 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.405 |   49.414 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.277 |   6.682 |   49.691 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.682 |   49.691 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_2/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.092 |   50.102 | 
     | MAC_inst_2/U17/A                             |   ^   | MAC_inst_2/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.092 |   50.102 | 
     | MAC_inst_2/U17/ZN                            |   v   | MAC_inst_2/n4                                      | INV_X1    | 0.033 |   7.126 |   50.135 | 
     | MAC_inst_2/U29/B2                            |   v   | MAC_inst_2/n4                                      | OAI22_X1  | 0.000 |   7.126 |   50.135 | 
     | MAC_inst_2/U29/ZN                            |   ^   | MAC_inst_2/n154                                    | OAI22_X1  | 0.147 |   7.273 |   50.282 | 
     | MAC_inst_2/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_2/n154                                    | DFF_X1    | 0.000 |   7.273 |   50.282 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.009 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.008 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.891 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.889 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -42.764 | 
     | clk__L3_I34/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.246 |  -42.764 | 
     | clk__L3_I34/Z                   |   ^   | clk__L3_N34 | CLKBUF_X3 | 0.126 |   0.372 |  -42.638 | 
     | MAC_inst_2/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N34 | DFF_X1    | 0.001 |   0.373 |  -42.636 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MAC_inst_1/data_out_reg_8_/CK 
Endpoint:   MAC_inst_1/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.290
- Arrival Time                  7.278
= Slack Time                   43.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.012 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.013 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.130 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.133 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.261 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   43.262 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   43.389 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   43.390 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   43.773 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.773 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   43.829 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   43.829 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.936 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.936 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.041 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.041 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.148 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.148 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   44.347 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.347 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   44.709 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   44.710 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   44.797 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   44.797 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   45.027 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   45.027 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   45.444 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   45.444 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   45.762 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   45.762 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   46.157 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   46.157 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   46.217 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   46.217 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   46.542 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   46.542 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   46.598 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   46.598 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   46.877 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   46.877 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   47.157 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   47.157 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   47.434 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   47.434 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   47.712 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   47.712 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   48.136 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   48.136 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   48.172 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   48.172 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   48.349 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   48.349 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   48.532 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   48.532 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   48.602 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   48.602 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   48.907 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   48.907 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.275 |   6.171 |   49.183 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.171 |   49.183 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.450 |   49.462 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.450 |   49.462 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.277 |   6.727 |   49.739 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.727 |   49.739 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_1/ac_sum_new[8]                           | FA_X1     | 0.409 |   7.137 |   50.149 | 
     | MAC_inst_1/U17/A                             |   ^   | MAC_inst_1/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.137 |   50.149 | 
     | MAC_inst_1/U17/ZN                            |   v   | MAC_inst_1/n3                                      | INV_X1    | 0.034 |   7.171 |   50.183 | 
     | MAC_inst_1/U89/B2                            |   v   | MAC_inst_1/n3                                      | OAI21_X1  | 0.000 |   7.171 |   50.183 | 
     | MAC_inst_1/U89/ZN                            |   ^   | MAC_inst_1/n94                                     | OAI21_X1  | 0.107 |   7.278 |   50.290 | 
     | MAC_inst_1/data_out_reg_8_/D                 |   ^   | MAC_inst_1/n94                                     | DFF_X1    | 0.000 |   7.278 |   50.290 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.012 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.011 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.894 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.892 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -42.765 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -42.764 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.126 |   0.374 |  -42.638 | 
     | MAC_inst_1/data_out_reg_8_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.000 |   0.374 |  -42.638 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.286
- Arrival Time                  7.265
= Slack Time                   43.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.021 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.022 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.139 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.141 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.268 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.268 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   43.396 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   43.396 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   43.792 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   43.793 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   43.847 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   43.847 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   43.955 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   43.955 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   44.060 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   44.060 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.147 |   44.169 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.147 |   44.169 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   44.368 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   44.368 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   44.749 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   44.751 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   44.839 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   44.839 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   45.070 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   45.070 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   45.485 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   45.485 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   45.802 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   45.802 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   46.188 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   46.188 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   46.247 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   46.247 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   46.554 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   46.554 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   46.609 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   46.609 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   46.883 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   46.883 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   47.158 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   47.158 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.419 |   47.440 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.419 |   47.440 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.696 |   47.718 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.696 |   47.718 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.974 |   47.995 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.974 |   47.995 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.399 |   48.420 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.420 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.437 |   48.459 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.437 |   48.459 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.177 |   5.615 |   48.636 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.615 |   48.636 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.160 |   5.775 |   48.796 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.775 |   48.796 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.825 |   48.846 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.825 |   48.846 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.300 |   6.125 |   49.146 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.125 |   49.146 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.275 |   6.400 |   49.421 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.400 |   49.421 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.678 |   49.700 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.678 |   49.700 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_3/ac_sum_new[8]                           | FA_X1     | 0.409 |   7.087 |   50.109 | 
     | MAC_inst_3/U17/A                             |   ^   | MAC_inst_3/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.087 |   50.109 | 
     | MAC_inst_3/U17/ZN                            |   v   | MAC_inst_3/n3                                      | INV_X1    | 0.032 |   7.119 |   50.141 | 
     | MAC_inst_3/U29/B2                            |   v   | MAC_inst_3/n3                                      | OAI22_X1  | 0.000 |   7.119 |   50.141 | 
     | MAC_inst_3/U29/ZN                            |   ^   | MAC_inst_3/n153                                    | OAI22_X1  | 0.146 |   7.265 |   50.286 | 
     | MAC_inst_3/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_3/n153                                    | DFF_X1    | 0.000 |   7.265 |   50.286 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.021 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.020 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.903 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.901 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -42.776 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -42.776 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -42.646 | 
     | MAC_inst_3/ac_sum_old_reg_8_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.376 |  -42.645 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MAC_inst_4/data_out_reg_8_/CK 
Endpoint:   MAC_inst_4/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  7.242
= Slack Time                   43.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.049 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.050 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.167 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.171 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.298 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   43.299 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   43.426 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   43.426 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   43.808 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   43.808 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   43.865 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   43.865 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   43.972 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   43.972 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   44.077 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   44.077 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   44.184 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   44.184 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   44.384 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.384 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   44.743 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   44.744 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   44.830 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   44.830 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   45.059 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   45.059 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   45.474 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   45.474 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   45.792 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   45.792 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   46.186 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   46.186 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   46.245 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   46.245 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   46.562 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   46.562 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   46.620 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   46.620 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   46.897 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   46.897 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   47.175 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   47.175 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   47.452 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   47.452 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   47.729 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   47.729 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   48.006 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   48.006 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   48.438 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   48.438 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   48.478 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   48.478 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   48.657 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   48.657 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   48.829 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   48.829 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   48.884 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   48.884 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.136 |   49.185 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.136 |   49.185 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.278 |   6.415 |   49.464 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.415 |   49.464 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.693 |   49.742 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.693 |   49.742 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_4/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.103 |   50.152 | 
     | MAC_inst_4/U17/A                             |   ^   | MAC_inst_4/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.103 |   50.152 | 
     | MAC_inst_4/U17/ZN                            |   v   | MAC_inst_4/n3                                      | INV_X1    | 0.034 |   7.137 |   50.186 | 
     | MAC_inst_4/U89/B2                            |   v   | MAC_inst_4/n3                                      | OAI21_X1  | 0.000 |   7.137 |   50.186 | 
     | MAC_inst_4/U89/ZN                            |   ^   | MAC_inst_4/n163                                    | OAI21_X1  | 0.106 |   7.242 |   50.292 | 
     | MAC_inst_4/data_out_reg_8_/D                 |   ^   | MAC_inst_4/n163                                    | DFF_X1    | 0.000 |   7.242 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.049 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.048 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.931 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.929 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -42.802 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -42.802 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.126 |   0.374 |  -42.676 | 
     | MAC_inst_4/data_out_reg_8_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.374 |  -42.675 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MAC_inst_2/data_out_reg_8_/CK 
Endpoint:   MAC_inst_2/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.373
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.290
- Arrival Time                  7.233
= Slack Time                   43.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.057 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.058 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.175 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.177 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.304 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.304 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.376 |   43.432 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   43.433 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   43.818 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   43.819 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   43.874 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   43.874 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   43.981 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   43.981 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   44.087 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   44.087 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.193 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.193 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   44.392 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   44.392 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   44.766 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   44.767 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   44.856 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   44.856 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   45.087 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   45.087 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   45.500 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   45.500 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   45.817 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   45.817 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   46.219 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   46.219 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   46.278 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   46.278 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   46.591 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   46.591 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   46.646 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   46.646 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   46.922 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   46.922 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   47.199 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   47.199 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   47.475 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   47.475 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   47.755 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   47.755 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.975 |   48.032 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.975 |   48.032 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.428 |   5.402 |   48.459 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.402 |   48.459 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.040 |   5.442 |   48.499 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.442 |   48.499 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.620 |   48.676 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.620 |   48.676 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.778 |   48.835 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.778 |   48.835 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.828 |   48.885 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.828 |   48.885 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.298 |   6.126 |   49.183 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.126 |   49.183 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.405 |   49.462 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.405 |   49.462 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.277 |   6.682 |   49.739 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.682 |   49.739 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_2/ac_sum_new[8]                           | FA_X1     | 0.410 |   7.092 |   50.149 | 
     | MAC_inst_2/U17/A                             |   ^   | MAC_inst_2/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.092 |   50.149 | 
     | MAC_inst_2/U17/ZN                            |   v   | MAC_inst_2/n4                                      | INV_X1    | 0.033 |   7.126 |   50.183 | 
     | MAC_inst_2/U89/B2                            |   v   | MAC_inst_2/n4                                      | OAI21_X1  | 0.000 |   7.126 |   50.183 | 
     | MAC_inst_2/U89/ZN                            |   ^   | MAC_inst_2/n164                                    | OAI21_X1  | 0.107 |   7.233 |   50.290 | 
     | MAC_inst_2/data_out_reg_8_/D                 |   ^   | MAC_inst_2/n164                                    | DFF_X1    | 0.000 |   7.233 |   50.290 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.057 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.056 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.939 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.937 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -42.812 | 
     | clk__L3_I33/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.246 |  -42.811 | 
     | clk__L3_I33/Z                 |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.126 |   0.372 |  -42.685 | 
     | MAC_inst_2/data_out_reg_8_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.001 |   0.373 |  -42.684 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MAC_inst_3/data_out_reg_8_/CK 
Endpoint:   MAC_inst_3/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  7.229
= Slack Time                   43.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.062 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.063 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.180 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.183 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.309 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.309 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   43.437 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   43.438 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   43.833 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   43.834 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   43.888 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   43.888 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   43.996 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   43.996 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   44.101 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   44.101 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.147 |   44.210 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.147 |   44.210 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   44.409 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   44.409 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   44.791 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   44.792 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   44.880 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   44.880 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   45.111 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   45.111 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   45.526 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   45.526 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   45.843 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   45.843 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   46.229 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   46.229 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   46.289 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   46.289 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   46.595 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   46.595 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   46.650 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   46.650 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   46.924 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   46.924 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   47.200 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   47.200 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.419 |   47.481 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.419 |   47.481 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.696 |   47.759 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.696 |   47.759 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.974 |   48.036 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.974 |   48.036 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.399 |   48.461 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.461 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.437 |   48.500 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.437 |   48.500 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.177 |   5.615 |   48.677 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.615 |   48.677 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.160 |   5.775 |   48.837 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.775 |   48.837 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.825 |   48.887 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.825 |   48.887 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.300 |   6.125 |   49.187 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.125 |   49.187 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.275 |   6.400 |   49.462 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.400 |   49.462 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.278 |   6.678 |   49.741 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.678 |   49.741 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_3/ac_sum_new[8]                           | FA_X1     | 0.409 |   7.088 |   50.150 | 
     | MAC_inst_3/U17/A                             |   ^   | MAC_inst_3/ac_sum_new[8]                           | INV_X1    | 0.000 |   7.088 |   50.150 | 
     | MAC_inst_3/U17/ZN                            |   v   | MAC_inst_3/n3                                      | INV_X1    | 0.032 |   7.119 |   50.182 | 
     | MAC_inst_3/U89/B2                            |   v   | MAC_inst_3/n3                                      | OAI21_X1  | 0.000 |   7.119 |   50.182 | 
     | MAC_inst_3/U89/ZN                            |   ^   | MAC_inst_3/n163                                    | OAI21_X1  | 0.110 |   7.229 |   50.292 | 
     | MAC_inst_3/data_out_reg_8_/D                 |   ^   | MAC_inst_3/n163                                    | DFF_X1    | 0.000 |   7.229 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.062 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.061 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -42.944 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -42.942 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -42.817 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -42.817 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -42.687 | 
     | MAC_inst_3/data_out_reg_8_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.376 |  -42.687 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.291
- Arrival Time                  7.047
= Slack Time                   43.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.244 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.245 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.362 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.365 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.493 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   43.495 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   43.621 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   43.622 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   44.005 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.006 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   44.061 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.061 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.168 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.168 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.273 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.273 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.380 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.380 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   44.579 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.579 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   44.941 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   44.942 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   45.029 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   45.029 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   45.260 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   45.260 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   45.677 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   45.677 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   45.995 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   45.995 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   46.389 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   46.389 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   46.449 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   46.449 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   46.775 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   46.775 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   46.830 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   46.830 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   47.109 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.109 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   47.389 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   47.389 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   47.666 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   47.666 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   47.944 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   47.944 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   48.369 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   48.369 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   48.404 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   48.404 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   48.582 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   48.582 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   48.764 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   48.764 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   48.834 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   48.834 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   49.140 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   49.140 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.275 |   6.171 |   49.415 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.171 |   49.415 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.451 |   49.694 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.451 |   49.694 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_1/ac_sum_new[7]                           | FA_X1     | 0.411 |   6.862 |   50.105 | 
     | MAC_inst_1/U18/A                             |   ^   | MAC_inst_1/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.862 |   50.105 | 
     | MAC_inst_1/U18/ZN                            |   v   | MAC_inst_1/n4                                      | INV_X1    | 0.034 |   6.896 |   50.140 | 
     | MAC_inst_1/U30/B2                            |   v   | MAC_inst_1/n4                                      | OAI22_X1  | 0.000 |   6.896 |   50.140 | 
     | MAC_inst_1/U30/ZN                            |   ^   | MAC_inst_1/n105                                    | OAI22_X1  | 0.151 |   7.047 |   50.291 | 
     | MAC_inst_1/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_1/n105                                    | DFF_X1    | 0.000 |   7.047 |   50.291 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.244 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.243 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.126 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -43.125 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -42.998 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.247 |  -42.997 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.133 |   0.380 |  -42.864 | 
     | MAC_inst_1/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.381 |  -42.862 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.286
- Arrival Time                  7.009
= Slack Time                   43.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.277 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.278 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.395 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.398 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.526 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   43.526 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   43.653 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   43.653 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   44.035 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   44.036 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   44.093 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   44.093 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   44.200 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   44.200 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   44.304 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   44.304 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   44.412 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   44.412 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   44.612 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.612 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   44.970 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   44.971 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   45.057 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   45.057 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   45.286 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   45.286 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   45.702 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   45.702 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   46.019 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   46.019 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   46.413 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   46.413 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   46.472 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   46.472 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   46.790 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   46.790 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   46.847 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   46.847 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   47.124 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   47.124 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   47.402 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   47.402 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   47.679 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   47.679 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   47.956 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   47.956 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   48.234 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   48.234 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   48.665 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   48.665 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   48.706 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   48.706 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   48.885 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   48.885 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   49.056 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   49.056 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   49.112 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   49.112 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.136 |   49.413 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.136 |   49.413 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.278 |   6.415 |   49.691 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.415 |   49.691 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_4/ac_sum_new[7]                           | FA_X1     | 0.412 |   6.827 |   50.103 | 
     | MAC_inst_4/U18/A                             |   ^   | MAC_inst_4/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.827 |   50.103 | 
     | MAC_inst_4/U18/ZN                            |   v   | MAC_inst_4/n4                                      | INV_X1    | 0.034 |   6.861 |   50.138 | 
     | MAC_inst_4/U30/B2                            |   v   | MAC_inst_4/n4                                      | OAI22_X1  | 0.000 |   6.861 |   50.138 | 
     | MAC_inst_4/U30/ZN                            |   ^   | MAC_inst_4/n152                                    | OAI22_X1  | 0.148 |   7.009 |   50.286 | 
     | MAC_inst_4/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_4/n152                                    | DFF_X1    | 0.000 |   7.009 |   50.286 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.277 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.276 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.159 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -43.158 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -43.031 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.246 |  -43.030 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.130 |   0.376 |  -42.901 | 
     | MAC_inst_4/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.377 |  -42.900 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.372
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.281
- Arrival Time                  6.994
= Slack Time                   43.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.287 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.288 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.405 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.407 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.533 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.534 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.376 |   43.662 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   43.663 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   44.048 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.048 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   44.104 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   44.104 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.211 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.211 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   44.316 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   44.316 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.423 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.423 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   44.622 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   44.622 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   44.996 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   44.997 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   45.086 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   45.086 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   45.317 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   45.317 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   45.730 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   45.730 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   46.047 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   46.047 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   46.449 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   46.449 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   46.508 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   46.508 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   46.820 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   46.820 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   46.875 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   46.875 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   47.151 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.151 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   47.428 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   47.428 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   47.705 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   47.705 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   47.985 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   47.985 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.975 |   48.261 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.975 |   48.261 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.428 |   5.402 |   48.689 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.402 |   48.689 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.040 |   5.442 |   48.728 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.442 |   48.728 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.620 |   48.906 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.620 |   48.906 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.778 |   49.065 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.778 |   49.065 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.828 |   49.115 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.828 |   49.115 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.298 |   6.126 |   49.413 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.126 |   49.413 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.405 |   49.692 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.405 |   49.692 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_2/ac_sum_new[7]                           | FA_X1     | 0.410 |   6.815 |   50.102 | 
     | MAC_inst_2/U18/A                             |   ^   | MAC_inst_2/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.815 |   50.102 | 
     | MAC_inst_2/U18/ZN                            |   v   | MAC_inst_2/n5                                      | INV_X1    | 0.032 |   6.847 |   50.134 | 
     | MAC_inst_2/U30/B2                            |   v   | MAC_inst_2/n5                                      | OAI22_X1  | 0.000 |   6.847 |   50.134 | 
     | MAC_inst_2/U30/ZN                            |   ^   | MAC_inst_2/n153                                    | OAI22_X1  | 0.147 |   6.994 |   50.281 | 
     | MAC_inst_2/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_2/n153                                    | DFF_X1    | 0.000 |   6.994 |   50.281 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.287 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.285 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.168 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.167 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.042 | 
     | clk__L3_I33/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.246 |  -43.041 | 
     | clk__L3_I33/Z                   |   ^   | clk__L3_N33 | CLKBUF_X3 | 0.126 |   0.372 |  -42.915 | 
     | MAC_inst_2/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N33 | DFF_X1    | 0.000 |   0.372 |  -42.915 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.285
- Arrival Time                  6.993
= Slack Time                   43.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.292 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.293 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.410 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.412 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.538 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.539 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   43.666 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   43.667 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   44.062 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   44.064 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   44.117 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   44.117 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   44.226 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   44.226 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   44.331 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   44.331 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.147 |   44.439 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.147 |   44.439 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   44.639 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   44.639 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   45.020 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   45.022 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   45.109 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   45.109 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   45.341 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   45.341 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   45.756 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   45.756 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   46.073 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   46.073 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   46.459 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   46.459 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   46.518 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   46.518 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   46.825 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   46.825 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   46.879 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   46.879 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   47.153 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   47.153 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   47.429 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   47.429 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.419 |   47.710 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.419 |   47.710 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.696 |   47.988 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.696 |   47.988 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.974 |   48.266 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.974 |   48.266 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.399 |   48.690 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.690 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.437 |   48.729 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.437 |   48.729 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.177 |   5.615 |   48.906 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.615 |   48.906 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.160 |   5.775 |   49.067 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.775 |   49.067 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.825 |   49.116 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.825 |   49.116 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.300 |   6.125 |   49.416 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.125 |   49.416 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.275 |   6.400 |   49.692 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.400 |   49.692 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_3/ac_sum_new[7]                           | FA_X1     | 0.410 |   6.810 |   50.101 | 
     | MAC_inst_3/U18/A                             |   ^   | MAC_inst_3/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.810 |   50.101 | 
     | MAC_inst_3/U18/ZN                            |   v   | MAC_inst_3/n4                                      | INV_X1    | 0.034 |   6.843 |   50.135 | 
     | MAC_inst_3/U30/B2                            |   v   | MAC_inst_3/n4                                      | OAI22_X1  | 0.000 |   6.843 |   50.135 | 
     | MAC_inst_3/U30/ZN                            |   ^   | MAC_inst_3/n152                                    | OAI22_X1  | 0.150 |   6.993 |   50.285 | 
     | MAC_inst_3/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_3/n152                                    | DFF_X1    | 0.000 |   6.993 |   50.285 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.292 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.291 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.174 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.172 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.047 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -43.046 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -42.917 | 
     | MAC_inst_3/ac_sum_old_reg_7_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.376 |  -42.916 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MAC_inst_1/data_out_reg_7_/CK 
Endpoint:   MAC_inst_1/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.295
- Arrival Time                  7.000
= Slack Time                   43.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.295 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.296 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.413 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.416 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.544 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   43.546 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   43.672 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   43.673 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   44.056 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.057 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   44.112 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.112 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.219 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.219 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.324 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.324 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.431 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.431 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   44.630 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.630 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   44.992 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   44.993 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   45.080 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   45.080 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   45.311 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   45.311 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   45.728 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   45.728 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   46.046 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   46.046 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   46.440 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   46.440 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   46.500 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   46.500 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   46.826 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   46.826 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   46.882 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   46.882 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   47.160 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.160 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   47.440 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   47.440 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   47.717 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   47.717 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   47.995 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   47.995 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   48.420 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   48.420 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   48.456 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   48.456 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   48.633 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   48.633 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   48.815 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   48.815 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   48.885 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   48.885 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   49.191 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   49.191 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.275 |   6.171 |   49.466 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.171 |   49.466 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.451 |   49.745 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.451 |   49.745 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_1/ac_sum_new[7]                           | FA_X1     | 0.411 |   6.862 |   50.157 | 
     | MAC_inst_1/U18/A                             |   ^   | MAC_inst_1/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.862 |   50.157 | 
     | MAC_inst_1/U18/ZN                            |   v   | MAC_inst_1/n4                                      | INV_X1    | 0.034 |   6.896 |   50.191 | 
     | MAC_inst_1/U91/B2                            |   v   | MAC_inst_1/n4                                      | OAI21_X1  | 0.000 |   6.896 |   50.191 | 
     | MAC_inst_1/U91/ZN                            |   ^   | MAC_inst_1/n95                                     | OAI21_X1  | 0.104 |   7.000 |   50.295 | 
     | MAC_inst_1/data_out_reg_7_/D                 |   ^   | MAC_inst_1/n95                                     | DFF_X1    | 0.000 |   7.000 |   50.295 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.295 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.294 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.177 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.175 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.048 | 
     | clk__L3_I27/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.048 | 
     | clk__L3_I27/Z                 |   ^   | clk__L3_N27 | CLKBUF_X3 | 0.129 |   0.376 |  -42.919 | 
     | MAC_inst_1/data_out_reg_7_/CK |   ^   | clk__L3_N27 | DFF_X1    | 0.001 |   0.377 |  -42.918 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MAC_inst_4/data_out_reg_7_/CK 
Endpoint:   MAC_inst_4/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.080
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.299
- Arrival Time                  6.966
= Slack Time                   43.334
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.334 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.335 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.452 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.455 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.583 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   43.583 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   43.710 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   43.710 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   44.092 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   44.093 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   44.150 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   44.150 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   44.257 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   44.257 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   44.361 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   44.361 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   44.469 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   44.469 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   44.669 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.669 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   45.027 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   45.028 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   45.114 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   45.114 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   45.343 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   45.343 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   45.759 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   45.759 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   46.076 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   46.076 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   46.470 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   46.470 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   46.529 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   46.529 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   46.847 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   46.847 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   46.904 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   46.904 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   47.181 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   47.181 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   47.459 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   47.459 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   47.736 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   47.736 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   48.013 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   48.013 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   48.291 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   48.291 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   48.722 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   48.722 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   48.763 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   48.763 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   48.942 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   48.942 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   49.113 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   49.113 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   49.169 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   49.169 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.136 |   49.470 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.136 |   49.470 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.278 |   6.415 |   49.748 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.415 |   49.748 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_4/ac_sum_new[7]                           | FA_X1     | 0.412 |   6.827 |   50.160 | 
     | MAC_inst_4/U18/A                             |   ^   | MAC_inst_4/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.827 |   50.160 | 
     | MAC_inst_4/U18/ZN                            |   v   | MAC_inst_4/n4                                      | INV_X1    | 0.034 |   6.861 |   50.195 | 
     | MAC_inst_4/U91/B2                            |   v   | MAC_inst_4/n4                                      | OAI21_X1  | 0.000 |   6.861 |   50.195 | 
     | MAC_inst_4/U91/ZN                            |   ^   | MAC_inst_4/n162                                    | OAI21_X1  | 0.105 |   6.966 |   50.299 | 
     | MAC_inst_4/data_out_reg_7_/D                 |   ^   | MAC_inst_4/n162                                    | DFF_X1    | 0.000 |   6.966 |   50.299 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.334 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.333 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.216 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.214 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.087 | 
     | clk__L3_I25/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.086 | 
     | clk__L3_I25/Z                 |   ^   | clk__L3_N25 | CLKBUF_X3 | 0.131 |   0.379 |  -42.955 | 
     | MAC_inst_4/data_out_reg_7_/CK |   ^   | clk__L3_N25 | DFF_X1    | 0.000 |   0.379 |  -42.955 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MAC_inst_2/data_out_reg_7_/CK 
Endpoint:   MAC_inst_2/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.291
- Arrival Time                  6.955
= Slack Time                   43.336
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.336 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.337 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.454 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.456 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.583 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.583 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.376 |   43.711 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   43.712 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   44.097 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.098 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   44.153 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   44.153 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.260 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.260 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   44.366 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   44.366 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.472 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.472 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   44.671 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   44.671 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   45.045 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   45.046 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   45.135 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   45.135 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   45.366 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   45.366 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   45.779 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   45.779 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   46.096 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   46.096 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   46.498 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   46.498 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   46.557 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   46.557 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   46.870 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   46.870 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   46.925 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   46.925 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   47.201 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.201 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   47.478 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   47.478 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   47.754 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   47.754 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   48.034 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   48.034 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.975 |   48.311 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.975 |   48.311 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.428 |   5.402 |   48.738 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.402 |   48.738 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.040 |   5.442 |   48.778 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.442 |   48.778 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.620 |   48.955 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.620 |   48.955 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.778 |   49.114 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.778 |   49.114 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.828 |   49.164 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.828 |   49.164 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.298 |   6.126 |   49.462 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.126 |   49.462 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.279 |   6.405 |   49.741 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.405 |   49.741 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_2/ac_sum_new[7]                           | FA_X1     | 0.410 |   6.815 |   50.151 | 
     | MAC_inst_2/U18/A                             |   ^   | MAC_inst_2/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.815 |   50.151 | 
     | MAC_inst_2/U18/ZN                            |   v   | MAC_inst_2/n5                                      | INV_X1    | 0.032 |   6.847 |   50.183 | 
     | MAC_inst_2/U91/B2                            |   v   | MAC_inst_2/n5                                      | OAI21_X1  | 0.000 |   6.847 |   50.183 | 
     | MAC_inst_2/U91/ZN                            |   ^   | MAC_inst_2/n163                                    | OAI21_X1  | 0.108 |   6.955 |   50.291 | 
     | MAC_inst_2/data_out_reg_7_/D                 |   ^   | MAC_inst_2/n163                                    | DFF_X1    | 0.000 |   6.955 |   50.291 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.336 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.335 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.218 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.216 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.091 | 
     | clk__L3_I32/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -43.090 | 
     | clk__L3_I32/Z                 |   ^   | clk__L3_N32 | CLKBUF_X3 | 0.128 |   0.373 |  -42.963 | 
     | MAC_inst_2/data_out_reg_7_/CK |   ^   | clk__L3_N32 | DFF_X1    | 0.001 |   0.374 |  -42.962 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MAC_inst_3/data_out_reg_7_/CK 
Endpoint:   MAC_inst_3/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.293
- Arrival Time                  6.952
= Slack Time                   43.341
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.341 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.342 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.459 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.461 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.588 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.588 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   43.716 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   43.716 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   44.112 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   44.113 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   44.167 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   44.167 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   44.275 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   44.275 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   44.380 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   44.380 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.147 |   44.488 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.147 |   44.488 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   44.688 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   44.688 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   45.069 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   45.071 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   45.159 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   45.159 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   45.390 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   45.390 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   45.805 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   45.805 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   46.122 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   46.122 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   46.508 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   46.508 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   46.567 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   46.567 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   46.874 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   46.874 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   46.929 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   46.929 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   47.202 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   47.202 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   47.478 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   47.478 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.419 |   47.760 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.419 |   47.760 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.696 |   48.037 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.696 |   48.037 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.974 |   48.315 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.974 |   48.315 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.399 |   48.740 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.740 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.437 |   48.778 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.437 |   48.778 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.177 |   5.615 |   48.956 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.615 |   48.956 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.160 |   5.775 |   49.116 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.775 |   49.116 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.825 |   49.166 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.825 |   49.166 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.300 |   6.125 |   49.465 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.125 |   49.465 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.275 |   6.400 |   49.741 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.400 |   49.741 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_3/ac_sum_new[7]                           | FA_X1     | 0.410 |   6.809 |   50.150 | 
     | MAC_inst_3/U18/A                             |   ^   | MAC_inst_3/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.809 |   50.150 | 
     | MAC_inst_3/U18/ZN                            |   v   | MAC_inst_3/n4                                      | INV_X1    | 0.034 |   6.843 |   50.184 | 
     | MAC_inst_3/U91/B2                            |   v   | MAC_inst_3/n4                                      | OAI21_X1  | 0.000 |   6.843 |   50.184 | 
     | MAC_inst_3/U91/ZN                            |   ^   | MAC_inst_3/n162                                    | OAI21_X1  | 0.108 |   6.952 |   50.293 | 
     | MAC_inst_3/data_out_reg_7_/D                 |   ^   | MAC_inst_3/n162                                    | DFF_X1    | 0.000 |   6.952 |   50.293 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.341 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.340 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.223 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.221 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.096 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -43.096 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -42.966 | 
     | MAC_inst_3/data_out_reg_7_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.376 |  -42.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  6.760
= Slack Time                   43.531
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.531 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.532 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.649 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.653 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.781 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   43.782 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   43.908 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   43.909 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   44.292 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.293 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   44.349 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.349 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.456 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.456 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.561 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.561 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.668 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.668 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   44.866 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.866 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   45.229 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   45.229 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   45.316 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   45.316 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   45.547 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   45.547 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   45.964 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   45.964 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   46.282 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   46.282 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   46.676 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   46.676 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   46.736 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   46.736 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   47.062 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   47.062 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   47.118 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   47.118 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   47.396 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.396 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   47.676 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   47.676 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   47.954 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   47.954 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   48.231 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   48.231 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   48.656 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   48.656 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   48.692 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   48.692 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   48.869 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   48.869 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   49.051 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   49.051 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   49.122 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   49.122 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   49.427 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   49.427 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.275 |   6.171 |   49.702 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.171 |   49.702 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_1/ac_sum_new[6]                           | FA_X1     | 0.410 |   6.581 |   50.112 | 
     | MAC_inst_1/U19/A                             |   ^   | MAC_inst_1/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.581 |   50.112 | 
     | MAC_inst_1/U19/ZN                            |   v   | MAC_inst_1/n5                                      | INV_X1    | 0.032 |   6.613 |   50.144 | 
     | MAC_inst_1/U31/B2                            |   v   | MAC_inst_1/n5                                      | OAI22_X1  | 0.000 |   6.613 |   50.144 | 
     | MAC_inst_1/U31/ZN                            |   ^   | MAC_inst_1/n106                                    | OAI22_X1  | 0.147 |   6.760 |   50.292 | 
     | MAC_inst_1/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_1/n106                                    | DFF_X1    | 0.000 |   6.760 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.531 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.530 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.413 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -43.412 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -43.285 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.247 |  -43.285 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.133 |   0.380 |  -43.152 | 
     | MAC_inst_1/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.001 |   0.381 |  -43.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.092
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.285
- Arrival Time                  6.729
= Slack Time                   43.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.556 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.557 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.674 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.678 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.805 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   43.806 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   43.933 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   43.933 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   44.315 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   44.315 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   44.372 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   44.372 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   44.480 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   44.480 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   44.584 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   44.584 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   44.692 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   44.692 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   44.891 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.891 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   45.250 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   45.251 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   45.337 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   45.337 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   45.566 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   45.566 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   45.981 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   45.981 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   46.299 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   46.299 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   46.693 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   46.693 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   46.752 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   46.752 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   47.069 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   47.069 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   47.127 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   47.127 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   47.404 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   47.404 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   47.682 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   47.682 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   47.959 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   47.959 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   48.236 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   48.236 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   48.513 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   48.513 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   48.945 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   48.945 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   48.986 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   48.986 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   49.164 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   49.164 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   49.336 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   49.336 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   49.391 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   49.391 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.136 |   49.693 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.136 |   49.693 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_4/ac_sum_new[6]                           | FA_X1     | 0.408 |   6.545 |   50.101 | 
     | MAC_inst_4/U19/A                             |   ^   | MAC_inst_4/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.545 |   50.101 | 
     | MAC_inst_4/U19/ZN                            |   v   | MAC_inst_4/n5                                      | INV_X1    | 0.034 |   6.579 |   50.135 | 
     | MAC_inst_4/U31/B2                            |   v   | MAC_inst_4/n5                                      | OAI22_X1  | 0.000 |   6.579 |   50.135 | 
     | MAC_inst_4/U31/ZN                            |   ^   | MAC_inst_4/n151                                    | OAI22_X1  | 0.150 |   6.729 |   50.285 | 
     | MAC_inst_4/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_4/n151                                    | DFF_X1    | 0.000 |   6.729 |   50.285 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.556 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.555 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.438 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -43.437 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -43.310 | 
     | clk__L3_I21/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.246 |  -43.310 | 
     | clk__L3_I21/Z                   |   ^   | clk__L3_N21 | CLKBUF_X3 | 0.130 |   0.376 |  -43.180 | 
     | MAC_inst_4/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N21 | DFF_X1    | 0.001 |   0.377 |  -43.180 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.286
- Arrival Time                  6.716
= Slack Time                   43.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.571 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.572 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.689 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.691 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.817 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.818 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   43.945 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   43.946 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   44.341 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   44.343 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   44.396 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   44.396 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   44.504 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   44.504 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   44.610 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   44.610 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.147 |   44.718 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.147 |   44.718 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   44.918 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   44.918 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   45.299 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   45.301 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   45.388 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   45.388 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   45.619 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   45.619 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   46.034 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   46.034 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   46.352 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   46.352 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   46.738 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   46.738 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   46.797 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   46.797 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   47.104 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   47.104 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   47.158 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   47.158 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   47.432 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   47.432 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   47.708 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   47.708 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.419 |   47.989 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.419 |   47.989 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.696 |   48.267 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.696 |   48.267 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.974 |   48.545 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.974 |   48.545 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.399 |   48.969 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   48.969 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.437 |   49.008 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.437 |   49.008 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.177 |   5.615 |   49.185 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.615 |   49.185 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.160 |   5.775 |   49.345 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.775 |   49.345 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.825 |   49.395 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.825 |   49.395 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.300 |   6.124 |   49.695 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.124 |   49.695 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_3/ac_sum_new[6]                           | FA_X1     | 0.412 |   6.536 |   50.107 | 
     | MAC_inst_3/U19/A                             |   ^   | MAC_inst_3/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.536 |   50.107 | 
     | MAC_inst_3/U19/ZN                            |   v   | MAC_inst_3/n5                                      | INV_X1    | 0.033 |   6.569 |   50.140 | 
     | MAC_inst_3/U31/B2                            |   v   | MAC_inst_3/n5                                      | OAI22_X1  | 0.000 |   6.569 |   50.140 | 
     | MAC_inst_3/U31/ZN                            |   ^   | MAC_inst_3/n151                                    | OAI22_X1  | 0.147 |   6.716 |   50.286 | 
     | MAC_inst_3/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_3/n151                                    | DFF_X1    | 0.000 |   6.716 |   50.286 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.571 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.570 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.453 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.451 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.326 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -43.325 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -43.196 | 
     | MAC_inst_3/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.376 |  -43.194 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.289
- Arrival Time                  6.714
= Slack Time                   43.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.575 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.576 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.693 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.695 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.822 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.822 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.376 |   43.950 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   43.951 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   44.336 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.337 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   44.392 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   44.392 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.499 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.499 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   44.605 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   44.605 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.711 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.711 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   44.910 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   44.910 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   45.284 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   45.285 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   45.374 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   45.374 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   45.605 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   45.605 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   46.018 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   46.018 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   46.335 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   46.335 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   46.737 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   46.737 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   46.796 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   46.796 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   47.108 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   47.108 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   47.164 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   47.164 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   47.440 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.440 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   47.716 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   47.716 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   47.993 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   47.993 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   48.273 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   48.273 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.975 |   48.549 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.975 |   48.549 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.428 |   5.402 |   48.977 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.402 |   48.977 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.040 |   5.442 |   49.017 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.442 |   49.017 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.619 |   49.194 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.619 |   49.194 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.778 |   49.353 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.778 |   49.353 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.828 |   49.403 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.828 |   49.403 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.298 |   6.126 |   49.701 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.126 |   49.701 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_2/ac_sum_new[6]                           | FA_X1     | 0.408 |   6.535 |   50.110 | 
     | MAC_inst_2/U19/A                             |   ^   | MAC_inst_2/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.535 |   50.110 | 
     | MAC_inst_2/U19/ZN                            |   v   | MAC_inst_2/n7                                      | INV_X1    | 0.032 |   6.567 |   50.142 | 
     | MAC_inst_2/U31/B2                            |   v   | MAC_inst_2/n7                                      | OAI22_X1  | 0.000 |   6.567 |   50.142 | 
     | MAC_inst_2/U31/ZN                            |   ^   | MAC_inst_2/n152                                    | OAI22_X1  | 0.147 |   6.714 |   50.289 | 
     | MAC_inst_2/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_2/n152                                    | DFF_X1    | 0.000 |   6.714 |   50.289 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.575 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.574 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.457 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.455 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.328 | 
     | clk__L3_I29/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.327 | 
     | clk__L3_I29/Z                   |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.378 |  -43.197 | 
     | MAC_inst_2/ac_sum_old_reg_6_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.379 |  -43.196 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MAC_inst_1/data_out_reg_6_/CK 
Endpoint:   MAC_inst_1/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.299
- Arrival Time                  6.718
= Slack Time                   43.582
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.582 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.583 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.700 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.703 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.831 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   43.832 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   43.959 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   43.960 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   44.343 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.343 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   44.399 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.399 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.506 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.506 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.611 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.611 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.718 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.718 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   44.917 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.917 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   45.279 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   45.280 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   45.367 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   45.367 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   45.598 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   45.598 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   46.014 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   46.014 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   46.332 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   46.332 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   46.727 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   46.727 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   46.787 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   46.787 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   47.112 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   47.112 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   47.168 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   47.168 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   47.447 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.447 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   47.727 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   47.727 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   48.004 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   48.004 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   48.282 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   48.282 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   48.707 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   48.707 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   48.742 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   48.742 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   48.919 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   48.919 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   49.102 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   49.102 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   49.172 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   49.172 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   49.477 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   49.477 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.275 |   6.171 |   49.753 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.171 |   49.753 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_1/ac_sum_new[6]                           | FA_X1     | 0.410 |   6.581 |   50.163 | 
     | MAC_inst_1/U19/A                             |   ^   | MAC_inst_1/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.581 |   50.163 | 
     | MAC_inst_1/U19/ZN                            |   v   | MAC_inst_1/n5                                      | INV_X1    | 0.032 |   6.613 |   50.195 | 
     | MAC_inst_1/U93/B2                            |   v   | MAC_inst_1/n5                                      | OAI21_X1  | 0.000 |   6.613 |   50.195 | 
     | MAC_inst_1/U93/ZN                            |   ^   | MAC_inst_1/n96                                     | OAI21_X1  | 0.105 |   6.718 |   50.299 | 
     | MAC_inst_1/data_out_reg_6_/D                 |   ^   | MAC_inst_1/n96                                     | DFF_X1    | 0.000 |   6.718 |   50.299 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.582 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.581 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.464 | 
     | clk__L2_I4/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -43.463 | 
     | clk__L2_I4/Z                  |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -43.336 | 
     | clk__L3_I22/A                 |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.247 |  -43.335 | 
     | clk__L3_I22/Z                 |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.133 |   0.380 |  -43.202 | 
     | MAC_inst_1/data_out_reg_6_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.381 |  -43.201 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MAC_inst_4/data_out_reg_6_/CK 
Endpoint:   MAC_inst_4/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.374
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  6.683
= Slack Time                   43.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.609 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.610 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.727 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.730 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   43.858 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   43.858 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   43.985 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   43.985 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   44.367 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   44.368 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   44.425 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   44.425 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   44.532 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   44.532 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   44.636 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   44.636 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   44.744 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   44.744 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   44.944 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   44.944 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   45.302 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   45.303 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   45.389 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   45.389 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   45.618 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   45.618 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   46.034 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   46.034 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   46.351 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   46.351 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   46.745 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   46.745 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   46.804 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   46.804 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   47.121 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   47.121 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   47.179 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   47.179 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   47.456 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   47.456 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   47.734 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   47.734 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   48.011 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   48.011 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   48.288 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   48.288 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   48.566 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   48.566 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   48.997 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   48.997 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   49.038 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   49.038 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   49.216 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   49.216 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   49.388 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   49.388 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   49.443 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   49.443 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.301 |   6.136 |   49.745 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.136 |   49.745 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_4/ac_sum_new[6]                           | FA_X1     | 0.408 |   6.545 |   50.153 | 
     | MAC_inst_4/U19/A                             |   ^   | MAC_inst_4/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.545 |   50.153 | 
     | MAC_inst_4/U19/ZN                            |   v   | MAC_inst_4/n5                                      | INV_X1    | 0.034 |   6.579 |   50.187 | 
     | MAC_inst_4/U93/B2                            |   v   | MAC_inst_4/n5                                      | OAI21_X1  | 0.000 |   6.579 |   50.187 | 
     | MAC_inst_4/U93/ZN                            |   ^   | MAC_inst_4/n161                                    | OAI21_X1  | 0.105 |   6.683 |   50.292 | 
     | MAC_inst_4/data_out_reg_6_/D                 |   ^   | MAC_inst_4/n161                                    | DFF_X1    | 0.000 |   6.683 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.609 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.608 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.491 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.489 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.362 | 
     | clk__L3_I26/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.361 | 
     | clk__L3_I26/Z                 |   ^   | clk__L3_N26 | CLKBUF_X3 | 0.126 |   0.374 |  -43.235 | 
     | MAC_inst_4/data_out_reg_6_/CK |   ^   | clk__L3_N26 | DFF_X1    | 0.001 |   0.374 |  -43.235 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MAC_inst_3/data_out_reg_6_/CK 
Endpoint:   MAC_inst_3/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.293
- Arrival Time                  6.675
= Slack Time                   43.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.618 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.619 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.736 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.738 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.864 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.865 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   43.992 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   43.993 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   44.388 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   44.390 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   44.443 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   44.443 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   44.552 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   44.552 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   44.657 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   44.657 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.147 |   44.765 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.147 |   44.765 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   44.965 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   44.965 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   45.346 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   45.348 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   45.435 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   45.435 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   45.667 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   45.667 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   46.082 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   46.082 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   46.399 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   46.399 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   46.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   46.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   46.844 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   46.844 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   47.151 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   47.151 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   47.205 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   47.205 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   47.479 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   47.479 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   47.755 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   47.755 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.282 |   4.419 |   48.036 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.419 |   48.036 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.696 |   48.314 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.696 |   48.314 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.974 |   48.592 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.974 |   48.592 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.399 |   49.016 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.399 |   49.016 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.437 |   49.055 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.437 |   49.055 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.177 |   5.615 |   49.232 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.615 |   49.232 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.160 |   5.775 |   49.393 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.775 |   49.393 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.825 |   49.442 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.825 |   49.442 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.300 |   6.125 |   49.742 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.125 |   49.742 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_3/ac_sum_new[6]                           | FA_X1     | 0.412 |   6.536 |   50.154 | 
     | MAC_inst_3/U19/A                             |   ^   | MAC_inst_3/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.536 |   50.154 | 
     | MAC_inst_3/U19/ZN                            |   v   | MAC_inst_3/n5                                      | INV_X1    | 0.033 |   6.569 |   50.187 | 
     | MAC_inst_3/U93/B2                            |   v   | MAC_inst_3/n5                                      | OAI21_X1  | 0.000 |   6.569 |   50.187 | 
     | MAC_inst_3/U93/ZN                            |   ^   | MAC_inst_3/n161                                    | OAI21_X1  | 0.106 |   6.675 |   50.293 | 
     | MAC_inst_3/data_out_reg_6_/D                 |   ^   | MAC_inst_3/n161                                    | DFF_X1    | 0.000 |   6.675 |   50.293 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.618 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.617 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.500 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.498 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.373 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -43.372 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -43.243 | 
     | MAC_inst_3/data_out_reg_6_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.000 |   0.375 |  -43.242 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MAC_inst_2/data_out_reg_6_/CK 
Endpoint:   MAC_inst_2/data_out_reg_6_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.297
- Arrival Time                  6.673
= Slack Time                   43.623
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.623 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.624 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.741 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.744 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   43.870 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   43.870 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.376 |   43.999 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   43.999 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   44.384 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.385 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   44.441 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   44.441 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.548 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.548 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   44.653 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   44.653 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.760 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.760 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   44.959 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   44.959 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   45.332 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   45.334 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   45.423 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   45.423 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   45.654 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   45.654 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   46.067 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   46.067 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   46.383 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   46.383 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   46.785 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   46.785 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   46.845 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   46.845 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   47.157 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   47.157 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   47.212 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   47.212 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   47.488 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.488 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   47.765 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   47.765 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   48.042 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   48.042 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   48.321 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   48.321 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.975 |   48.598 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.975 |   48.598 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.428 |   5.402 |   49.026 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.402 |   49.026 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.040 |   5.442 |   49.065 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.442 |   49.065 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.620 |   49.243 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.620 |   49.243 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.778 |   49.402 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.778 |   49.402 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.050 |   5.828 |   49.451 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.828 |   49.451 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.298 |   6.126 |   49.750 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   6.126 |   49.750 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_2/ac_sum_new[6]                           | FA_X1     | 0.408 |   6.535 |   50.158 | 
     | MAC_inst_2/U19/A                             |   ^   | MAC_inst_2/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.535 |   50.158 | 
     | MAC_inst_2/U19/ZN                            |   v   | MAC_inst_2/n7                                      | INV_X1    | 0.032 |   6.567 |   50.190 | 
     | MAC_inst_2/U93/B2                            |   v   | MAC_inst_2/n7                                      | OAI21_X1  | 0.000 |   6.567 |   50.190 | 
     | MAC_inst_2/U93/ZN                            |   ^   | MAC_inst_2/n162                                    | OAI21_X1  | 0.106 |   6.673 |   50.297 | 
     | MAC_inst_2/data_out_reg_6_/D                 |   ^   | MAC_inst_2/n162                                    | DFF_X1    | 0.000 |   6.673 |   50.297 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.623 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.622 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.505 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.504 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.376 | 
     | clk__L3_I28/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.376 | 
     | clk__L3_I28/Z                 |   ^   | clk__L3_N28 | CLKBUF_X3 | 0.130 |   0.377 |  -43.246 | 
     | MAC_inst_2/data_out_reg_6_/CK |   ^   | clk__L3_N28 | DFF_X1    | 0.001 |   0.379 |  -43.245 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.291
- Arrival Time                  6.492
= Slack Time                   43.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.799 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.800 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.917 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.921 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.048 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   44.050 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   44.176 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   44.177 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   44.560 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.561 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   44.617 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.617 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.724 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.724 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.828 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.828 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.936 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.936 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   45.134 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.134 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   45.497 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   45.497 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   45.584 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   45.584 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   45.815 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   45.815 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   46.232 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   46.232 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   46.550 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   46.550 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   46.944 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   46.944 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   47.004 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   47.004 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   47.330 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   47.330 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   47.386 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   47.386 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   47.664 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.664 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   47.944 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   47.944 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   48.222 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   48.222 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   48.499 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   48.499 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   48.924 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   48.924 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   48.960 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   48.960 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   49.137 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   49.137 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   49.319 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   49.319 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   49.390 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   49.390 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   49.695 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   49.695 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_1/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.306 |   50.105 | 
     | MAC_inst_1/U20/A                             |   ^   | MAC_inst_1/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.306 |   50.105 | 
     | MAC_inst_1/U20/ZN                            |   v   | MAC_inst_1/n7                                      | INV_X1    | 0.036 |   6.343 |   50.142 | 
     | MAC_inst_1/U32/B2                            |   v   | MAC_inst_1/n7                                      | OAI22_X1  | 0.000 |   6.343 |   50.142 | 
     | MAC_inst_1/U32/ZN                            |   ^   | MAC_inst_1/n107                                    | OAI22_X1  | 0.149 |   6.492 |   50.291 | 
     | MAC_inst_1/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_1/n107                                    | DFF_X1    | 0.000 |   6.492 |   50.291 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.799 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.798 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.681 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -43.680 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -43.553 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.247 |  -43.553 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.133 |   0.380 |  -43.420 | 
     | MAC_inst_1/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.381 |  -43.418 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  6.452
= Slack Time                   43.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.840 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.841 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.958 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.962 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.089 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   44.090 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   44.217 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   44.217 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   44.599 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   44.599 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   44.656 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   44.656 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   44.764 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   44.764 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   44.868 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   44.868 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   44.975 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   44.975 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   45.175 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.175 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   45.534 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   45.535 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   45.621 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   45.621 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   45.850 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   45.850 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   46.265 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   46.265 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   46.583 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   46.583 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   46.977 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   46.977 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   47.036 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   47.036 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   47.353 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   47.353 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   47.411 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   47.411 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   47.688 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   47.688 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   47.966 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   47.966 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   48.243 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   48.243 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   48.520 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   48.520 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   48.797 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   48.797 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   49.229 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   49.229 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   49.270 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   49.270 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   49.448 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   49.448 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   49.620 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   49.620 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   49.675 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   49.675 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_4/ac_sum_new[5]                           | FA_X1     | 0.433 |   6.268 |   50.108 | 
     | MAC_inst_4/U20/A                             |   ^   | MAC_inst_4/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.268 |   50.108 | 
     | MAC_inst_4/U20/ZN                            |   v   | MAC_inst_4/n7                                      | INV_X1    | 0.035 |   6.303 |   50.143 | 
     | MAC_inst_4/U32/B2                            |   v   | MAC_inst_4/n7                                      | OAI22_X1  | 0.000 |   6.303 |   50.143 | 
     | MAC_inst_4/U32/ZN                            |   ^   | MAC_inst_4/n150                                    | OAI22_X1  | 0.149 |   6.452 |   50.292 | 
     | MAC_inst_4/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_4/n150                                    | DFF_X1    | 0.000 |   6.452 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.840 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.839 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.722 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -43.721 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -43.594 | 
     | clk__L3_I20/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.246 |  -43.594 | 
     | clk__L3_I20/Z                   |   ^   | clk__L3_N20 | CLKBUF_X3 | 0.134 |   0.381 |  -43.459 | 
     | MAC_inst_4/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N20 | DFF_X1    | 0.001 |   0.382 |  -43.459 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.288
- Arrival Time                  6.442
= Slack Time                   43.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.846 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.847 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.964 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.966 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   44.093 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   44.093 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.376 |   44.222 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   44.222 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   44.607 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.608 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   44.664 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   44.664 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.770 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.770 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   44.876 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   44.876 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.982 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.982 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   45.182 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   45.182 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   45.555 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   45.556 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   45.645 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   45.645 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   45.876 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   45.876 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   46.289 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   46.289 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   46.606 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   46.606 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   47.008 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   47.008 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   47.067 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   47.067 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   47.380 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   47.380 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   47.435 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   47.435 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   47.711 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.711 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   47.988 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   47.988 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   48.264 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   48.264 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   48.544 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   48.544 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.428 |   5.127 |   48.973 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.127 |   48.973 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.164 |   49.010 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.164 |   49.010 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.341 |   49.187 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.341 |   49.187 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.502 |   49.348 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.502 |   49.348 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.551 |   49.397 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.551 |   49.397 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.851 |   49.697 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.851 |   49.697 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_2/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.261 |   50.107 | 
     | MAC_inst_2/U20/A                             |   ^   | MAC_inst_2/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.261 |   50.107 | 
     | MAC_inst_2/U20/ZN                            |   v   | MAC_inst_2/n8                                      | INV_X1    | 0.032 |   6.292 |   50.139 | 
     | MAC_inst_2/U32/B2                            |   v   | MAC_inst_2/n8                                      | OAI22_X1  | 0.000 |   6.292 |   50.139 | 
     | MAC_inst_2/U32/ZN                            |   ^   | MAC_inst_2/n151                                    | OAI22_X1  | 0.149 |   6.442 |   50.288 | 
     | MAC_inst_2/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_2/n151                                    | DFF_X1    | 0.000 |   6.442 |   50.288 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.846 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.845 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.728 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.726 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.599 | 
     | clk__L3_I29/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.599 | 
     | clk__L3_I29/Z                   |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.378 |  -43.468 | 
     | MAC_inst_2/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.379 |  -43.467 | 
     +------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MAC_inst_1/data_out_reg_5_/CK 
Endpoint:   MAC_inst_1/data_out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.294
- Arrival Time                  6.448
= Slack Time                   43.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.847 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.848 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.965 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   43.968 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.096 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   44.097 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   44.224 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   44.225 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   44.608 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.608 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   44.664 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.664 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.771 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.771 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   44.876 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   44.876 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   44.983 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   44.983 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   45.182 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.182 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   45.544 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   45.545 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   45.632 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   45.632 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   45.862 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   45.862 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   46.279 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   46.279 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   46.597 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   46.597 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   46.992 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   46.992 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   47.052 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   47.052 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   47.377 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   47.377 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   47.433 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   47.433 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   47.712 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.712 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   47.992 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   47.992 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.423 |   48.269 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.423 |   48.269 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   48.547 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   48.547 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   48.971 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   48.971 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   49.007 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   49.007 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   49.184 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   49.184 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   49.367 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   49.367 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.591 |   49.437 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.591 |   49.437 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.305 |   5.896 |   49.742 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.896 |   49.742 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_1/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.306 |   50.153 | 
     | MAC_inst_1/U20/A                             |   ^   | MAC_inst_1/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.306 |   50.153 | 
     | MAC_inst_1/U20/ZN                            |   v   | MAC_inst_1/n7                                      | INV_X1    | 0.036 |   6.343 |   50.189 | 
     | MAC_inst_1/U95/B2                            |   v   | MAC_inst_1/n7                                      | OAI21_X1  | 0.000 |   6.343 |   50.189 | 
     | MAC_inst_1/U95/ZN                            |   ^   | MAC_inst_1/n97                                     | OAI21_X1  | 0.105 |   6.448 |   50.294 | 
     | MAC_inst_1/data_out_reg_5_/D                 |   ^   | MAC_inst_1/n97                                     | DFF_X1    | 0.000 |   6.448 |   50.294 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.847 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.846 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.729 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.727 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.600 | 
     | clk__L3_I27/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.599 | 
     | clk__L3_I27/Z                 |   ^   | clk__L3_N27 | CLKBUF_X3 | 0.129 |   0.376 |  -43.470 | 
     | MAC_inst_1/data_out_reg_5_/CK |   ^   | clk__L3_N27 | DFF_X1    | 0.001 |   0.377 |  -43.470 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.376
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.287
- Arrival Time                  6.435
= Slack Time                   43.852
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.852 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.853 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   43.970 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   43.972 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   44.099 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   44.099 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   44.227 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   44.227 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   44.623 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   44.624 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   44.678 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   44.678 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   44.786 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   44.786 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   44.891 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   44.891 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.147 |   44.999 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.147 |   44.999 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   45.199 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   45.199 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   45.580 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   45.582 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   45.670 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   45.670 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   45.901 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   45.901 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   46.316 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   46.316 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   46.633 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   46.633 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   47.019 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   47.019 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   47.078 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   47.078 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   47.385 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   47.385 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   47.440 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   47.440 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   47.713 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   47.713 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   47.989 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   47.989 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.426 |   4.563 |   48.415 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.563 |   48.415 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.036 |   4.599 |   48.451 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.599 |   48.451 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.177 |   4.776 |   48.628 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.776 |   48.628 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.161 |   4.937 |   48.789 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.937 |   48.789 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.052 |   4.989 |   48.841 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.989 |   48.841 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.291 |   49.143 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.291 |   49.143 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.277 |   5.567 |   49.419 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.567 |   49.419 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.279 |   5.847 |   49.699 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.847 |   49.699 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_3/ac_sum_new[5]                           | FA_X1     | 0.408 |   6.255 |   50.107 | 
     | MAC_inst_3/U20/A                             |   ^   | MAC_inst_3/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.255 |   50.107 | 
     | MAC_inst_3/U20/ZN                            |   v   | MAC_inst_3/n7                                      | INV_X1    | 0.034 |   6.288 |   50.140 | 
     | MAC_inst_3/U32/B2                            |   v   | MAC_inst_3/n7                                      | OAI22_X1  | 0.000 |   6.288 |   50.140 | 
     | MAC_inst_3/U32/ZN                            |   ^   | MAC_inst_3/n150                                    | OAI22_X1  | 0.146 |   6.435 |   50.287 | 
     | MAC_inst_3/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_3/n150                                    | DFF_X1    | 0.000 |   6.435 |   50.287 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -43.852 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.851 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.734 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.732 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.607 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -43.606 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -43.477 | 
     | MAC_inst_3/ac_sum_old_reg_5_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.001 |   0.376 |  -43.476 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MAC_inst_4/data_out_reg_5_/CK 
Endpoint:   MAC_inst_4/data_out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.080
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.299
- Arrival Time                  6.408
= Slack Time                   43.891
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   43.891 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.892 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.009 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   44.013 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.140 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   44.141 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   44.268 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   44.268 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   44.650 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   44.650 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   44.707 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   44.707 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   44.814 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   44.814 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   44.919 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   44.919 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   45.026 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   45.026 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   45.226 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.226 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   45.585 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   45.586 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   45.672 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   45.672 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   45.901 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   45.901 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   46.316 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   46.316 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   46.634 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   46.634 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   47.028 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   47.028 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   47.087 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   47.087 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   47.404 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   47.404 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   47.462 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   47.462 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   47.739 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   47.739 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   48.017 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   48.017 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   48.294 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   48.294 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   48.571 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   48.571 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.277 |   4.957 |   48.848 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.957 |   48.848 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.431 |   5.388 |   49.280 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.388 |   49.280 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.429 |   49.320 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.429 |   49.320 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.608 |   49.499 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.608 |   49.499 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.172 |   5.780 |   49.671 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.780 |   49.671 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.055 |   5.835 |   49.726 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.835 |   49.726 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_4/ac_sum_new[5]                           | FA_X1     | 0.433 |   6.268 |   50.159 | 
     | MAC_inst_4/U20/A                             |   ^   | MAC_inst_4/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.268 |   50.159 | 
     | MAC_inst_4/U20/ZN                            |   v   | MAC_inst_4/n7                                      | INV_X1    | 0.035 |   6.303 |   50.194 | 
     | MAC_inst_4/U95/B2                            |   v   | MAC_inst_4/n7                                      | OAI21_X1  | 0.000 |   6.303 |   50.194 | 
     | MAC_inst_4/U95/ZN                            |   ^   | MAC_inst_4/n160                                    | OAI21_X1  | 0.105 |   6.408 |   50.299 | 
     | MAC_inst_4/data_out_reg_5_/D                 |   ^   | MAC_inst_4/n160                                    | DFF_X1    | 0.000 |   6.408 |   50.299 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.891 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.890 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.773 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.771 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.644 | 
     | clk__L3_I25/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.644 | 
     | clk__L3_I25/Z                 |   ^   | clk__L3_N25 | CLKBUF_X3 | 0.131 |   0.379 |  -43.512 | 
     | MAC_inst_4/data_out_reg_5_/CK |   ^   | clk__L3_N25 | DFF_X1    | 0.000 |   0.379 |  -43.512 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MAC_inst_3/data_out_reg_5_/CK 
Endpoint:   MAC_inst_3/data_out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.082
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.293
- Arrival Time                  6.393
= Slack Time                   43.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.901 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.902 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.019 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   44.021 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   44.147 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   44.148 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   44.275 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   44.276 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   44.671 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   44.673 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   44.726 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   44.726 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   44.834 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   44.834 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   44.940 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   44.940 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.148 |   45.048 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.148 |   45.048 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   45.248 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   45.248 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   45.629 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   45.631 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   45.718 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   45.718 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   45.949 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   45.949 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   46.364 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   46.364 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   46.682 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   46.682 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   47.068 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   47.068 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   47.127 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   47.127 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   47.434 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   47.434 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   47.488 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   47.488 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   47.762 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   47.762 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   48.038 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   48.038 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.426 |   4.563 |   48.463 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.563 |   48.463 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.036 |   4.599 |   48.499 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.599 |   48.499 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.177 |   4.776 |   48.677 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.776 |   48.677 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.161 |   4.937 |   48.837 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.937 |   48.837 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.052 |   4.989 |   48.890 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.989 |   48.890 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.291 |   49.191 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.291 |   49.191 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.277 |   5.568 |   49.468 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.568 |   49.468 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.279 |   5.847 |   49.747 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.847 |   49.747 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_3/ac_sum_new[5]                           | FA_X1     | 0.408 |   6.255 |   50.155 | 
     | MAC_inst_3/U20/A                             |   ^   | MAC_inst_3/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.255 |   50.155 | 
     | MAC_inst_3/U20/ZN                            |   v   | MAC_inst_3/n7                                      | INV_X1    | 0.034 |   6.289 |   50.189 | 
     | MAC_inst_3/U95/B2                            |   v   | MAC_inst_3/n7                                      | OAI21_X1  | 0.000 |   6.289 |   50.189 | 
     | MAC_inst_3/U95/ZN                            |   ^   | MAC_inst_3/n160                                    | OAI21_X1  | 0.104 |   6.393 |   50.293 | 
     | MAC_inst_3/data_out_reg_5_/D                 |   ^   | MAC_inst_3/n160                                    | DFF_X1    | 0.000 |   6.393 |   50.293 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.901 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.899 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.782 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.780 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.655 | 
     | clk__L3_I30/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -43.655 | 
     | clk__L3_I30/Z                 |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -43.526 | 
     | MAC_inst_3/data_out_reg_5_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.000 |   0.375 |  -43.525 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MAC_inst_2/data_out_reg_5_/CK 
Endpoint:   MAC_inst_2/data_out_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.081
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.298
- Arrival Time                  6.396
= Slack Time                   43.902
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.902 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   43.903 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.020 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   44.022 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   44.148 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   44.149 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.376 |   44.277 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   44.278 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   44.663 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.663 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   44.719 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   44.719 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   44.826 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   44.826 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   44.931 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   44.931 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   45.038 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   45.038 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   45.237 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   45.237 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   45.611 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   45.612 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   45.701 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   45.701 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   45.932 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   45.932 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   46.345 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   46.345 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   46.662 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   46.662 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   47.064 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   47.064 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   47.123 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   47.123 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   47.435 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   47.435 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   47.490 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   47.490 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   47.766 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.766 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   48.043 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   48.043 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   48.320 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   48.320 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   48.600 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   48.600 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.428 |   5.127 |   49.028 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.127 |   49.028 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.164 |   49.065 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.164 |   49.065 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.341 |   49.242 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.341 |   49.242 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.502 |   49.403 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.502 |   49.403 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.551 |   49.453 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.551 |   49.453 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.851 |   49.753 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.851 |   49.753 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_2/ac_sum_new[5]                           | FA_X1     | 0.410 |   6.261 |   50.162 | 
     | MAC_inst_2/U20/A                             |   ^   | MAC_inst_2/ac_sum_new[5]                           | INV_X1    | 0.000 |   6.261 |   50.162 | 
     | MAC_inst_2/U20/ZN                            |   v   | MAC_inst_2/n8                                      | INV_X1    | 0.032 |   6.292 |   50.194 | 
     | MAC_inst_2/U95/B2                            |   v   | MAC_inst_2/n8                                      | OAI21_X1  | 0.000 |   6.292 |   50.194 | 
     | MAC_inst_2/U95/ZN                            |   ^   | MAC_inst_2/n161                                    | OAI21_X1  | 0.104 |   6.396 |   50.298 | 
     | MAC_inst_2/data_out_reg_5_/D                 |   ^   | MAC_inst_2/n161                                    | DFF_X1    | 0.000 |   6.396 |   50.298 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -43.902 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -43.901 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.784 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -43.782 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.655 | 
     | clk__L3_I29/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.654 | 
     | clk__L3_I29/Z                 |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.378 |  -43.524 | 
     | MAC_inst_2/data_out_reg_5_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.379 |  -43.523 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  6.208
= Slack Time                   44.084
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.084 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.085 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.202 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   44.205 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.333 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   44.334 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   44.461 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   44.462 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   44.845 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.845 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   44.901 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.901 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   45.008 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   45.008 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   45.113 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   45.113 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   45.220 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   45.220 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   45.419 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.419 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   45.781 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   45.782 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   45.869 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   45.869 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   46.099 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   46.099 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   46.516 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   46.516 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   46.834 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   46.834 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   47.229 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   47.229 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   47.289 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   47.289 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   47.614 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   47.614 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   47.670 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   47.670 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   47.949 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.949 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   48.229 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   48.229 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   48.506 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   48.506 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   48.784 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   48.784 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   49.208 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   49.208 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   49.244 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   49.244 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   49.421 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   49.421 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   49.604 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   49.604 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   49.674 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   49.674 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_1/ac_sum_new[4]                           | FA_X1     | 0.437 |   6.028 |   50.111 | 
     | MAC_inst_1/U21/A                             |   ^   | MAC_inst_1/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.028 |   50.111 | 
     | MAC_inst_1/U21/ZN                            |   v   | MAC_inst_1/n8                                      | INV_X1    | 0.033 |   6.061 |   50.144 | 
     | MAC_inst_1/U33/B2                            |   v   | MAC_inst_1/n8                                      | OAI22_X1  | 0.000 |   6.061 |   50.144 | 
     | MAC_inst_1/U33/ZN                            |   ^   | MAC_inst_1/n108                                    | OAI22_X1  | 0.148 |   6.208 |   50.292 | 
     | MAC_inst_1/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_1/n108                                    | DFF_X1    | 0.000 |   6.208 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.084 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.083 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -43.965 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -43.964 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -43.838 | 
     | clk__L3_I22/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.001 |   0.247 |  -43.837 | 
     | clk__L3_I22/Z                   |   ^   | clk__L3_N22 | CLKBUF_X3 | 0.133 |   0.380 |  -43.704 | 
     | MAC_inst_1/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N22 | DFF_X1    | 0.002 |   0.381 |  -43.702 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.288
- Arrival Time                  6.163
= Slack Time                   44.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.125 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.126 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.243 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   44.245 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   44.371 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   44.372 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.375 |   44.500 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   44.501 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   44.886 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.886 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   44.942 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   44.942 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   45.049 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   45.049 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   45.154 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   45.154 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   45.261 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   45.261 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   45.460 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   45.460 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   45.833 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   45.835 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   45.924 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   45.924 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   46.155 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   46.155 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   46.568 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   46.568 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   46.884 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   46.884 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   47.287 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   47.287 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   47.346 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   47.346 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   47.658 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   47.658 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   47.713 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   47.713 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   47.989 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.989 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   48.266 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   48.266 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   48.543 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   48.543 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   48.823 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   48.823 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.428 |   5.126 |   49.251 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.126 |   49.251 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.164 |   49.288 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.164 |   49.288 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.341 |   49.465 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.341 |   49.465 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.502 |   49.626 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.502 |   49.626 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.551 |   49.676 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.551 |   49.676 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_2/ac_sum_new[4]                           | FA_X1     | 0.430 |   5.981 |   50.106 | 
     | MAC_inst_2/U21/A                             |   ^   | MAC_inst_2/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.981 |   50.106 | 
     | MAC_inst_2/U21/ZN                            |   v   | MAC_inst_2/n21                                     | INV_X1    | 0.032 |   6.014 |   50.138 | 
     | MAC_inst_2/U33/B2                            |   v   | MAC_inst_2/n21                                     | OAI22_X1  | 0.000 |   6.014 |   50.138 | 
     | MAC_inst_2/U33/ZN                            |   ^   | MAC_inst_2/n150                                    | OAI22_X1  | 0.149 |   6.163 |   50.288 | 
     | MAC_inst_2/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_2/n150                                    | DFF_X1    | 0.000 |   6.163 |   50.288 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.125 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.123 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -44.006 | 
     | clk__L2_I5/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -44.005 | 
     | clk__L2_I5/Z                    |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.878 | 
     | clk__L3_I29/A                   |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.877 | 
     | clk__L3_I29/Z                   |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.378 |  -43.747 | 
     | MAC_inst_2/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.379 |  -43.746 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin MAC_inst_1/data_out_reg_4_/CK 
Endpoint:   MAC_inst_1/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.377
- Setup                         0.083
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.294
- Arrival Time                  6.165
= Slack Time                   44.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.129 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.130 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.247 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   44.250 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.378 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   44.380 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   44.506 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   44.507 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   44.890 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.891 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   44.946 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   44.946 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   45.054 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   45.054 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   45.158 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   45.158 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   45.265 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   45.265 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   45.464 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.464 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   45.827 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   45.827 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   45.914 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   45.914 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   46.145 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   46.145 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   46.562 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   46.562 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   46.880 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   46.880 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   47.274 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   47.274 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   47.334 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   47.334 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   47.660 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   47.660 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   47.716 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   47.716 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   47.994 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   47.994 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   48.274 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   48.274 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   48.552 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   48.552 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.700 |   48.829 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.700 |   48.829 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.425 |   5.125 |   49.254 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.125 |   49.254 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.036 |   5.161 |   49.290 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.161 |   49.290 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.338 |   49.467 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.338 |   49.467 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.183 |   5.520 |   49.649 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.520 |   49.649 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.070 |   5.590 |   49.720 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.590 |   49.720 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_1/ac_sum_new[4]                           | FA_X1     | 0.437 |   6.028 |   50.157 | 
     | MAC_inst_1/U21/A                             |   ^   | MAC_inst_1/ac_sum_new[4]                           | INV_X1    | 0.000 |   6.028 |   50.157 | 
     | MAC_inst_1/U21/ZN                            |   v   | MAC_inst_1/n8                                      | INV_X1    | 0.033 |   6.061 |   50.190 | 
     | MAC_inst_1/U97/B2                            |   v   | MAC_inst_1/n8                                      | OAI21_X1  | 0.000 |   6.061 |   50.190 | 
     | MAC_inst_1/U97/ZN                            |   ^   | MAC_inst_1/n98                                     | OAI21_X1  | 0.105 |   6.165 |   50.294 | 
     | MAC_inst_1/data_out_reg_4_/D                 |   ^   | MAC_inst_1/n98                                     | DFF_X1    | 0.000 |   6.165 |   50.294 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.129 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.128 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -44.011 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -44.009 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.882 | 
     | clk__L3_I27/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.882 | 
     | clk__L3_I27/Z                 |   ^   | clk__L3_N27 | CLKBUF_X3 | 0.129 |   0.376 |  -43.753 | 
     | MAC_inst_1/data_out_reg_4_/CK |   ^   | clk__L3_N27 | DFF_X1    | 0.001 |   0.377 |  -43.752 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.375
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.285
- Arrival Time                  6.156
= Slack Time                   44.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.129 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.130 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.247 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   44.250 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   44.376 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   44.376 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   44.504 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   44.505 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   44.900 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   44.902 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   44.955 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   44.955 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   45.063 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   45.063 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   45.168 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   45.168 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.148 |   45.277 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.148 |   45.277 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   45.477 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   45.477 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   45.858 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   45.860 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   45.947 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   45.947 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   46.178 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   46.178 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   46.593 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   46.593 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   46.910 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   46.910 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   47.296 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   47.296 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   47.356 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   47.356 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   47.662 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   47.662 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   47.717 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   47.717 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   47.991 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   47.991 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   48.267 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   48.267 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.426 |   4.563 |   48.692 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.563 |   48.692 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.036 |   4.599 |   48.728 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.599 |   48.728 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.177 |   4.776 |   48.906 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.776 |   48.906 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.161 |   4.937 |   49.066 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.937 |   49.066 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.052 |   4.989 |   49.118 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.989 |   49.118 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.291 |   49.420 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.291 |   49.420 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.277 |   5.568 |   49.697 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.568 |   49.697 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_3/ac_sum_new[4]                           | FA_X1     | 0.408 |   5.975 |   50.104 | 
     | MAC_inst_3/U21/A                             |   ^   | MAC_inst_3/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.975 |   50.104 | 
     | MAC_inst_3/U21/ZN                            |   v   | MAC_inst_3/n8                                      | INV_X1    | 0.033 |   6.008 |   50.137 | 
     | MAC_inst_3/U33/B2                            |   v   | MAC_inst_3/n8                                      | OAI22_X1  | 0.000 |   6.008 |   50.137 | 
     | MAC_inst_3/U33/ZN                            |   ^   | MAC_inst_3/n149                                    | OAI22_X1  | 0.148 |   6.156 |   50.285 | 
     | MAC_inst_3/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_3/n149                                    | DFF_X1    | 0.000 |   6.156 |   50.285 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.129 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.128 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -44.011 | 
     | clk__L2_I6/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -44.009 | 
     | clk__L2_I6/Z                    |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.884 | 
     | clk__L3_I30/A                   |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -43.884 | 
     | clk__L3_I30/Z                   |   ^   | clk__L3_N30 | CLKBUF_X3 | 0.130 |   0.375 |  -43.754 | 
     | MAC_inst_3/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N30 | DFF_X1    | 0.000 |   0.375 |  -43.754 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.382
- Setup                         0.089
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.292
- Arrival Time                  6.162
= Slack Time                   44.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   44.130 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.131 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.248 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   44.252 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.379 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   44.380 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   44.507 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   44.507 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   44.889 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   44.889 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   44.946 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   44.946 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   45.054 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   45.054 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   45.158 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   45.158 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   45.266 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   45.266 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   45.465 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.465 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   45.824 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   45.825 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   45.911 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   45.911 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   46.140 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   46.140 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   46.555 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   46.555 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   46.873 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   46.873 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   47.267 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   47.267 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   47.326 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   47.326 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   47.643 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   47.643 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   47.701 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   47.701 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   47.978 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   47.978 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   48.256 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   48.256 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   48.533 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   48.533 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   48.810 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   48.810 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.431 |   5.111 |   49.241 | 
     | MAC_inst_4/mac_operate_inst/U8/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.111 |   49.241 | 
     | MAC_inst_4/mac_operate_inst/U8/ZN            |   v   | MAC_inst_4/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.148 |   49.279 | 
     | MAC_inst_4/mac_operate_inst/U74/A            |   v   | MAC_inst_4/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.148 |   49.279 | 
     | MAC_inst_4/mac_operate_inst/U74/Z            |   v   | MAC_inst_4/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.326 |   49.456 | 
     | MAC_inst_4/mac_operate_inst/U42/B1           |   v   | MAC_inst_4/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.326 |   49.456 | 
     | MAC_inst_4/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n55                    | AOI22_X1  | 0.169 |   5.495 |   49.625 | 
     | MAC_inst_4/mac_operate_inst/U41/A            |   ^   | MAC_inst_4/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.495 |   49.625 | 
     | MAC_inst_4/mac_operate_inst/U41/ZN           |   v   | MAC_inst_4/mac_operate_inst/n28                    | INV_X1    | 0.052 |   5.547 |   49.678 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_4/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.547 |   49.678 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_4/ac_sum_new[4]                           | FA_X1     | 0.431 |   5.978 |   50.109 | 
     | MAC_inst_4/U21/A                             |   ^   | MAC_inst_4/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.978 |   50.109 | 
     | MAC_inst_4/U21/ZN                            |   v   | MAC_inst_4/n8                                      | INV_X1    | 0.037 |   6.015 |   50.145 | 
     | MAC_inst_4/U33/B2                            |   v   | MAC_inst_4/n8                                      | OAI22_X1  | 0.000 |   6.015 |   50.145 | 
     | MAC_inst_4/U33/ZN                            |   ^   | MAC_inst_4/n149                                    | OAI22_X1  | 0.147 |   6.162 |   50.292 | 
     | MAC_inst_4/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_4/n149                                    | DFF_X1    | 0.000 |   6.162 |   50.292 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.130 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.129 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -44.012 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -44.011 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -43.884 | 
     | clk__L3_I20/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.247 |  -43.884 | 
     | clk__L3_I20/Z                   |   ^   | clk__L3_N20 | CLKBUF_X3 | 0.134 |   0.381 |  -43.750 | 
     | MAC_inst_4/ac_sum_old_reg_4_/CK |   ^   | clk__L3_N20 | DFF_X1    | 0.001 |   0.382 |  -43.749 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MAC_inst_3/data_out_reg_4_/CK 
Endpoint:   MAC_inst_3/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.372
- Setup                         0.084
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.288
- Arrival Time                  6.115
= Slack Time                   44.173
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.173 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.174 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.291 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   44.293 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   44.419 | 
     | clk__L3_I16/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   44.420 | 
     | clk__L3_I16/Z                                |   ^   | clk__L3_N16                                        | CLKBUF_X3 | 0.128 |   0.375 |   44.547 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk__L3_N16                                        | DFF_X1    | 0.001 |   0.375 |   44.548 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.396 |   0.771 |   44.944 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.001 |   0.772 |   44.945 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.054 |   0.826 |   44.998 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.826 |   44.998 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.934 |   45.107 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.934 |   45.107 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.039 |   45.212 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.039 |   45.212 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.148 |   45.320 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.148 |   45.320 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.347 |   45.520 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.347 |   45.520 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.381 |   1.728 |   45.901 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.730 |   45.903 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.818 |   45.990 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.818 |   45.990 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.049 |   46.222 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.049 |   46.222 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.464 |   46.637 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.464 |   46.637 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.781 |   46.954 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.781 |   46.954 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   3.167 |   47.340 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.167 |   47.340 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.226 |   47.399 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.226 |   47.399 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.307 |   3.533 |   47.706 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.533 |   47.706 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.588 |   47.760 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.588 |   47.760 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.274 |   3.861 |   48.034 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.861 |   48.034 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   4.137 |   48.310 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.137 |   48.310 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.426 |   4.563 |   48.735 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.563 |   48.735 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.036 |   4.599 |   48.772 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.599 |   48.772 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.177 |   4.776 |   48.949 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.776 |   48.949 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.161 |   4.937 |   49.110 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.937 |   49.110 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.052 |   4.989 |   49.162 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.989 |   49.162 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.291 |   49.463 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.291 |   49.463 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.277 |   5.568 |   49.740 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.568 |   49.740 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_3/ac_sum_new[4]                           | FA_X1     | 0.408 |   5.975 |   50.148 | 
     | MAC_inst_3/U21/A                             |   ^   | MAC_inst_3/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.975 |   50.148 | 
     | MAC_inst_3/U21/ZN                            |   v   | MAC_inst_3/n8                                      | INV_X1    | 0.033 |   6.008 |   50.181 | 
     | MAC_inst_3/U97/B2                            |   v   | MAC_inst_3/n8                                      | OAI21_X1  | 0.000 |   6.008 |   50.181 | 
     | MAC_inst_3/U97/ZN                            |   ^   | MAC_inst_3/n159                                    | OAI21_X1  | 0.107 |   6.115 |   50.288 | 
     | MAC_inst_3/data_out_reg_4_/D                 |   ^   | MAC_inst_3/n159                                    | DFF_X1    | 0.000 |   6.115 |   50.288 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.173 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.172 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -44.055 | 
     | clk__L2_I6/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -44.053 | 
     | clk__L2_I6/Z                  |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.125 |   0.245 |  -43.928 | 
     | clk__L3_I31/A                 |   ^   | clk__L2_N6  | CLKBUF_X3 | 0.000 |   0.245 |  -43.927 | 
     | clk__L3_I31/Z                 |   ^   | clk__L3_N31 | CLKBUF_X3 | 0.125 |   0.371 |  -43.802 | 
     | MAC_inst_3/data_out_reg_4_/CK |   ^   | clk__L3_N31 | DFF_X1    | 0.001 |   0.372 |  -43.801 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin MAC_inst_4/data_out_reg_4_/CK 
Endpoint:   MAC_inst_4/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.081
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.298
- Arrival Time                  6.124
= Slack Time                   44.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.174 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.175 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.292 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   44.296 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.423 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   44.424 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   44.551 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   44.551 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   44.933 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   44.933 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   44.990 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   44.990 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   45.098 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   45.098 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   45.202 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   45.202 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   45.309 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   45.309 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   45.509 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.509 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   45.868 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   45.869 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   45.955 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   45.955 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   46.184 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   46.184 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   46.599 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   46.599 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   46.917 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   46.917 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   47.311 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   47.311 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   47.370 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   47.370 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   47.687 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   47.687 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   47.745 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   47.745 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   48.022 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   48.022 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   48.300 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   48.300 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.402 |   48.577 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.402 |   48.577 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.277 |   4.680 |   48.854 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.680 |   48.854 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.431 |   5.111 |   49.285 | 
     | MAC_inst_4/mac_operate_inst/U8/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.111 |   49.285 | 
     | MAC_inst_4/mac_operate_inst/U8/ZN            |   v   | MAC_inst_4/mac_operate_inst/n5                     | INV_X1    | 0.038 |   5.148 |   49.323 | 
     | MAC_inst_4/mac_operate_inst/U74/A            |   v   | MAC_inst_4/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.148 |   49.323 | 
     | MAC_inst_4/mac_operate_inst/U74/Z            |   v   | MAC_inst_4/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   5.326 |   49.500 | 
     | MAC_inst_4/mac_operate_inst/U42/B1           |   v   | MAC_inst_4/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.326 |   49.500 | 
     | MAC_inst_4/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n55                    | AOI22_X1  | 0.169 |   5.495 |   49.669 | 
     | MAC_inst_4/mac_operate_inst/U41/A            |   ^   | MAC_inst_4/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.495 |   49.669 | 
     | MAC_inst_4/mac_operate_inst/U41/ZN           |   v   | MAC_inst_4/mac_operate_inst/n28                    | INV_X1    | 0.052 |   5.547 |   49.721 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_4/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.547 |   49.721 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_4/ac_sum_new[4]                           | FA_X1     | 0.431 |   5.978 |   50.152 | 
     | MAC_inst_4/U21/A                             |   ^   | MAC_inst_4/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.978 |   50.152 | 
     | MAC_inst_4/U21/ZN                            |   v   | MAC_inst_4/n8                                      | INV_X1    | 0.037 |   6.015 |   50.189 | 
     | MAC_inst_4/U97/B2                            |   v   | MAC_inst_4/n8                                      | OAI21_X1  | 0.000 |   6.015 |   50.189 | 
     | MAC_inst_4/U97/ZN                            |   ^   | MAC_inst_4/n159                                    | OAI21_X1  | 0.109 |   6.124 |   50.298 | 
     | MAC_inst_4/data_out_reg_4_/D                 |   ^   | MAC_inst_4/n159                                    | DFF_X1    | 0.000 |   6.124 |   50.298 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.174 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.173 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -44.056 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -44.055 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.927 | 
     | clk__L3_I25/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.927 | 
     | clk__L3_I25/Z                 |   ^   | clk__L3_N25 | CLKBUF_X3 | 0.131 |   0.379 |  -43.795 | 
     | MAC_inst_4/data_out_reg_4_/CK |   ^   | clk__L3_N25 | DFF_X1    | 0.001 |   0.379 |  -43.795 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MAC_inst_2/data_out_reg_4_/CK 
Endpoint:   MAC_inst_2/data_out_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.379
- Setup                         0.081
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.298
- Arrival Time                  6.118
= Slack Time                   44.180
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.180 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.181 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.299 | 
     | clk__L2_I3/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.002 |   0.120 |   44.301 | 
     | clk__L2_I3/Z                                 |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.126 |   0.247 |   44.427 | 
     | clk__L3_I18/A                                |   ^   | clk__L2_N3                                         | CLKBUF_X3 | 0.000 |   0.247 |   44.427 | 
     | clk__L3_I18/Z                                |   ^   | clk__L3_N18                                        | CLKBUF_X3 | 0.128 |   0.375 |   44.556 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk__L3_N18                                        | DFF_X1    | 0.001 |   0.376 |   44.556 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.385 |   0.761 |   44.942 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   44.942 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.818 |   44.998 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.818 |   44.998 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   45.105 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   45.105 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.030 |   45.210 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.030 |   45.210 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   45.317 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   45.317 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.336 |   45.516 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.336 |   45.516 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.373 |   1.709 |   45.889 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.710 |   45.891 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.799 |   45.980 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.799 |   45.980 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.030 |   46.211 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.030 |   46.211 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.443 |   46.624 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.443 |   46.624 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.760 |   46.940 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.760 |   46.940 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.402 |   3.162 |   47.343 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.162 |   47.343 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.221 |   47.402 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.221 |   47.402 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.534 |   47.714 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.534 |   47.714 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.055 |   3.589 |   47.769 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.589 |   47.769 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.865 |   48.045 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   48.045 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.277 |   4.142 |   48.322 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.142 |   48.322 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.277 |   4.418 |   48.599 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.418 |   48.599 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.698 |   48.879 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.698 |   48.879 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.428 |   5.126 |   49.307 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   5.126 |   49.307 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.037 |   5.164 |   49.344 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   5.164 |   49.344 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.177 |   5.341 |   49.521 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   5.341 |   49.521 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.161 |   5.502 |   49.682 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.502 |   49.682 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.050 |   5.551 |   49.732 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.551 |   49.732 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_2/ac_sum_new[4]                           | FA_X1     | 0.430 |   5.981 |   50.162 | 
     | MAC_inst_2/U21/A                             |   ^   | MAC_inst_2/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.981 |   50.162 | 
     | MAC_inst_2/U21/ZN                            |   v   | MAC_inst_2/n21                                     | INV_X1    | 0.032 |   6.014 |   50.194 | 
     | MAC_inst_2/U97/B2                            |   v   | MAC_inst_2/n21                                     | OAI21_X1  | 0.000 |   6.014 |   50.194 | 
     | MAC_inst_2/U97/ZN                            |   ^   | MAC_inst_2/n160                                    | OAI21_X1  | 0.104 |   6.118 |   50.298 | 
     | MAC_inst_2/data_out_reg_4_/D                 |   ^   | MAC_inst_2/n160                                    | DFF_X1    | 0.000 |   6.118 |   50.298 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |       |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                           |   ^   | clk         |           |       |   0.000 |  -44.180 | 
     | clk__L1_I0/A                  |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.179 | 
     | clk__L1_I0/Z                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -44.062 | 
     | clk__L2_I5/A                  |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.002 |   0.120 |  -44.061 | 
     | clk__L2_I5/Z                  |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.127 |   0.247 |  -43.934 | 
     | clk__L3_I29/A                 |   ^   | clk__L2_N5  | CLKBUF_X3 | 0.000 |   0.247 |  -43.933 | 
     | clk__L3_I29/Z                 |   ^   | clk__L3_N29 | CLKBUF_X3 | 0.131 |   0.378 |  -43.803 | 
     | MAC_inst_2/data_out_reg_4_/CK |   ^   | clk__L3_N29 | DFF_X1    | 0.001 |   0.379 |  -43.801 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_3_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.378
- Setup                         0.091
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.287
- Arrival Time                  5.922
= Slack Time                   44.365
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.365 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.366 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.483 | 
     | clk__L2_I2/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   44.486 | 
     | clk__L2_I2/Z                                 |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.614 | 
     | clk__L3_I12/A                                |   ^   | clk__L2_N2                                         | CLKBUF_X3 | 0.001 |   0.251 |   44.615 | 
     | clk__L3_I12/Z                                |   ^   | clk__L3_N12                                        | CLKBUF_X3 | 0.126 |   0.377 |   44.742 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk__L3_N12                                        | DFF_X1    | 0.001 |   0.378 |   44.743 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.383 |   0.761 |   45.126 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.762 |   45.126 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.817 |   45.182 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.817 |   45.182 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.924 |   45.289 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.924 |   45.289 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   1.029 |   45.394 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.029 |   45.394 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   1.136 |   45.501 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.136 |   45.501 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   1.335 |   45.700 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.700 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.362 |   1.698 |   46.062 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.698 |   46.063 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.087 |   1.785 |   46.150 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.785 |   46.150 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   2.016 |   46.381 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.016 |   46.381 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.433 |   46.797 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.433 |   46.797 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.751 |   47.115 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.751 |   47.115 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.145 |   47.510 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.145 |   47.510 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   3.205 |   47.570 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.205 |   47.570 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.326 |   3.531 |   47.895 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.531 |   47.895 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.587 |   47.951 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.587 |   47.951 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.865 |   48.230 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.865 |   48.230 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.280 |   4.145 |   48.510 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.145 |   48.510 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.422 |   48.787 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.422 |   48.787 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[10]           | FA_X1     | 0.426 |   4.848 |   49.213 | 
     | MAC_inst_1/mac_operate_inst/U6/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[10]           | INV_X1    | 0.000 |   4.848 |   49.213 | 
     | MAC_inst_1/mac_operate_inst/U6/ZN            |   v   | MAC_inst_1/mac_operate_inst/n4                     | INV_X1    | 0.036 |   4.885 |   49.249 | 
     | MAC_inst_1/mac_operate_inst/U76/A            |   v   | MAC_inst_1/mac_operate_inst/n4                     | XOR2_X1   | 0.000 |   4.885 |   49.249 | 
     | MAC_inst_1/mac_operate_inst/U76/Z            |   v   | MAC_inst_1/mac_operate_inst/N24                    | XOR2_X1   | 0.177 |   5.062 |   49.427 | 
     | MAC_inst_1/mac_operate_inst/U20/B1           |   v   | MAC_inst_1/mac_operate_inst/N24                    | AOI22_X1  | 0.000 |   5.062 |   49.427 | 
     | MAC_inst_1/mac_operate_inst/U20/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n53                    | AOI22_X1  | 0.177 |   5.239 |   49.604 | 
     | MAC_inst_1/mac_operate_inst/U19/A            |   ^   | MAC_inst_1/mac_operate_inst/n53                    | INV_X1    | 0.000 |   5.239 |   49.604 | 
     | MAC_inst_1/mac_operate_inst/U19/ZN           |   v   | MAC_inst_1/mac_operate_inst/n29                    | INV_X1    | 0.068 |   5.307 |   49.672 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_3/B   |   v   | MAC_inst_1/mac_operate_inst/n29                    | FA_X1     | 0.000 |   5.307 |   49.672 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_3/S   |   ^   | MAC_inst_1/ac_sum_new[3]                           | FA_X1     | 0.435 |   5.743 |   50.107 | 
     | MAC_inst_1/U22/A                             |   ^   | MAC_inst_1/ac_sum_new[3]                           | INV_X1    | 0.000 |   5.743 |   50.107 | 
     | MAC_inst_1/U22/ZN                            |   v   | MAC_inst_1/n21                                     | INV_X1    | 0.032 |   5.774 |   50.139 | 
     | MAC_inst_1/U34/B2                            |   v   | MAC_inst_1/n21                                     | OAI22_X1  | 0.000 |   5.774 |   50.139 | 
     | MAC_inst_1/U34/ZN                            |   ^   | MAC_inst_1/n109                                    | OAI22_X1  | 0.148 |   5.922 |   50.287 | 
     | MAC_inst_1/ac_sum_old_reg_3_/D               |   ^   | MAC_inst_1/n109                                    | DFF_X1    | 0.000 |   5.922 |   50.287 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.365 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.364 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -44.247 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -44.246 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -44.119 | 
     | clk__L3_I23/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.246 |  -44.118 | 
     | clk__L3_I23/Z                   |   ^   | clk__L3_N23 | CLKBUF_X3 | 0.130 |   0.377 |  -43.988 | 
     | MAC_inst_1/ac_sum_old_reg_3_/CK |   ^   | clk__L3_N23 | DFF_X1    | 0.001 |   0.378 |  -43.987 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_3_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.381
- Setup                         0.090
+ Phase Shift                  50.000
+ CPPR Adjustment               0.000
= Required Time                50.291
- Arrival Time                  5.888
= Slack Time                   44.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |  -0.000 |   44.403 | 
     | clk__L1_I0/A                                 |   ^   | clk                                                | CLKBUF_X3 | 0.001 |   0.001 |   44.405 | 
     | clk__L1_I0/Z                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.117 |   0.118 |   44.522 | 
     | clk__L2_I1/A                                 |   ^   | clk__L1_N0                                         | CLKBUF_X3 | 0.003 |   0.121 |   44.525 | 
     | clk__L2_I1/Z                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.128 |   0.249 |   44.653 | 
     | clk__L3_I7/A                                 |   ^   | clk__L2_N1                                         | CLKBUF_X3 | 0.000 |   0.249 |   44.653 | 
     | clk__L3_I7/Z                                 |   ^   | clk__L3_N7                                         | CLKBUF_X3 | 0.127 |   0.376 |   44.780 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk__L3_N7                                         | DFF_X1    | 0.000 |   0.376 |   44.780 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.382 |   0.758 |   45.162 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.759 |   45.163 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.816 |   45.219 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.816 |   45.219 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.107 |   0.923 |   45.327 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.923 |   45.327 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.104 |   1.028 |   45.431 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   1.028 |   45.431 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.108 |   1.135 |   45.539 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   1.135 |   45.539 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   1.335 |   45.739 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   1.335 |   45.739 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.359 |   1.694 |   46.097 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.694 |   46.098 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.086 |   1.780 |   46.184 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.780 |   46.184 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.229 |   2.010 |   46.413 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   2.010 |   46.413 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.415 |   2.425 |   46.829 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.425 |   46.829 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.317 |   2.743 |   47.146 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.743 |   47.146 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.394 |   3.137 |   47.540 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   3.137 |   47.540 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   3.196 |   47.599 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   3.196 |   47.599 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.317 |   3.513 |   47.916 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.513 |   47.916 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.058 |   3.571 |   47.974 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.571 |   47.974 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.277 |   3.847 |   48.251 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.847 |   48.251 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.278 |   4.125 |   48.529 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   4.125 |   48.529 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.432 |   4.558 |   48.961 | 
     | MAC_inst_4/mac_operate_inst/U5/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.558 |   48.961 | 
     | MAC_inst_4/mac_operate_inst/U5/ZN            |   v   | MAC_inst_4/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.595 |   48.999 | 
     | MAC_inst_4/mac_operate_inst/U78/A            |   v   | MAC_inst_4/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.595 |   48.999 | 
     | MAC_inst_4/mac_operate_inst/U78/Z            |   v   | MAC_inst_4/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.773 |   49.176 | 
     | MAC_inst_4/mac_operate_inst/U18/B1           |   v   | MAC_inst_4/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.773 |   49.176 | 
     | MAC_inst_4/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n35                    | AOI22_X1  | 0.165 |   4.938 |   49.342 | 
     | MAC_inst_4/mac_operate_inst/U17/A            |   ^   | MAC_inst_4/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.938 |   49.342 | 
     | MAC_inst_4/mac_operate_inst/U17/ZN           |   v   | MAC_inst_4/mac_operate_inst/n30                    | INV_X1    | 0.050 |   4.988 |   49.392 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_4/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.988 |   49.392 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.302 |   5.290 |   49.694 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   5.290 |   49.694 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/S   |   ^   | MAC_inst_4/ac_sum_new[3]                           | FA_X1     | 0.409 |   5.700 |   50.103 | 
     | MAC_inst_4/U22/A                             |   ^   | MAC_inst_4/ac_sum_new[3]                           | INV_X1    | 0.000 |   5.700 |   50.103 | 
     | MAC_inst_4/U22/ZN                            |   v   | MAC_inst_4/n21                                     | INV_X1    | 0.037 |   5.737 |   50.141 | 
     | MAC_inst_4/U34/B2                            |   v   | MAC_inst_4/n21                                     | OAI22_X1  | 0.000 |   5.737 |   50.141 | 
     | MAC_inst_4/U34/ZN                            |   ^   | MAC_inst_4/n148                                    | OAI22_X1  | 0.150 |   5.888 |   50.291 | 
     | MAC_inst_4/ac_sum_old_reg_3_/D               |   ^   | MAC_inst_4/n148                                    | DFF_X1    | 0.000 |   5.888 |   50.291 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |       |             |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk         |           |       |   0.000 |  -44.403 | 
     | clk__L1_I0/A                    |   ^   | clk         | CLKBUF_X3 | 0.001 |   0.001 |  -44.402 | 
     | clk__L1_I0/Z                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.117 |   0.118 |  -44.285 | 
     | clk__L2_I4/A                    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.001 |   0.119 |  -44.284 | 
     | clk__L2_I4/Z                    |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.127 |   0.246 |  -44.157 | 
     | clk__L3_I20/A                   |   ^   | clk__L2_N4  | CLKBUF_X3 | 0.000 |   0.247 |  -44.157 | 
     | clk__L3_I20/Z                   |   ^   | clk__L3_N20 | CLKBUF_X3 | 0.134 |   0.381 |  -44.023 | 
     | MAC_inst_4/ac_sum_old_reg_3_/CK |   ^   | clk__L3_N20 | DFF_X1    | 0.001 |   0.381 |  -44.022 | 
     +------------------------------------------------------------------------------------------------+ 

