/*Device: MK24F25612
 Version: 1.6
 Description: MK24F25612 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


/*THIS FILE INCLUDE THE DMA DATA */

struct DATA DMA_REG_DATA[] = {
	{OFFSET(DMA_MemMap,CR), 0},
	{OFFSET(DMA_MemMap,ES), 4},
	{OFFSET(DMA_MemMap,ERQ), 12},
	{OFFSET(DMA_MemMap,EEI), 20},
	{OFFSET(DMA_MemMap,CEEI), 24},
	{OFFSET(DMA_MemMap,SEEI), 25},
	{OFFSET(DMA_MemMap,CERQ), 26},
	{OFFSET(DMA_MemMap,SERQ), 27},
	{OFFSET(DMA_MemMap,CDNE), 28},
	{OFFSET(DMA_MemMap,SSRT), 29},
	{OFFSET(DMA_MemMap,CERR), 30},
	{OFFSET(DMA_MemMap,CINT), 31},
	{OFFSET(DMA_MemMap,INT), 36},
	{OFFSET(DMA_MemMap,ERR), 44},
	{OFFSET(DMA_MemMap,HRS), 52},
	{OFFSET(DMA_MemMap,DCHPRI3), 256},
	{OFFSET(DMA_MemMap,DCHPRI2), 257},
	{OFFSET(DMA_MemMap,DCHPRI1), 258},
	{OFFSET(DMA_MemMap,DCHPRI0), 259},
	{OFFSET(DMA_MemMap,DCHPRI7), 260},
	{OFFSET(DMA_MemMap,DCHPRI6), 261},
	{OFFSET(DMA_MemMap,DCHPRI5), 262},
	{OFFSET(DMA_MemMap,DCHPRI4), 263},
	{OFFSET(DMA_MemMap,DCHPRI11), 264},
	{OFFSET(DMA_MemMap,DCHPRI10), 265},
	{OFFSET(DMA_MemMap,DCHPRI9), 266},
	{OFFSET(DMA_MemMap,DCHPRI8), 267},
	{OFFSET(DMA_MemMap,DCHPRI15), 268},
	{OFFSET(DMA_MemMap,DCHPRI14), 269},
	{OFFSET(DMA_MemMap,DCHPRI13), 270},
	{OFFSET(DMA_MemMap,DCHPRI12), 271},
	{OFFSET(DMA_MemMap,SADDR[0]), 4096},
	{OFFSET(DMA_MemMap,SOFF[0]), 4100},
	{OFFSET(DMA_MemMap,ATTR[0]), 4102},
	{OFFSET(DMA_MemMap,NBYTES_MLOFFYES[0]), 4104},
	{OFFSET(DMA_MemMap,NBYTES_MLOFFNO[0]), 4104},
	{OFFSET(DMA_MemMap,NBYTES_MLNO[0]), 4104},
	{OFFSET(DMA_MemMap,SLAST[0]), 4108},
	{OFFSET(DMA_MemMap,DADDR[0]), 4112},
	{OFFSET(DMA_MemMap,DOFF[0]), 4116},
	{OFFSET(DMA_MemMap,CITER_ELINKYES[0]), 4118},
	{OFFSET(DMA_MemMap,CITER_ELINKNO[0]), 4118},
	{OFFSET(DMA_MemMap,DLAST_SGA[0]), 4120},
	{OFFSET(DMA_MemMap,CSR[0]), 4124},
	{OFFSET(DMA_MemMap,BITER_ELINKYES[0]), 4126},
	{OFFSET(DMA_MemMap,BITER_ELINKNO[0]), 4126},
	{sizeof(struct DMA_MemMap), 4608}
};


struct DATA DMA_BITFIELD_DATA[] = {
	{DMA_CR_EDBG_MASK, MASK(1,1)},
	{DMA_CR_EDBG_SHIFT, SHIFT(1)},
	{DMA_CR_ERCA_MASK, MASK(2,1)},
	{DMA_CR_ERCA_SHIFT, SHIFT(2)},
	{DMA_CR_HOE_MASK, MASK(4,1)},
	{DMA_CR_HOE_SHIFT, SHIFT(4)},
	{DMA_CR_HALT_MASK, MASK(5,1)},
	{DMA_CR_HALT_SHIFT, SHIFT(5)},
	{DMA_CR_CLM_MASK, MASK(6,1)},
	{DMA_CR_CLM_SHIFT, SHIFT(6)},
	{DMA_CR_EMLM_MASK, MASK(7,1)},
	{DMA_CR_EMLM_SHIFT, SHIFT(7)},
	{DMA_CR_ECX_MASK, MASK(16,1)},
	{DMA_CR_ECX_SHIFT, SHIFT(16)},
	{DMA_CR_CX_MASK, MASK(17,1)},
	{DMA_CR_CX_SHIFT, SHIFT(17)},
	{DMA_ES_DBE_MASK, MASK(0,1)},
	{DMA_ES_DBE_SHIFT, SHIFT(0)},
	{DMA_ES_SBE_MASK, MASK(1,1)},
	{DMA_ES_SBE_SHIFT, SHIFT(1)},
	{DMA_ES_SGE_MASK, MASK(2,1)},
	{DMA_ES_SGE_SHIFT, SHIFT(2)},
	{DMA_ES_NCE_MASK, MASK(3,1)},
	{DMA_ES_NCE_SHIFT, SHIFT(3)},
	{DMA_ES_DOE_MASK, MASK(4,1)},
	{DMA_ES_DOE_SHIFT, SHIFT(4)},
	{DMA_ES_DAE_MASK, MASK(5,1)},
	{DMA_ES_DAE_SHIFT, SHIFT(5)},
	{DMA_ES_SOE_MASK, MASK(6,1)},
	{DMA_ES_SOE_SHIFT, SHIFT(6)},
	{DMA_ES_SAE_MASK, MASK(7,1)},
	{DMA_ES_SAE_SHIFT, SHIFT(7)},
	{DMA_ES_ERRCHN_MASK, MASK(8,4)},
	{DMA_ES_ERRCHN_SHIFT, SHIFT(8)},
	{DMA_ES_ERRCHN(1), SHIFT_VALUE(8)}
,
	{DMA_ES_CPE_MASK, MASK(14,1)},
	{DMA_ES_CPE_SHIFT, SHIFT(14)},
	{DMA_ES_ECX_MASK, MASK(16,1)},
	{DMA_ES_ECX_SHIFT, SHIFT(16)},
	{DMA_ES_VLD_MASK, MASK(31,1)},
	{DMA_ES_VLD_SHIFT, SHIFT(31)},
	{DMA_ERQ_ERQ0_MASK, MASK(0,1)},
	{DMA_ERQ_ERQ0_SHIFT, SHIFT(0)},
	{DMA_ERQ_ERQ1_MASK, MASK(1,1)},
	{DMA_ERQ_ERQ1_SHIFT, SHIFT(1)},
	{DMA_ERQ_ERQ2_MASK, MASK(2,1)},
	{DMA_ERQ_ERQ2_SHIFT, SHIFT(2)},
	{DMA_ERQ_ERQ3_MASK, MASK(3,1)},
	{DMA_ERQ_ERQ3_SHIFT, SHIFT(3)},
	{DMA_ERQ_ERQ4_MASK, MASK(4,1)},
	{DMA_ERQ_ERQ4_SHIFT, SHIFT(4)},
	{DMA_ERQ_ERQ5_MASK, MASK(5,1)},
	{DMA_ERQ_ERQ5_SHIFT, SHIFT(5)},
	{DMA_ERQ_ERQ6_MASK, MASK(6,1)},
	{DMA_ERQ_ERQ6_SHIFT, SHIFT(6)},
	{DMA_ERQ_ERQ7_MASK, MASK(7,1)},
	{DMA_ERQ_ERQ7_SHIFT, SHIFT(7)},
	{DMA_ERQ_ERQ8_MASK, MASK(8,1)},
	{DMA_ERQ_ERQ8_SHIFT, SHIFT(8)},
	{DMA_ERQ_ERQ9_MASK, MASK(9,1)},
	{DMA_ERQ_ERQ9_SHIFT, SHIFT(9)},
	{DMA_ERQ_ERQ10_MASK, MASK(10,1)},
	{DMA_ERQ_ERQ10_SHIFT, SHIFT(10)},
	{DMA_ERQ_ERQ11_MASK, MASK(11,1)},
	{DMA_ERQ_ERQ11_SHIFT, SHIFT(11)},
	{DMA_ERQ_ERQ12_MASK, MASK(12,1)},
	{DMA_ERQ_ERQ12_SHIFT, SHIFT(12)},
	{DMA_ERQ_ERQ13_MASK, MASK(13,1)},
	{DMA_ERQ_ERQ13_SHIFT, SHIFT(13)},
	{DMA_ERQ_ERQ14_MASK, MASK(14,1)},
	{DMA_ERQ_ERQ14_SHIFT, SHIFT(14)},
	{DMA_ERQ_ERQ15_MASK, MASK(15,1)},
	{DMA_ERQ_ERQ15_SHIFT, SHIFT(15)},
	{DMA_EEI_EEI0_MASK, MASK(0,1)},
	{DMA_EEI_EEI0_SHIFT, SHIFT(0)},
	{DMA_EEI_EEI1_MASK, MASK(1,1)},
	{DMA_EEI_EEI1_SHIFT, SHIFT(1)},
	{DMA_EEI_EEI2_MASK, MASK(2,1)},
	{DMA_EEI_EEI2_SHIFT, SHIFT(2)},
	{DMA_EEI_EEI3_MASK, MASK(3,1)},
	{DMA_EEI_EEI3_SHIFT, SHIFT(3)},
	{DMA_EEI_EEI4_MASK, MASK(4,1)},
	{DMA_EEI_EEI4_SHIFT, SHIFT(4)},
	{DMA_EEI_EEI5_MASK, MASK(5,1)},
	{DMA_EEI_EEI5_SHIFT, SHIFT(5)},
	{DMA_EEI_EEI6_MASK, MASK(6,1)},
	{DMA_EEI_EEI6_SHIFT, SHIFT(6)},
	{DMA_EEI_EEI7_MASK, MASK(7,1)},
	{DMA_EEI_EEI7_SHIFT, SHIFT(7)},
	{DMA_EEI_EEI8_MASK, MASK(8,1)},
	{DMA_EEI_EEI8_SHIFT, SHIFT(8)},
	{DMA_EEI_EEI9_MASK, MASK(9,1)},
	{DMA_EEI_EEI9_SHIFT, SHIFT(9)},
	{DMA_EEI_EEI10_MASK, MASK(10,1)},
	{DMA_EEI_EEI10_SHIFT, SHIFT(10)},
	{DMA_EEI_EEI11_MASK, MASK(11,1)},
	{DMA_EEI_EEI11_SHIFT, SHIFT(11)},
	{DMA_EEI_EEI12_MASK, MASK(12,1)},
	{DMA_EEI_EEI12_SHIFT, SHIFT(12)},
	{DMA_EEI_EEI13_MASK, MASK(13,1)},
	{DMA_EEI_EEI13_SHIFT, SHIFT(13)},
	{DMA_EEI_EEI14_MASK, MASK(14,1)},
	{DMA_EEI_EEI14_SHIFT, SHIFT(14)},
	{DMA_EEI_EEI15_MASK, MASK(15,1)},
	{DMA_EEI_EEI15_SHIFT, SHIFT(15)},
	{DMA_CEEI_CEEI_MASK, MASK(0,4)},
	{DMA_CEEI_CEEI_SHIFT, SHIFT(0)},
	{DMA_CEEI_CEEI(1), SHIFT_VALUE(0)}
,
	{DMA_CEEI_CAEE_MASK, MASK(6,1)},
	{DMA_CEEI_CAEE_SHIFT, SHIFT(6)},
	{DMA_CEEI_NOP_MASK, MASK(7,1)},
	{DMA_CEEI_NOP_SHIFT, SHIFT(7)},
	{DMA_SEEI_SEEI_MASK, MASK(0,4)},
	{DMA_SEEI_SEEI_SHIFT, SHIFT(0)},
	{DMA_SEEI_SEEI(1), SHIFT_VALUE(0)}
,
	{DMA_SEEI_SAEE_MASK, MASK(6,1)},
	{DMA_SEEI_SAEE_SHIFT, SHIFT(6)},
	{DMA_CERQ_CERQ_MASK, MASK(0,4)},
	{DMA_CERQ_CERQ_SHIFT, SHIFT(0)},
	{DMA_CERQ_CERQ(1), SHIFT_VALUE(0)}
,
	{DMA_CERQ_CAER_MASK, MASK(6,1)},
	{DMA_CERQ_CAER_SHIFT, SHIFT(6)},
	{DMA_SERQ_SERQ_MASK, MASK(0,4)},
	{DMA_SERQ_SERQ_SHIFT, SHIFT(0)},
	{DMA_SERQ_SERQ(1), SHIFT_VALUE(0)}
,
	{DMA_SERQ_SAER_MASK, MASK(6,1)},
	{DMA_SERQ_SAER_SHIFT, SHIFT(6)},
	{DMA_CDNE_CDNE_MASK, MASK(0,4)},
	{DMA_CDNE_CDNE_SHIFT, SHIFT(0)},
	{DMA_CDNE_CDNE(1), SHIFT_VALUE(0)}
,
	{DMA_CDNE_CADN_MASK, MASK(6,1)},
	{DMA_CDNE_CADN_SHIFT, SHIFT(6)},
	{DMA_SSRT_SSRT_MASK, MASK(0,4)},
	{DMA_SSRT_SSRT_SHIFT, SHIFT(0)},
	{DMA_SSRT_SSRT(1), SHIFT_VALUE(0)}
,
	{DMA_SSRT_SAST_MASK, MASK(6,1)},
	{DMA_SSRT_SAST_SHIFT, SHIFT(6)},
	{DMA_CERR_CERR_MASK, MASK(0,4)},
	{DMA_CERR_CERR_SHIFT, SHIFT(0)},
	{DMA_CERR_CERR(1), SHIFT_VALUE(0)}
,
	{DMA_CERR_CAEI_MASK, MASK(6,1)},
	{DMA_CERR_CAEI_SHIFT, SHIFT(6)},
	{DMA_CINT_CINT_MASK, MASK(0,4)},
	{DMA_CINT_CINT_SHIFT, SHIFT(0)},
	{DMA_CINT_CINT(1), SHIFT_VALUE(0)}
,
	{DMA_CINT_CAIR_MASK, MASK(6,1)},
	{DMA_CINT_CAIR_SHIFT, SHIFT(6)},
	{DMA_INT_INT0_MASK, MASK(0,1)},
	{DMA_INT_INT0_SHIFT, SHIFT(0)},
	{DMA_INT_INT1_MASK, MASK(1,1)},
	{DMA_INT_INT1_SHIFT, SHIFT(1)},
	{DMA_INT_INT2_MASK, MASK(2,1)},
	{DMA_INT_INT2_SHIFT, SHIFT(2)},
	{DMA_INT_INT3_MASK, MASK(3,1)},
	{DMA_INT_INT3_SHIFT, SHIFT(3)},
	{DMA_INT_INT4_MASK, MASK(4,1)},
	{DMA_INT_INT4_SHIFT, SHIFT(4)},
	{DMA_INT_INT5_MASK, MASK(5,1)},
	{DMA_INT_INT5_SHIFT, SHIFT(5)},
	{DMA_INT_INT6_MASK, MASK(6,1)},
	{DMA_INT_INT6_SHIFT, SHIFT(6)},
	{DMA_INT_INT7_MASK, MASK(7,1)},
	{DMA_INT_INT7_SHIFT, SHIFT(7)},
	{DMA_INT_INT8_MASK, MASK(8,1)},
	{DMA_INT_INT8_SHIFT, SHIFT(8)},
	{DMA_INT_INT9_MASK, MASK(9,1)},
	{DMA_INT_INT9_SHIFT, SHIFT(9)},
	{DMA_INT_INT10_MASK, MASK(10,1)},
	{DMA_INT_INT10_SHIFT, SHIFT(10)},
	{DMA_INT_INT11_MASK, MASK(11,1)},
	{DMA_INT_INT11_SHIFT, SHIFT(11)},
	{DMA_INT_INT12_MASK, MASK(12,1)},
	{DMA_INT_INT12_SHIFT, SHIFT(12)},
	{DMA_INT_INT13_MASK, MASK(13,1)},
	{DMA_INT_INT13_SHIFT, SHIFT(13)},
	{DMA_INT_INT14_MASK, MASK(14,1)},
	{DMA_INT_INT14_SHIFT, SHIFT(14)},
	{DMA_INT_INT15_MASK, MASK(15,1)},
	{DMA_INT_INT15_SHIFT, SHIFT(15)},
	{DMA_ERR_ERR0_MASK, MASK(0,1)},
	{DMA_ERR_ERR0_SHIFT, SHIFT(0)},
	{DMA_ERR_ERR1_MASK, MASK(1,1)},
	{DMA_ERR_ERR1_SHIFT, SHIFT(1)},
	{DMA_ERR_ERR2_MASK, MASK(2,1)},
	{DMA_ERR_ERR2_SHIFT, SHIFT(2)},
	{DMA_ERR_ERR3_MASK, MASK(3,1)},
	{DMA_ERR_ERR3_SHIFT, SHIFT(3)},
	{DMA_ERR_ERR4_MASK, MASK(4,1)},
	{DMA_ERR_ERR4_SHIFT, SHIFT(4)},
	{DMA_ERR_ERR5_MASK, MASK(5,1)},
	{DMA_ERR_ERR5_SHIFT, SHIFT(5)},
	{DMA_ERR_ERR6_MASK, MASK(6,1)},
	{DMA_ERR_ERR6_SHIFT, SHIFT(6)},
	{DMA_ERR_ERR7_MASK, MASK(7,1)},
	{DMA_ERR_ERR7_SHIFT, SHIFT(7)},
	{DMA_ERR_ERR8_MASK, MASK(8,1)},
	{DMA_ERR_ERR8_SHIFT, SHIFT(8)},
	{DMA_ERR_ERR9_MASK, MASK(9,1)},
	{DMA_ERR_ERR9_SHIFT, SHIFT(9)},
	{DMA_ERR_ERR10_MASK, MASK(10,1)},
	{DMA_ERR_ERR10_SHIFT, SHIFT(10)},
	{DMA_ERR_ERR11_MASK, MASK(11,1)},
	{DMA_ERR_ERR11_SHIFT, SHIFT(11)},
	{DMA_ERR_ERR12_MASK, MASK(12,1)},
	{DMA_ERR_ERR12_SHIFT, SHIFT(12)},
	{DMA_ERR_ERR13_MASK, MASK(13,1)},
	{DMA_ERR_ERR13_SHIFT, SHIFT(13)},
	{DMA_ERR_ERR14_MASK, MASK(14,1)},
	{DMA_ERR_ERR14_SHIFT, SHIFT(14)},
	{DMA_ERR_ERR15_MASK, MASK(15,1)},
	{DMA_ERR_ERR15_SHIFT, SHIFT(15)},
	{DMA_HRS_HRS0_MASK, MASK(0,1)},
	{DMA_HRS_HRS0_SHIFT, SHIFT(0)},
	{DMA_HRS_HRS1_MASK, MASK(1,1)},
	{DMA_HRS_HRS1_SHIFT, SHIFT(1)},
	{DMA_HRS_HRS2_MASK, MASK(2,1)},
	{DMA_HRS_HRS2_SHIFT, SHIFT(2)},
	{DMA_HRS_HRS3_MASK, MASK(3,1)},
	{DMA_HRS_HRS3_SHIFT, SHIFT(3)},
	{DMA_HRS_HRS4_MASK, MASK(4,1)},
	{DMA_HRS_HRS4_SHIFT, SHIFT(4)},
	{DMA_HRS_HRS5_MASK, MASK(5,1)},
	{DMA_HRS_HRS5_SHIFT, SHIFT(5)},
	{DMA_HRS_HRS6_MASK, MASK(6,1)},
	{DMA_HRS_HRS6_SHIFT, SHIFT(6)},
	{DMA_HRS_HRS7_MASK, MASK(7,1)},
	{DMA_HRS_HRS7_SHIFT, SHIFT(7)},
	{DMA_HRS_HRS8_MASK, MASK(8,1)},
	{DMA_HRS_HRS8_SHIFT, SHIFT(8)},
	{DMA_HRS_HRS9_MASK, MASK(9,1)},
	{DMA_HRS_HRS9_SHIFT, SHIFT(9)},
	{DMA_HRS_HRS10_MASK, MASK(10,1)},
	{DMA_HRS_HRS10_SHIFT, SHIFT(10)},
	{DMA_HRS_HRS11_MASK, MASK(11,1)},
	{DMA_HRS_HRS11_SHIFT, SHIFT(11)},
	{DMA_HRS_HRS12_MASK, MASK(12,1)},
	{DMA_HRS_HRS12_SHIFT, SHIFT(12)},
	{DMA_HRS_HRS13_MASK, MASK(13,1)},
	{DMA_HRS_HRS13_SHIFT, SHIFT(13)},
	{DMA_HRS_HRS14_MASK, MASK(14,1)},
	{DMA_HRS_HRS14_SHIFT, SHIFT(14)},
	{DMA_HRS_HRS15_MASK, MASK(15,1)},
	{DMA_HRS_HRS15_SHIFT, SHIFT(15)},
	{DMA_DCHPRI3_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI3_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI3_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI2_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI2_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI2_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI1_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI1_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI1_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI0_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI0_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI0_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI7_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI7_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI7_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI6_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI6_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI6_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI5_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI5_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI5_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI4_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI4_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI4_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI11_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI11_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI11_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI10_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI10_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI10_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI9_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI9_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI9_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI8_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI8_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI8_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI15_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI15_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI15_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI14_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI14_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI14_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI13_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI13_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI13_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI12_CHPRI_MASK, MASK(0,4)},
	{DMA_DCHPRI12_CHPRI_SHIFT, SHIFT(0)},
	{DMA_DCHPRI12_CHPRI(1), SHIFT_VALUE(0)}
,
	{DMA_DCHPRI3_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI3_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI2_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI2_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI1_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI1_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI0_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI0_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI7_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI7_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI6_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI6_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI5_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI5_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI4_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI4_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI11_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI11_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI10_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI10_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI9_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI9_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI8_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI8_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI15_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI15_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI14_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI14_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI13_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI13_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI12_DPA_MASK, MASK(6,1)},
	{DMA_DCHPRI12_DPA_SHIFT, SHIFT(6)},
	{DMA_DCHPRI3_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI3_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI2_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI2_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI1_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI1_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI0_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI0_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI7_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI7_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI6_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI6_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI5_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI5_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI4_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI4_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI11_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI11_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI10_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI10_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI9_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI9_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI8_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI8_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI15_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI15_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI14_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI14_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI13_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI13_ECP_SHIFT, SHIFT(7)},
	{DMA_DCHPRI12_ECP_MASK, MASK(7,1)},
	{DMA_DCHPRI12_ECP_SHIFT, SHIFT(7)},
	{DMA_SADDR_SADDR_MASK, MASK(0,32)},
	{DMA_SADDR_SADDR_SHIFT, SHIFT(0)},
	{DMA_SADDR_SADDR(1), SHIFT_VALUE(0)}
,
	{DMA_SOFF_SOFF_MASK, MASK(0,16)},
	{DMA_SOFF_SOFF_SHIFT, SHIFT(0)},
	{DMA_SOFF_SOFF(1), SHIFT_VALUE(0)}
,
	{DMA_ATTR_DSIZE_MASK, MASK(0,3)},
	{DMA_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{DMA_ATTR_DSIZE(1), SHIFT_VALUE(0)}
,
	{DMA_ATTR_DMOD_MASK, MASK(3,5)},
	{DMA_ATTR_DMOD_SHIFT, SHIFT(3)},
	{DMA_ATTR_DMOD(1), SHIFT_VALUE(3)}
,
	{DMA_ATTR_SSIZE_MASK, MASK(8,3)},
	{DMA_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{DMA_ATTR_SSIZE(1), SHIFT_VALUE(8)}
,
	{DMA_ATTR_SMOD_MASK, MASK(11,5)},
	{DMA_ATTR_SMOD_SHIFT, SHIFT(11)},
	{DMA_ATTR_SMOD(1), SHIFT_VALUE(11)}
,
	{DMA_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{DMA_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{DMA_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{DMA_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{DMA_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)}
,
	{DMA_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{DMA_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{DMA_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{DMA_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{DMA_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{DMA_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{DMA_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{DMA_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)}
,
	{DMA_SLAST_SLAST_MASK, MASK(0,32)},
	{DMA_SLAST_SLAST_SHIFT, SHIFT(0)},
	{DMA_SLAST_SLAST(1), SHIFT_VALUE(0)}
,
	{DMA_DADDR_DADDR_MASK, MASK(0,32)},
	{DMA_DADDR_DADDR_SHIFT, SHIFT(0)},
	{DMA_DADDR_DADDR(1), SHIFT_VALUE(0)}
,
	{DMA_DOFF_DOFF_MASK, MASK(0,16)},
	{DMA_DOFF_DOFF_SHIFT, SHIFT(0)},
	{DMA_DOFF_DOFF(1), SHIFT_VALUE(0)}
,
	{DMA_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{DMA_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{DMA_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{DMA_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{DMA_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)}
,
	{DMA_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{DMA_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{DMA_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)}
,
	{DMA_DLAST_SGA_DLASTSGA_MASK, MASK(0,32)},
	{DMA_DLAST_SGA_DLASTSGA_SHIFT, SHIFT(0)},
	{DMA_DLAST_SGA_DLASTSGA(1), SHIFT_VALUE(0)}
,
	{DMA_CSR_START_MASK, MASK(0,1)},
	{DMA_CSR_START_SHIFT, SHIFT(0)},
	{DMA_CSR_INTMAJOR_MASK, MASK(1,1)},
	{DMA_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{DMA_CSR_INTHALF_MASK, MASK(2,1)},
	{DMA_CSR_INTHALF_SHIFT, SHIFT(2)},
	{DMA_CSR_DREQ_MASK, MASK(3,1)},
	{DMA_CSR_DREQ_SHIFT, SHIFT(3)},
	{DMA_CSR_ESG_MASK, MASK(4,1)},
	{DMA_CSR_ESG_SHIFT, SHIFT(4)},
	{DMA_CSR_MAJORELINK_MASK, MASK(5,1)},
	{DMA_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{DMA_CSR_ACTIVE_MASK, MASK(6,1)},
	{DMA_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{DMA_CSR_DONE_MASK, MASK(7,1)},
	{DMA_CSR_DONE_SHIFT, SHIFT(7)},
	{DMA_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{DMA_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{DMA_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)}
,
	{DMA_CSR_BWC_MASK, MASK(14,2)},
	{DMA_CSR_BWC_SHIFT, SHIFT(14)},
	{DMA_CSR_BWC(1), SHIFT_VALUE(14)}
,
	{DMA_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{DMA_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{DMA_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)}
,
	{DMA_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{DMA_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{DMA_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{DMA_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{DMA_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)}

};