<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>OSPI Enumerated Data Types</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">OSPI Enumerated Data Types<div class="ingroups"><a class="el" href="group___c_s_l___o_s_p_i___a_p_i.html">Octal SPI (OSPI) API</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI clock mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2029e63fb151cc24aa2d17ea2ec4ceaa"></a>This enumerator defines the four possible clock modes, dach mode has different values of clock phase(CKPH) and clock polarity(CKP)</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiClkMode"></a></p>
<hr/>
 </td></tr>
<tr class="memitem:ga46d3542d1025d80e47360ebb936a4faf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46d3542d1025d80e47360ebb936a4faf"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_OspiClkMode</b></td></tr>
<tr class="separator:ga46d3542d1025d80e47360ebb936a4faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f80ed036ec00222b1a66d6554c7fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gad3f80ed036ec00222b1a66d6554c7fe0">CSL_OSPI_CLK_MODE_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad3f80ed036ec00222b1a66d6554c7fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0877b2f627352ee4701fdd0be673bd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga0877b2f627352ee4701fdd0be673bd41">CSL_OSPI_CLK_MODE_1</a></td></tr>
<tr class="separator:ga0877b2f627352ee4701fdd0be673bd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f8a216a155ec1237f04c14d8ce6686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gaa8f8a216a155ec1237f04c14d8ce6686">CSL_OSPI_CLK_MODE_2</a></td></tr>
<tr class="separator:gaa8f8a216a155ec1237f04c14d8ce6686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9195d03b30123f6497bb53f876452e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gac9195d03b30123f6497bb53f876452e0">CSL_OSPI_CLK_MODE_3</a></td></tr>
<tr class="separator:gac9195d03b30123f6497bb53f876452e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI chip select</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2b2fc3aa5982cfae5915a745c620f24b"></a>This enumerator defines the chip selects available to OSPI. OSPI module have four chip selects to connect to four external devices.</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiChipSelect"></a></p>
<hr/>
 </td></tr>
<tr class="memitem:ga100521507bf2c06685fbee775c5a367f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga100521507bf2c06685fbee775c5a367f"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_OspiChipSelect</b></td></tr>
<tr class="separator:ga100521507bf2c06685fbee775c5a367f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed28fc0e6fbc6b5e9ab327961caac44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga9ed28fc0e6fbc6b5e9ab327961caac44">CSL_OSPI_CS0</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:ga9ed28fc0e6fbc6b5e9ab327961caac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae356d6641e7df91df206c665d42fe53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gae356d6641e7df91df206c665d42fe53e">CSL_OSPI_CS1</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gae356d6641e7df91df206c665d42fe53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7476c7fcfde775a82a431b180e02b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gaf7476c7fcfde775a82a431b180e02b7e">CSL_OSPI_CS2</a>&#160;&#160;&#160;((uint32_t) 2U)</td></tr>
<tr class="separator:gaf7476c7fcfde775a82a431b180e02b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace076a4600da51362a1ce9e5d66b9125"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace076a4600da51362a1ce9e5d66b9125"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_OSPI_CS3</b>&#160;&#160;&#160;((uint32_t) 3U)</td></tr>
<tr class="separator:gace076a4600da51362a1ce9e5d66b9125"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI decoder select</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa4fe52bf5c6fd88b8bec059c5d667e0c"></a>This enumerator defines the decoder select.</p>
<p>Chip select 3 ------------------------------------------------------------------------&mdash; <a class="anchor" id="CSL_OspiDecSelect"></a></p>
<hr/>
 </td></tr>
<tr class="memitem:ga8aae43d14078ca36ea23878dfcb2318b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8aae43d14078ca36ea23878dfcb2318b"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_OspiDecSelect</b></td></tr>
<tr class="separator:ga8aae43d14078ca36ea23878dfcb2318b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7fd7b2bd234ff2ceda0f400913a369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga1a7fd7b2bd234ff2ceda0f400913a369">CSL_OSPI_DECODER_SELECT4</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:ga1a7fd7b2bd234ff2ceda0f400913a369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae720baefa669a0fbdfc1e0cbbd2a65df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gae720baefa669a0fbdfc1e0cbbd2a65df">CSL_OSPI_DECODER_SELECT16</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gae720baefa669a0fbdfc1e0cbbd2a65df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI num of addr bytes in memory mapped mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpce3db5b2923aefc036edfeb676344597"></a>This enumerator defines the number of Address bytes to be sent before transfer in memory mapped mode for each chip select</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiMemMapNumAddrBytes"></a></p>
<hr/>
 </td></tr>
<tr class="memitem:gaaf8663e5098471dce2fc8083a32737f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf8663e5098471dce2fc8083a32737f9"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_OspiMemMapNumAddrBytes</b></td></tr>
<tr class="separator:gaaf8663e5098471dce2fc8083a32737f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaec8a012a63eadffe68113fd23518d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gafaec8a012a63eadffe68113fd23518d5">CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_1</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:gafaec8a012a63eadffe68113fd23518d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16b5a4ea0871a7df8186afebf2810da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gab16b5a4ea0871a7df8186afebf2810da">CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_2</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:gab16b5a4ea0871a7df8186afebf2810da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33af6ebc98b08cb127d238e52bd57ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gaa33af6ebc98b08cb127d238e52bd57ce">CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_3</a>&#160;&#160;&#160;((uint32_t) 2U)</td></tr>
<tr class="separator:gaa33af6ebc98b08cb127d238e52bd57ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac094bb1a84fdda46165e4036ef1fefe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gac094bb1a84fdda46165e4036ef1fefe7">CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_4</a>&#160;&#160;&#160;((uint32_t) 3U)</td></tr>
<tr class="separator:gac094bb1a84fdda46165e4036ef1fefe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI write completion auto polling state</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5be3fc6443c029ddb8091bc83d909948"></a>This enumerator defines the write completion auto polling control states</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiWriteCompAutoPolling"></a></p>
<hr/>
 </td></tr>
<tr class="memitem:ga027b73bb3c0e5dc0823603e01e99fd45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga027b73bb3c0e5dc0823603e01e99fd45"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_OspiWriteCompAutoPolling</b></td></tr>
<tr class="separator:ga027b73bb3c0e5dc0823603e01e99fd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be1e5902fe4ccb38e70de36e3c777b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga5be1e5902fe4ccb38e70de36e3c777b0">CSL_OSPI_WRITE_COMP_AUTO_POLLING_ENABLE</a>&#160;&#160;&#160;((uint32_t) 0U)</td></tr>
<tr class="separator:ga5be1e5902fe4ccb38e70de36e3c777b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532bd9dbdf3de6643995dba6e2ddc904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga532bd9dbdf3de6643995dba6e2ddc904">CSL_OSPI_WRITE_COMP_AUTO_POLLING_DISABLE</a>&#160;&#160;&#160;((uint32_t) 1U)</td></tr>
<tr class="separator:ga532bd9dbdf3de6643995dba6e2ddc904"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
OSPI interrupt mask flags</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp92ec5ae550c63fbe2de2d9b2ee32c980"></a>This enumerator defines the flags of interrupt for OSPI module</p>
<hr/>
<p> <a class="anchor" id="CSL_OspiIntrMask"></a></p>
<hr/>
 </td></tr>
<tr class="memitem:ga380a2c2b968a29b8831ddb76c431336a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga380a2c2b968a29b8831ddb76c431336a"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSL_OspiIntrMask</b></td></tr>
<tr class="separator:ga380a2c2b968a29b8831ddb76c431336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017db452895cb06c40be60c2d9f7eafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga017db452895cb06c40be60c2d9f7eafc">CSL_OSPI_INTR_MASK_MODE_M_FAIL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_MODE_M_FAIL_FLD_MASK)</td></tr>
<tr class="separator:ga017db452895cb06c40be60c2d9f7eafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55cf2ad51efb0b98530f7d9fef456a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga55cf2ad51efb0b98530f7d9fef456a2a">CSL_OSPI_INTR_MASK_UNDERFLOW_DET</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_UNDERFLOW_DET_FLD_MASK)</td></tr>
<tr class="separator:ga55cf2ad51efb0b98530f7d9fef456a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb537bf225960365cca7163f8e7d36c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gaeb537bf225960365cca7163f8e7d36c5">CSL_OSPI_INTR_MASK_IND_OP_DONE</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDIRECT_OP_DONE_FLD_MASK)</td></tr>
<tr class="separator:gaeb537bf225960365cca7163f8e7d36c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0243ccbb02c856afc8b8e6bd1f4517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gacd0243ccbb02c856afc8b8e6bd1f4517">CSL_OSPI_INTR_MASK_IND_RD_REJECT</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDIRECT_READ_REJECT_FLD_MASK)</td></tr>
<tr class="separator:gacd0243ccbb02c856afc8b8e6bd1f4517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb4c3f7b47332036123d64cbd862415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga0cb4c3f7b47332036123d64cbd862415">CSL_OSPI_INTR_MASK_PROT_WR_ATTEMPT</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_PROT_WR_ATTEMPT_FLD_MASK)</td></tr>
<tr class="separator:ga0cb4c3f7b47332036123d64cbd862415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga141ae3a864818a429beef5e4156d6d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga141ae3a864818a429beef5e4156d6d3d">CSL_OSPI_INTR_MASK_ILLEGAL_ACCESS_DET</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_ILLEGAL_ACCESS_DET_FLD_MASK)</td></tr>
<tr class="separator:ga141ae3a864818a429beef5e4156d6d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d4b87680f50f1f7ba02197978164ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga35d4b87680f50f1f7ba02197978164ba">CSL_OSPI_INTR_MASK_IND_XFER_LVL_BREACH</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDIRECT_XFER_LEVEL_BREACH_FLD_MASK)</td></tr>
<tr class="separator:ga35d4b87680f50f1f7ba02197978164ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea47cb2a608a69c56d127fdce38fe40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gabea47cb2a608a69c56d127fdce38fe40">CSL_OSPI_INTR_MASK_RECV_OVERFLOW_DET</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_RECV_OVERFLOW_FLD_MASK)</td></tr>
<tr class="separator:gabea47cb2a608a69c56d127fdce38fe40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4f6042a8cc52e67eebdfff8a2a3a49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gade4f6042a8cc52e67eebdfff8a2a3a49">CSL_OSPI_INTR_MASK_TX_FIFO_NOT_FULL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_TX_FIFO_NOT_FULL_FLD_MASK)</td></tr>
<tr class="separator:gade4f6042a8cc52e67eebdfff8a2a3a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86018282c3fcec5885f6754179a0bfab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga86018282c3fcec5885f6754179a0bfab">CSL_OSPI_INTR_MASK_TX_FIFO_FULL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_TX_FIFO_FULL_FLD_MASK)</td></tr>
<tr class="separator:ga86018282c3fcec5885f6754179a0bfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b179207afa9bfa23224bfda8caae17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga42b179207afa9bfa23224bfda8caae17">CSL_OSPI_INTR_MASK_RX_FIFO_NOT_EMPTY</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_RX_FIFO_NOT_EMPTY_FLD_MASK)</td></tr>
<tr class="separator:ga42b179207afa9bfa23224bfda8caae17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ae69db43aa0de63311bfde97ca8e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#gad3ae69db43aa0de63311bfde97ca8e95">CSL_OSPI_INTR_MASK_RX_FIFO_FULL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_RX_FIFO_FULL_FLD_MASK)</td></tr>
<tr class="separator:gad3ae69db43aa0de63311bfde97ca8e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ccf2e7812f45806cd9c7505f8e62425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga5ccf2e7812f45806cd9c7505f8e62425">CSL_OSPI_INTR_MASK_IND_RD_SRAM_FULL</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDRD_SRAM_FULL_FLD_MASK)</td></tr>
<tr class="separator:ga5ccf2e7812f45806cd9c7505f8e62425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e96464c4da15b64db0a372a562220c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga72e96464c4da15b64db0a372a562220c">CSL_OSPI_INTR_MASK_POLL_EXP_INT</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_POLL_EXP_INT_FLD_MASK)</td></tr>
<tr class="separator:ga72e96464c4da15b64db0a372a562220c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55baffbabe57e4ada1c4a51014b36067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___o_s_p_i___e_n_u_m.html#ga55baffbabe57e4ada1c4a51014b36067">CSL_OSPI_INTR_MASK_IRQ_STAT_RESV</a>&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_IRQ_STAT_RESV_FLD_MASK)</td></tr>
<tr class="separator:ga55baffbabe57e4ada1c4a51014b36067"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gad3f80ed036ec00222b1a66d6554c7fe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_CLK_MODE_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode 0 - Clock polarity = 0, clock phase = 0 </p>

</div>
</div>
<a class="anchor" id="ga0877b2f627352ee4701fdd0be673bd41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_CLK_MODE_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(CSL_OSPI_FLASH_CFG_CONFIG_REG_SEL_CLK_PHASE_FLD_MASK | \</div>
<div class="line">                               0U)</div>
</div><!-- fragment --><p>Mode 1 - clock polarity = 0, clock phase = 1 </p>

</div>
</div>
<a class="anchor" id="gaa8f8a216a155ec1237f04c14d8ce6686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_CLK_MODE_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(0U | \</div>
<div class="line">                               CSL_OSPI_FLASH_CFG_CONFIG_REG_SEL_CLK_POL_FLD_MASK)</div>
</div><!-- fragment --><p>Mode 2 - clock polarity = 1, clock phase = 0 </p>

</div>
</div>
<a class="anchor" id="gac9195d03b30123f6497bb53f876452e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_CLK_MODE_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(CSL_OSPI_FLASH_CFG_CONFIG_REG_SEL_CLK_PHASE_FLD_MASK | \</div>
<div class="line">                               CSL_OSPI_FLASH_CFG_CONFIG_REG_SEL_CLK_POL_FLD_MASK)</div>
</div><!-- fragment --><p>Mode 3 - clock polarity = 1, clock phase = 1 </p>

</div>
</div>
<a class="anchor" id="ga9ed28fc0e6fbc6b5e9ab327961caac44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_CS0&#160;&#160;&#160;((uint32_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select 0 </p>

</div>
</div>
<a class="anchor" id="gae356d6641e7df91df206c665d42fe53e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_CS1&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select 1 </p>

</div>
</div>
<a class="anchor" id="gaf7476c7fcfde775a82a431b180e02b7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_CS2&#160;&#160;&#160;((uint32_t) 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Chip select 2 </p>

</div>
</div>
<a class="anchor" id="gae720baefa669a0fbdfc1e0cbbd2a65df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_DECODER_SELECT16&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>allow external 4 - 16 decode </p>

</div>
</div>
<a class="anchor" id="ga1a7fd7b2bd234ff2ceda0f400913a369"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_DECODER_SELECT4&#160;&#160;&#160;((uint32_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>1 of 4 decode </p>

</div>
</div>
<a class="anchor" id="ga141ae3a864818a429beef5e4156d6d3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_ILLEGAL_ACCESS_DET&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_ILLEGAL_ACCESS_DET_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for illegal AHB access detected interrupt </p>

</div>
</div>
<a class="anchor" id="gaeb537bf225960365cca7163f8e7d36c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_IND_OP_DONE&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDIRECT_OP_DONE_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for complete last triggered indirect operation interrupt </p>

</div>
</div>
<a class="anchor" id="gacd0243ccbb02c856afc8b8e6bd1f4517"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_IND_RD_REJECT&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDIRECT_READ_REJECT_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for indirect op request rejected interrupt </p>

</div>
</div>
<a class="anchor" id="ga5ccf2e7812f45806cd9c7505f8e62425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_IND_RD_SRAM_FULL&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDRD_SRAM_FULL_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for indirect read partion of sram full interrupt </p>

</div>
</div>
<a class="anchor" id="ga35d4b87680f50f1f7ba02197978164ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_IND_XFER_LVL_BREACH&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_INDIRECT_XFER_LEVEL_BREACH_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for indirect transfer watermark level breached interrupt </p>

</div>
</div>
<a class="anchor" id="ga55baffbabe57e4ada1c4a51014b36067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_IRQ_STAT_RESV&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_IRQ_STAT_RESV_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for reserved interrupts </p>

</div>
</div>
<a class="anchor" id="ga017db452895cb06c40be60c2d9f7eafc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_MODE_M_FAIL&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_MODE_M_FAIL_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for mode fail interrupt </p>

</div>
</div>
<a class="anchor" id="ga72e96464c4da15b64db0a372a562220c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_POLL_EXP_INT&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_POLL_EXP_INT_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for max num of programmed polls cycles expired interrupt </p>

</div>
</div>
<a class="anchor" id="ga0cb4c3f7b47332036123d64cbd862415"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_PROT_WR_ATTEMPT&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_PROT_WR_ATTEMPT_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for write to protected area rejected interrupt </p>

</div>
</div>
<a class="anchor" id="gabea47cb2a608a69c56d127fdce38fe40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_RECV_OVERFLOW_DET&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_RECV_OVERFLOW_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for receive overflow interrupt </p>

</div>
</div>
<a class="anchor" id="gad3ae69db43aa0de63311bfde97ca8e95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_RX_FIFO_FULL&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_RX_FIFO_FULL_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for small RX FIFO full interrupt </p>

</div>
</div>
<a class="anchor" id="ga42b179207afa9bfa23224bfda8caae17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_RX_FIFO_NOT_EMPTY&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_RX_FIFO_NOT_EMPTY_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for small RX FIFO not empty interrupt </p>

</div>
</div>
<a class="anchor" id="ga86018282c3fcec5885f6754179a0bfab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_TX_FIFO_FULL&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_TX_FIFO_FULL_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for small TX FIFO full interrupt </p>

</div>
</div>
<a class="anchor" id="gade4f6042a8cc52e67eebdfff8a2a3a49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_TX_FIFO_NOT_FULL&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_TX_FIFO_NOT_FULL_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for small TX FIFO not full interrupt </p>

</div>
</div>
<a class="anchor" id="ga55cf2ad51efb0b98530f7d9fef456a2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_INTR_MASK_UNDERFLOW_DET&#160;&#160;&#160;(CSL_OSPI_FLASH_CFG_IRQ_STATUS_REG_UNDERFLOW_DET_FLD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask for underflow detected interrupt </p>

</div>
</div>
<a class="anchor" id="gafaec8a012a63eadffe68113fd23518d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_1&#160;&#160;&#160;((uint32_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>One address byte for Chip Select N </p>

</div>
</div>
<a class="anchor" id="gab16b5a4ea0871a7df8186afebf2810da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_2&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Two address bytes for chip select N </p>

</div>
</div>
<a class="anchor" id="gaa33af6ebc98b08cb127d238e52bd57ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_3&#160;&#160;&#160;((uint32_t) 2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Three address bytes for chip select N </p>

</div>
</div>
<a class="anchor" id="gac094bb1a84fdda46165e4036ef1fefe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_MEM_MAP_NUM_ADDR_BYTES_4&#160;&#160;&#160;((uint32_t) 3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Four address bytes for Chip select N </p>

</div>
</div>
<a class="anchor" id="ga532bd9dbdf3de6643995dba6e2ddc904"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_WRITE_COMP_AUTO_POLLING_DISABLE&#160;&#160;&#160;((uint32_t) 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write completion auto polling state disable </p>

</div>
</div>
<a class="anchor" id="ga5be1e5902fe4ccb38e70de36e3c777b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSL_OSPI_WRITE_COMP_AUTO_POLLING_ENABLE&#160;&#160;&#160;((uint32_t) 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write completion auto polling state enable </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
