{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.953666",
   "Default View_TopLeft":"74,-129",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_UART_RXD_0 -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_UART_TXD_0 -pg 1 -lvl 6 -x 1650 -y -20 -defaultsOSRD
preplace port port-id_clk_in1_0 -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_ext_reset_in_0 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace inst UART_0 -pg 1 -lvl 2 -x 560 -y 130 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 210 -y 230 -defaultsOSRD
preplace inst to_ram_0 -pg 1 -lvl 3 -x 890 -y 150 -defaultsOSRD
preplace inst RAM64_0 -pg 1 -lvl 4 -x 1230 -y 140 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1540 -y 140 -defaultsOSRD
preplace netloc UART_0_UART_TXD 1 2 4 730J -20 NJ -20 N -20 N
preplace netloc UART_RXD_0_1 1 0 2 NJ 130 NJ
preplace netloc clk_wiz_1_clk_out1 1 0 5 40 120 400 240 750 240 1060 260 1390
preplace netloc ext_reset_in_0_1 1 0 1 N 210
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 1 410 110n
preplace netloc UART_0_DOUT 1 2 1 740 120n
preplace netloc UART_0_DOUT_VLD 1 2 3 730 300 N 300 1430
preplace netloc to_ram_0_o_wr_addr 1 3 2 1040 280 1410
preplace netloc to_ram_0_o_wr_dv 1 3 2 1050 290 1440
preplace netloc to_ram_0_o_wr_data 1 3 2 1070 270 1420
preplace netloc o_Rd_Data 1 4 1 1400 110n
levelinfo -pg 1 0 210 560 890 1230 1540 1650
pagesize -pg 1 -db -bbox -sgen -170 -280 2070 410
"
}
{
   "da_board_cnt":"1",
   "da_clkrst_cnt":"13"
}
