 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 14:48:29 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: operand_a[16]
              (input port clocked by clk)
  Endpoint: product[41]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mitchell_multiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  operand_a[16] (in)                       0.00       0.00 f
  U883/ZN (OR2_X1)                         0.06       0.06 f
  U1018/ZN (NOR2_X1)                       0.04       0.10 r
  U1019/ZN (NAND2_X1)                      0.04       0.14 f
  U922/ZN (INV_X1)                         0.06       0.20 r
  U1049/ZN (NAND3_X1)                      0.04       0.24 f
  U1050/ZN (AND2_X1)                       0.05       0.29 f
  U600/ZN (NAND4_X2)                       0.06       0.34 r
  U764/ZN (INV_X1)                         0.04       0.38 f
  U776/ZN (OR2_X2)                         0.08       0.46 f
  U1211/ZN (NOR2_X1)                       0.06       0.52 r
  U1212/ZN (NOR4_X1)                       0.03       0.54 f
  U1213/Z (MUX2_X1)                        0.08       0.63 f
  U1346/ZN (OAI21_X1)                      0.08       0.70 r
  U1358/ZN (NAND2_X1)                      0.04       0.74 f
  U1405/ZN (OAI21_X1)                      0.08       0.82 r
  U1453/ZN (AOI21_X1)                      0.04       0.86 f
  U1454/ZN (OAI21_X1)                      0.04       0.91 r
  U729/ZN (AOI21_X1)                       0.04       0.95 f
  U1566/ZN (OAI21_X1)                      0.05       1.00 r
  U1569/ZN (XNOR2_X1)                      0.07       1.08 r
  U720/ZN (NAND2_X1)                       0.04       1.12 f
  U719/ZN (NAND3_X1)                       0.04       1.15 r
  U1799/ZN (AND2_X1)                       0.05       1.20 r
  U1800/ZN (NAND2_X1)                      0.03       1.23 f
  U893/ZN (AND3_X1)                        0.04       1.27 f
  U953/ZN (OR2_X1)                         0.05       1.33 f
  U1810/ZN (OAI21_X1)                      0.03       1.36 r
  product[41] (out)                        0.00       1.36 r
  data arrival time                                   1.36

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.36
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.36


1
