
synpwrap -msg -prj "Proyecto2doParcial_impl1_synplify.tcl" -log "Proyecto2doParcial_impl1.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.0.111.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Proyecto2doParcial_impl1.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Mon Oct 29 23:12:21 2018

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":7:7:7:9|Top entity is set to ALU.
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd changed - recompiling
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":7:7:7:9|Synthesizing work.alu.behavioral.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":65:10:65:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":72:30:72:34|Referenced variable disp4 is not in sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":71:30:71:34|Referenced variable disp3 is not in sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":70:30:70:34|Referenced variable disp2 is not in sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":69:30:69:34|Referenced variable disp1 is not in sensitivity list.
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":89:13:89:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":101:15:101:15|Referenced variable a is not in sensitivity list.
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":110:14:110:20|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":122:12:122:19|Referenced variable cociente is not in sensitivity list.
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":146:10:146:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":148:4:148:6|Referenced variable sel is not in sensitivity list.
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":166:10:166:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":168:4:168:6|Referenced variable sel is not in sensitivity list.
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":186:10:186:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":188:4:188:6|Referenced variable sel is not in sensitivity list.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":25:28:25:32|Signal disp4 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.alu.behavioral
@W: CL252 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":25:28:25:32|Bit 0 of signal disp4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":25:28:25:32|Bit 1 of signal disp4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":25:28:25:32|Bit 2 of signal disp4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":25:28:25:32|Bit 3 of signal disp4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":25:28:25:32|Bit 4 of signal disp4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":25:28:25:32|Bit 5 of signal disp4 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":25:28:25:32|Bit 6 of signal disp4 is floating -- simulation mismatch possible.
@W: CL169 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":26:43:26:52|Pruning unused register clk_low_3. Make sure that there are no unused intermediate registers.
@W: CL117 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":99:3:99:4|Latch generated from process for signal division(7 downto 0); possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":99:3:99:4|Feedback mux created for signal residuo[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\Proyecto2doParcial.vhd":99:3:99:4|Feedback mux created for signal cociente[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 29 23:12:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 29 23:12:22 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 29 23:12:22 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\synwork\Proyecto2doParcial_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 29 23:12:23 2018

###########################################################]
Pre-mapping Report

# Mon Oct 29 23:12:23 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[7] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[6] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[5] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[4] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[3] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[2] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[1] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Register residuo[0] with set has an initial value of 0. Ignoring initial value.  
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist ALU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                        Requested     Requested     Clock        Clock                   Clock
Level     Clock                        Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------
0 -       System                       1.0 MHz       1000.000      system       system_clkgroup         8    
                                                                                                             
0 -       ALU|clk_0_inferred_clock     2.1 MHz       480.769       inferred     Inferred_clkgroup_0     24   
=============================================================================================================

@W: MT531 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Found signal identified as System clock which controls 8 sequential elements including division[0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":54:2:54:3|Found inferred clock ALU|clk_0_inferred_clock which controls 24 sequential elements including m[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 29 23:12:24 2018

###########################################################]
Map & Optimize Report

# Mon Oct 29 23:12:24 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "00000000" on instance division[7:0].
@N: FX493 |Applying initial value "00000001" on instance m[7:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

@N: MO231 :"c:\users\asdf1\documents\digitaldesign\proyecto2doparcial\proyecto2doparcial.vhd":99:3:99:4|Found counter in view:work.ALU(behavioral) instance cociente[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 150MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 150MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 150MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 150MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 169MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   476.60ns		 144 /        24

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 169MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 169MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
10 gated/generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 instances converted, 48 sequential instances remain driven by gated/generated clocks

===================================================================================================== Gated/Generated Clocks =====================================================================================================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0                 OSCH                   32         m[0]                   Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       division_p\.un18_sel     ORCALUT4               8          division[0]            No clocks found on inputs                                                                                                     
@K:CKID0003       un2_sel_19_0_a7          ORCALUT4               1          residuo_7_.res_lat     No clocks found on inputs                                                                                                     
@K:CKID0004       un2_sel_17_0_a7          ORCALUT4               1          residuo_5_.res_lat     No clocks found on inputs                                                                                                     
@K:CKID0005       un2_sel_16_0_a7          ORCALUT4               1          residuo_2_.res_lat     No clocks found on inputs                                                                                                     
@K:CKID0006       un2_sel_15_0_a7          ORCALUT4               1          residuo_3_.res_lat     No clocks found on inputs                                                                                                     
@K:CKID0007       un2_sel_13_0_a7          ORCALUT4               1          residuo_1_.res_lat     No clocks found on inputs                                                                                                     
@K:CKID0008       un2_sel_12_0_a7          ORCALUT4               1          residuo_6_.res_lat     No clocks found on inputs                                                                                                     
@K:CKID0009       un2_sel_7_0_a7           ORCALUT4               1          residuo_0_.res_lat     No clocks found on inputs                                                                                                     
@K:CKID0010       un2_sel_5_0_a7           ORCALUT4               1          residuo_4_.res_lat     No clocks found on inputs                                                                                                     
==================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 169MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\synwork\Proyecto2doParcial_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Proyecto2doParcial\impl1\Proyecto2doParcial_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 172MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 172MB)

@W: MT420 |Found inferred clock ALU|clk_0_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:clk_0"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 29 23:12:27 2018
#


Top view:               ALU
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 473.856

                             Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock               Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------
ALU|clk_0_inferred_clock     2.1 MHz       144.7 MHz     480.769       6.913         473.856     inferred     Inferred_clkgroup_0
System                       1.0 MHz       320.0 MHz     1000.000      3.125         996.875     system       system_clkgroup    
=================================================================================================================================





Clock Relationships
*******************

Clocks                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                  Ending                    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                    System                    |  1000.000    996.875  |  No paths    -      |  No paths    -      |  No paths    -    
System                    ALU|clk_0_inferred_clock  |  480.769     473.856  |  No paths    -      |  No paths    -      |  No paths    -    
ALU|clk_0_inferred_clock  System                    |  480.769     477.645  |  No paths    -      |  No paths    -      |  No paths    -    
ALU|clk_0_inferred_clock  ALU|clk_0_inferred_clock  |  480.769     473.856  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ALU|clk_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                           Arrival            
Instance            Reference                    Type        Pin     Net               Time        Slack  
                    Clock                                                                                 
----------------------------------------------------------------------------------------------------------
residuo_0_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_0_.o1     1.044       473.856
residuo_0_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_0_.o2     1.044       473.856
residuo_1_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_1_.o1     0.972       474.071
residuo_1_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_1_.o2     0.972       474.071
residuo_2_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_2_.o1     0.972       474.071
residuo_2_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_2_.o2     0.972       474.071
residuo_3_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_3_.o1     0.972       474.214
residuo_3_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_3_.o2     0.972       474.214
residuo_4_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     Q       residuo_4_.o1     0.972       474.214
residuo_4_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     Q       residuo_4_.o2     0.972       474.214
==========================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                           Required            
Instance            Reference                    Type        Pin     Net               Time         Slack  
                    Clock                                                                                  
-----------------------------------------------------------------------------------------------------------
residuo_7_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_7_.fb     480.664      473.856
residuo_7_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_7_.fb     480.664      473.856
residuo_5_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_5_.fb     480.664      473.999
residuo_5_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_5_.fb     480.664      473.999
residuo_6_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_6_.fb     480.664      473.999
residuo_6_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_6_.fb     480.664      473.999
residuo_3_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_3_.fb     480.664      474.142
residuo_3_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_3_.fb     480.664      474.142
residuo_4_.II_0     ALU|clk_0_inferred_clock     FD1S3DX     D       residuo_4_.fb     480.664      474.142
residuo_4_.II_1     ALU|clk_0_inferred_clock     FD1S3BX     D       residuo_4_.fb     480.664      474.142
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      6.807
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     473.856

    Number of logic level(s):                7
    Starting point:                          residuo_0_.II_0 / Q
    Ending point:                            residuo_7_.II_0 / D
    The start point is clocked by            ALU|clk_0_inferred_clock [rising] on pin CK
    The end   point is clocked by            ALU|clk_0_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
residuo_0_.II_0                   FD1S3DX      Q        Out     1.044     1.044       -         
residuo_0_.o1                     Net          -        -       -         -           2         
residuo_0_.res_lat_RNIIMNU        ORCALUT4     A        In      0.000     1.044       -         
residuo_0_.res_lat_RNIIMNU        ORCALUT4     Z        Out     1.153     2.197       -         
residuo[0]                        Net          -        -       -         -           3         
division_p\.residuo_2_cry_0_0     CCU2D        A1       In      0.000     2.197       -         
division_p\.residuo_2_cry_0_0     CCU2D        COUT     Out     1.544     3.741       -         
division_p\.residuo_2_cry_0       Net          -        -       -         -           1         
division_p\.residuo_2_cry_1_0     CCU2D        CIN      In      0.000     3.741       -         
division_p\.residuo_2_cry_1_0     CCU2D        COUT     Out     0.143     3.884       -         
division_p\.residuo_2_cry_2       Net          -        -       -         -           1         
division_p\.residuo_2_cry_3_0     CCU2D        CIN      In      0.000     3.884       -         
division_p\.residuo_2_cry_3_0     CCU2D        COUT     Out     0.143     4.027       -         
division_p\.residuo_2_cry_4       Net          -        -       -         -           1         
division_p\.residuo_2_cry_5_0     CCU2D        CIN      In      0.000     4.027       -         
division_p\.residuo_2_cry_5_0     CCU2D        COUT     Out     0.143     4.170       -         
division_p\.residuo_2_cry_6       Net          -        -       -         -           1         
division_p\.residuo_2_s_7_0       CCU2D        CIN      In      0.000     4.170       -         
division_p\.residuo_2_s_7_0       CCU2D        S0       Out     1.549     5.718       -         
division_p\.residuo_2[7]          Net          -        -       -         -           1         
residuo_7_.II_0_RNI77PB1          ORCALUT4     B        In      0.000     5.718       -         
residuo_7_.II_0_RNI77PB1          ORCALUT4     Z        Out     1.089     6.807       -         
residuo_7_.fb                     Net          -        -       -         -           2         
residuo_7_.II_0                   FD1S3DX      D        In      0.000     6.807       -         
================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                       Starting                                           Arrival            
Instance               Reference     Type       Pin     Net               Time        Slack  
                       Clock                                                                 
---------------------------------------------------------------------------------------------
residuo_0_.res_lat     System        FD1S1D     Q       residuo_0_.o3     1.044       473.856
residuo_1_.res_lat     System        FD1S1D     Q       residuo_1_.o3     0.972       474.071
residuo_2_.res_lat     System        FD1S1D     Q       residuo_2_.o3     0.972       474.071
residuo_3_.res_lat     System        FD1S1D     Q       residuo_3_.o3     0.972       474.214
residuo_4_.res_lat     System        FD1S1D     Q       residuo_4_.o3     0.972       474.214
residuo_5_.res_lat     System        FD1S1D     Q       residuo_5_.o3     0.972       474.357
residuo_6_.res_lat     System        FD1S1D     Q       residuo_6_.o3     0.972       474.357
residuo_7_.res_lat     System        FD1S1D     Q       residuo_7_.o3     0.972       476.240
=============================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                            Required            
Instance            Reference     Type        Pin     Net               Time         Slack  
                    Clock                                                                   
--------------------------------------------------------------------------------------------
residuo_7_.II_0     System        FD1S3DX     D       residuo_7_.fb     480.664      473.856
residuo_7_.II_1     System        FD1S3BX     D       residuo_7_.fb     480.664      473.856
residuo_5_.II_0     System        FD1S3DX     D       residuo_5_.fb     480.664      473.999
residuo_5_.II_1     System        FD1S3BX     D       residuo_5_.fb     480.664      473.999
residuo_6_.II_0     System        FD1S3DX     D       residuo_6_.fb     480.664      473.999
residuo_6_.II_1     System        FD1S3BX     D       residuo_6_.fb     480.664      473.999
residuo_3_.II_0     System        FD1S3DX     D       residuo_3_.fb     480.664      474.142
residuo_3_.II_1     System        FD1S3BX     D       residuo_3_.fb     480.664      474.142
residuo_4_.II_0     System        FD1S3DX     D       residuo_4_.fb     480.664      474.142
residuo_4_.II_1     System        FD1S3BX     D       residuo_4_.fb     480.664      474.142
============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      6.807
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     473.856

    Number of logic level(s):                7
    Starting point:                          residuo_0_.res_lat / Q
    Ending point:                            residuo_7_.II_0 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            ALU|clk_0_inferred_clock [rising] on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
residuo_0_.res_lat                FD1S1D       Q        Out     1.044     1.044       -         
residuo_0_.o3                     Net          -        -       -         -           2         
residuo_0_.res_lat_RNIIMNU        ORCALUT4     C        In      0.000     1.044       -         
residuo_0_.res_lat_RNIIMNU        ORCALUT4     Z        Out     1.153     2.197       -         
residuo[0]                        Net          -        -       -         -           3         
division_p\.residuo_2_cry_0_0     CCU2D        A1       In      0.000     2.197       -         
division_p\.residuo_2_cry_0_0     CCU2D        COUT     Out     1.544     3.741       -         
division_p\.residuo_2_cry_0       Net          -        -       -         -           1         
division_p\.residuo_2_cry_1_0     CCU2D        CIN      In      0.000     3.741       -         
division_p\.residuo_2_cry_1_0     CCU2D        COUT     Out     0.143     3.884       -         
division_p\.residuo_2_cry_2       Net          -        -       -         -           1         
division_p\.residuo_2_cry_3_0     CCU2D        CIN      In      0.000     3.884       -         
division_p\.residuo_2_cry_3_0     CCU2D        COUT     Out     0.143     4.027       -         
division_p\.residuo_2_cry_4       Net          -        -       -         -           1         
division_p\.residuo_2_cry_5_0     CCU2D        CIN      In      0.000     4.027       -         
division_p\.residuo_2_cry_5_0     CCU2D        COUT     Out     0.143     4.170       -         
division_p\.residuo_2_cry_6       Net          -        -       -         -           1         
division_p\.residuo_2_s_7_0       CCU2D        CIN      In      0.000     4.170       -         
division_p\.residuo_2_s_7_0       CCU2D        S0       Out     1.549     5.718       -         
division_p\.residuo_2[7]          Net          -        -       -         -           1         
residuo_7_.II_0_RNI77PB1          ORCALUT4     B        In      0.000     5.718       -         
residuo_7_.II_0_RNI77PB1          ORCALUT4     Z        Out     1.089     6.807       -         
residuo_7_.fb                     Net          -        -       -         -           2         
residuo_7_.II_0                   FD1S3DX      D        In      0.000     6.807       -         
================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 172MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 172MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 32 of 6864 (0%)
Latch bits:      16
PIC Latch:       0
I/O cells:       46


Details:
CCU2D:          21
FD1P3DX:        8
FD1S1A:         8
FD1S1D:         8
FD1S3AX:        7
FD1S3AY:        1
FD1S3BX:        8
FD1S3DX:        8
GSR:            1
IB:             24
INV:            2
OB:             22
ORCALUT4:       157
OSCH:           1
PFUMX:          21
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 32MB peak: 172MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Oct 29 23:12:27 2018

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial/impl1" -path "C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial"   "C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial/impl1/Proyecto2doParcial_impl1.edi" "Proyecto2doParcial_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Proyecto2doParcial_impl1.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data"  -p "C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial/impl1" -p "C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial"  "Proyecto2doParcial_impl1.ngo" "Proyecto2doParcial_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Proyecto2doParcial_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="OSCInst0_SEDSTDBY" arg2="OSCInst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
    299 blocks expanded
Complete the first expansion.
Writing 'Proyecto2doParcial_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "Proyecto2doParcial_impl1.ngd" -o "Proyecto2doParcial_impl1_map.ncd" -pr "Proyecto2doParcial_impl1.prf" -mp "Proyecto2doParcial_impl1.mrp" -lpf "C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial/impl1/Proyecto2doParcial_impl1_synplify.lpf" -lpf "C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial/Proyecto2doParcial.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Proyecto2doParcial_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

1 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="un2_sel_6_3"  />



Design Summary:
   Number of registers:     48 out of  7209 (1%)
      PFU registers:           48 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       107 out of  3432 (3%)
      SLICEs as Logic/ROM:    107 out of  3432 (3%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         21 out of  3432 (1%)
   Number of LUT4s:        208 out of  6864 (3%)
      Number used as logic LUTs:        166
      Number used as distributed RAM:     0
      Number used as ripple logic:       42
      Number used as shift registers:     0
   Number of PIO sites used: 46 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  10
     Net clk_0_c: 25 loads, 25 rising, 0 falling (Driver: OSCInst0 )
     Net un2_sel_19_0_a7: 1 loads, 1 rising, 0 falling (Driver: un2_sel_19_0_a7 )
     Net un2_sel_15_0_a7: 1 loads, 1 rising, 0 falling (Driver: un2_sel_15_0_a7 )
     Net division_p.un19_sel: 4 loads, 4 rising, 0 falling (Driver: division_p.un18_sel )
     Net un2_sel_5_0_a7: 1 loads, 1 rising, 0 falling (Driver: un2_sel_5_0_a7 )
     Net un2_sel_17_0_a7: 1 loads, 1 rising, 0 falling (Driver: un2_sel_17_0_a7 )
     Net un2_sel_12_0_a7: 1 loads, 1 rising, 0 falling (Driver: un2_sel_12_0_a7 )
     Net un2_sel_7_0_a7: 1 loads, 1 rising, 0 falling (Driver: un2_sel_7_0_a7 )
     Net un2_sel_13_0_a7: 1 loads, 1 rising, 0 falling (Driver: un2_sel_13_0_a7 )
     Net un2_sel_16_0_a7: 1 loads, 1 rising, 0 falling (Driver: un2_sel_16_0_a7 )
   Number of Clock Enables:  1
     Net sel_c[2]: 5 loads, 5 LSLICEs
   Number of local set/reset loads for net un2_sel_6_3 merged into GSR:  8
   Number of LSRs:  16
     Net un2_sel_11: 2 loads, 2 LSLICEs
     Net un2_sel_19_0_a7: 1 loads, 1 LSLICEs
     Net un2_sel_15_0_a7: 1 loads, 1 LSLICEs
     Net un2_sel_8: 2 loads, 2 LSLICEs
     Net un2_sel_5_0_a7: 1 loads, 1 LSLICEs
     Net un2_sel_10: 2 loads, 2 LSLICEs
     Net un2_sel_17_0_a7: 1 loads, 1 LSLICEs
     Net un2_sel_9: 2 loads, 2 LSLICEs
     Net un2_sel_12_0_a7: 1 loads, 1 LSLICEs
     Net un2_sel_20: 2 loads, 2 LSLICEs
     Net un2_sel_7_0_a7: 1 loads, 1 LSLICEs
     Net un2_sel_14: 2 loads, 2 LSLICEs
     Net un2_sel_13_0_a7: 1 loads, 1 LSLICEs
     Net un2_sel_6: 2 loads, 2 LSLICEs
     Net un2_sel_16_0_a7: 1 loads, 1 LSLICEs
     Net un2_sel_18: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net sel_c[0]: 33 loads
     Net sel_c[1]: 26 loads
     Net sel_c[3]: 21 loads
     Net sel_c[2]: 20 loads
     Net un2_sel_6_3: 17 loads
     Net z_4_RNINUI31[5]: 11 loads
     Net slog_sn_N_8: 10 loads
     Net bcd_15_RNINNBC2_0[1]: 8 loads
     Net division_p.un1_sel: 8 loads
     Net z_4_sn_N_3: 8 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 59 MB

Dumping design to file Proyecto2doParcial_impl1_map.ncd.

mpartrce -p "Proyecto2doParcial_impl1.p2t" -f "Proyecto2doParcial_impl1.p3t" -tf "Proyecto2doParcial_impl1.pt" "Proyecto2doParcial_impl1_map.ncd" "Proyecto2doParcial_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Proyecto2doParcial_impl1_map.ncd"
Mon Oct 29 23:12:31 2018

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/asdf1/Documents/DigitalDesign/Proyecto2doParcial/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Proyecto2doParcial_impl1_map.ncd Proyecto2doParcial_impl1.dir/5_1.ncd Proyecto2doParcial_impl1.prf
Preference file: Proyecto2doParcial_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Proyecto2doParcial_impl1_map.ncd.
Design name: ALU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   46+4(JTAG)/336     15% used
                  46+4(JTAG)/115     43% bonded

   SLICE            107/3432          3% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 268
Number of Connections: 743

Pin Constraint Summary:
   46 out of 46 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_0_c (driver: OSCInst0, clk load #: 25)


No signal is selected as secondary clock.

Signal un2_sel_6_3 is selected as Global Set/Reset.
Starting Placer Phase 0.
......
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 73335.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  73251
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_0_c" from OSC on comp "OSCInst0" on site "OSC", clk load = 25

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 0 out of 8 (0%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   46 + 4(JTAG) out of 336 (14.9%) PIO sites used.
   46 + 4(JTAG) out of 115 (43.5%) bonded PIO sites used.
   Number of PIO comps: 46; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | -          | -         |
| 1        | 11 / 29 ( 37%) | 2.5V       | -         |
| 2        | 11 / 29 ( 37%) | 2.5V       | -         |
| 3        | 8 / 9 ( 88%)   | 2.5V       | -         |
| 4        | 6 / 10 ( 60%)  | 2.5V       | -         |
| 5        | 10 / 10 (100%) | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file Proyecto2doParcial_impl1.dir/5_1.ncd.

0 connections routed; 743 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=un2_sel_19_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_15_0_a7 loads=2 clock_loads=1&#xA;   Signal=division_p.un19_sel loads=4 clock_loads=4&#xA;   Signal=un2_sel_5_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_17_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_12_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_7_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_13_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_16_0_a7 loads=2 clock_loads=1"  />

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at 23:12:37 10/29/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 23:12:37 10/29/18

Start NBR section for initial routing at 23:12:37 10/29/18
Level 4, iteration 1
38(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 473.466ns/0.000ns; real time: 6 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 23:12:37 10/29/18
Level 4, iteration 1
19(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 473.006ns/0.000ns; real time: 6 secs 
Level 4, iteration 2
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 473.006ns/0.000ns; real time: 6 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 473.006ns/0.000ns; real time: 6 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 473.006ns/0.000ns; real time: 6 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 473.006ns/0.000ns; real time: 6 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 23:12:37 10/29/18

Start NBR section for re-routing at 23:12:37 10/29/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 473.006ns/0.000ns; real time: 6 secs 

Start NBR section for post-routing at 23:12:37 10/29/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 473.006ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=un2_sel_19_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_15_0_a7 loads=2 clock_loads=1&#xA;   Signal=division_p.un19_sel loads=4 clock_loads=4&#xA;   Signal=un2_sel_5_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_17_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_12_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_7_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_13_0_a7 loads=2 clock_loads=1&#xA;   Signal=un2_sel_16_0_a7 loads=2 clock_loads=1"  />

Total CPU time 6 secs 
Total REAL time: 6 secs 
Completely routed.
End of route.  743 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Proyecto2doParcial_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 473.006
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.306
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 6 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Proyecto2doParcial_impl1.t2b" -w "Proyecto2doParcial_impl1.ncd" -jedec "Proyecto2doParcial_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Proyecto2doParcial_impl1.ncd.
Design name: ALU
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Proyecto2doParcial_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "Proyecto2doParcial_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
