

Implementation tool: Xilinx Vivado v.2019.1.3
Project:             FFT_test_3
Solution:            Full_Pipeline
Device target:       xc7z010-clg400-1
Report date:         Wed Oct 28 22:15:10 -0600 2020

#=== Post-Implementation Resource usage ===
SLICE:          465
LUT:           1275
FF:            1197
DSP:              4
BRAM:             2
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.254
CP achieved post-implementation:    8.638
Timing met
