=====
SETUP
5.246
16.656
21.902
UART_TX_BLOCK/shiftReg_7_s11
11.733
12.832
UART_TX_BLOCK/n96_s1
12.843
13.942
UART_TX_BLOCK/n96_s0
14.437
15.536
UART_TX_BLOCK/shiftReg_7_s1
16.656
=====
SETUP
5.246
16.656
21.902
UART_TX_BLOCK/shiftReg_7_s11
11.733
12.832
UART_TX_BLOCK/n96_s1
12.843
13.942
UART_TX_BLOCK/n96_s0
14.437
15.536
UART_TX_BLOCK/shiftReg_7_s0
16.656
=====
SETUP
5.303
16.599
21.902
UART_TX_BLOCK/shiftReg_4_s11
11.733
12.832
UART_TX_BLOCK/n99_s1
12.843
13.904
UART_TX_BLOCK/n99_s0
14.325
15.147
UART_TX_BLOCK/shiftReg_4_s1
16.599
=====
SETUP
5.356
16.545
21.902
UART_TX_BLOCK/shiftReg_7_s11
11.733
12.832
UART_TX_BLOCK/n96_s1
12.843
13.942
UART_TX_BLOCK/n97_s0
14.437
15.498
UART_TX_BLOCK/shiftReg_6_s1
16.545
=====
SETUP
5.356
16.545
21.902
UART_TX_BLOCK/shiftReg_7_s11
11.733
12.832
UART_TX_BLOCK/n96_s1
12.843
13.942
UART_TX_BLOCK/n97_s0
14.437
15.498
UART_TX_BLOCK/shiftReg_6_s0
16.545
=====
SETUP
5.727
16.175
21.902
UART_TX_BLOCK/shiftReg_4_s11
11.733
12.832
UART_TX_BLOCK/n99_s1
12.843
13.904
UART_TX_BLOCK/n100_s0
14.325
15.127
UART_TX_BLOCK/shiftReg_3_s1
16.175
=====
SETUP
5.727
16.175
21.902
UART_TX_BLOCK/shiftReg_4_s11
11.733
12.832
UART_TX_BLOCK/n99_s1
12.843
13.904
UART_TX_BLOCK/n100_s0
14.325
15.127
UART_TX_BLOCK/shiftReg_3_s0
16.175
=====
SETUP
5.729
16.173
21.902
UART_TX_BLOCK/shiftReg_4_s11
11.733
12.832
UART_TX_BLOCK/n99_s1
12.843
13.904
UART_TX_BLOCK/n99_s0
14.325
15.127
UART_TX_BLOCK/shiftReg_4_s0
16.173
=====
SETUP
5.794
16.108
21.902
UART_TX_BLOCK/shiftReg_1_s12
11.733
12.765
UART_TX_BLOCK/shiftReg_1_s10
12.776
13.837
UART_TX_BLOCK/n102_s0
14.258
15.060
UART_TX_BLOCK/shiftReg_1_s1
16.108
=====
SETUP
5.794
16.108
21.902
UART_TX_BLOCK/shiftReg_1_s12
11.733
12.765
UART_TX_BLOCK/shiftReg_1_s10
12.776
13.837
UART_TX_BLOCK/n102_s0
14.258
15.060
UART_TX_BLOCK/shiftReg_1_s0
16.108
=====
SETUP
6.029
15.873
21.902
UART_TX_BLOCK/shiftReg_6_s11
11.733
12.555
UART_TX_BLOCK/n97_s1
12.566
13.598
UART_TX_BLOCK/n98_s0
14.414
15.236
UART_TX_BLOCK/shiftReg_5_s1
15.873
=====
SETUP
6.029
15.873
21.902
UART_TX_BLOCK/shiftReg_6_s11
11.733
12.555
UART_TX_BLOCK/n97_s1
12.566
13.598
UART_TX_BLOCK/n98_s0
14.414
15.236
UART_TX_BLOCK/shiftReg_5_s0
15.873
=====
SETUP
6.139
15.763
21.902
UART_RX_BLOCK/finishRx_s
11.722
12.821
UART_TX_BLOCK/n101_s0
13.656
14.717
UART_TX_BLOCK/shiftReg_2_s1
15.763
=====
SETUP
6.139
15.763
21.902
UART_RX_BLOCK/finishRx_s
11.722
12.821
UART_TX_BLOCK/n101_s0
13.656
14.717
UART_TX_BLOCK/shiftReg_2_s0
15.763
=====
SETUP
6.493
15.409
21.902
UART_TX_BLOCK/shiftReg_8_s11
11.722
12.347
UART_TX_BLOCK/n95_s1
12.768
13.394
UART_TX_BLOCK/n95_s0
13.405
14.437
UART_TX_BLOCK/shiftReg_8_s1
15.409
=====
SETUP
6.493
15.409
21.902
UART_TX_BLOCK/shiftReg_8_s11
11.722
12.347
UART_TX_BLOCK/n95_s1
12.768
13.394
UART_TX_BLOCK/n95_s0
13.405
14.437
UART_TX_BLOCK/shiftReg_8_s0
15.409
=====
SETUP
6.575
15.327
21.902
UART_TX_BLOCK/shiftReg_1_s12
11.733
12.765
UART_TX_BLOCK/shiftReg_1_s10
12.776
13.875
UART_TX_BLOCK/shiftReg_0_s0
15.327
=====
SETUP
7.402
3.920
11.323
clk_ibuf
0.000
2.088
UART_RX_BLOCK/eCFramer_s1
2.332
2.790
UART_TX_BLOCK/shiftReg_9_s0
3.920
=====
SETUP
7.470
14.432
21.902
UART_RX_BLOCK/finishRx_s
11.722
12.821
UART_TX_BLOCK/n9_s5
13.333
14.432
UART_TX_BLOCK/eCFramer_s1
14.432
=====
SETUP
9.410
12.849
22.259
UART_TX_BLOCK/eCFramer_s5
11.710
12.512
UART_TX_BLOCK/eCFramer_s1
12.849
=====
SETUP
9.410
12.849
22.259
UART_RX_BLOCK/eCFramer_s3
11.710
12.512
UART_RX_BLOCK/eCFramer_s1
12.849
=====
SETUP
9.565
12.336
21.902
UART_RX_BLOCK/n59_s2
11.710
12.336
UART_RX_BLOCK/cFrameSymbols_0_s0
12.336
=====
SETUP
9.565
12.336
21.902
UART_RX_BLOCK/n58_s2
11.710
12.336
UART_RX_BLOCK/cFrameSymbols_1_s0
12.336
=====
SETUP
13.028
8.904
21.932
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_5_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
4.095
5.127
UART_RX_BLOCK/n32_s3
6.431
7.463
UART_RX_BLOCK/n33_s2
8.278
8.904
UART_RX_BLOCK/cSymbolCycles_6_s0
8.904
=====
SETUP
13.146
8.786
21.932
clk_ibuf
0.000
2.088
UART_RX_BLOCK/cSymbolCycles_5_s0
2.332
2.790
UART_RX_BLOCK/eHalfBit_s1
4.095
5.127
UART_RX_BLOCK/n32_s3
6.431
7.463
UART_RX_BLOCK/n36_s2
7.964
8.786
UART_RX_BLOCK/cSymbolCycles_3_s0
8.786
=====
HOLD
-0.198
1.409
1.607
UART_RX_BLOCK/n59_s2
1.037
1.409
UART_RX_BLOCK/cFrameSymbols_0_s0
1.409
=====
HOLD
-0.198
1.409
1.607
UART_RX_BLOCK/n58_s2
1.037
1.409
UART_RX_BLOCK/cFrameSymbols_1_s0
1.409
=====
HOLD
0.210
1.829
1.619
UART_TX_BLOCK/eCFramer_s5
1.037
1.593
UART_TX_BLOCK/eCFramer_s1
1.829
=====
HOLD
0.210
1.829
1.619
UART_RX_BLOCK/eCFramer_s3
1.037
1.593
UART_RX_BLOCK/eCFramer_s1
1.829
=====
HOLD
0.569
2.158
1.589
clk_ibuf
0.000
1.392
UART_RX_BLOCK/eCFramer_s1
1.577
1.910
UART_RX_BLOCK/cSymbolCycles_0_s0
2.158
=====
HOLD
0.569
2.158
1.589
clk_ibuf
0.000
1.392
UART_RX_BLOCK/eCFramer_s1
1.577
1.910
UART_RX_BLOCK/cSymbolCycles_1_s0
2.158
=====
HOLD
0.569
2.158
1.589
clk_ibuf
0.000
1.392
UART_RX_BLOCK/eCFramer_s1
1.577
1.910
UART_RX_BLOCK/cSymbolCycles_2_s0
2.158
=====
HOLD
0.569
2.158
1.589
clk_ibuf
0.000
1.392
UART_RX_BLOCK/eCFramer_s1
1.577
1.910
UART_RX_BLOCK/cSymbolCycles_6_s0
2.158
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cFrameSymbols_3_s0
1.577
1.910
UART_RX_BLOCK/n56_s2
1.912
2.284
UART_RX_BLOCK/cFrameSymbols_3_s0
2.284
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cFrameSymbols_2_s0
1.577
1.910
UART_TX_BLOCK/n56_s2
1.913
2.285
UART_TX_BLOCK/cFrameSymbols_2_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_3_s0
1.577
1.910
UART_RX_BLOCK/n36_s2
1.913
2.285
UART_RX_BLOCK/cSymbolCycles_3_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_7_s0
1.577
1.910
UART_RX_BLOCK/n32_s7
1.913
2.285
UART_RX_BLOCK/cSymbolCycles_7_s0
2.285
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cFrameSymbols_0_s0
1.577
1.910
UART_TX_BLOCK/n58_s2
1.915
2.287
UART_TX_BLOCK/cFrameSymbols_0_s0
2.287
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_0_s0
1.577
1.910
UART_RX_BLOCK/n39_s4
1.915
2.287
UART_RX_BLOCK/cSymbolCycles_0_s0
2.287
=====
HOLD
0.710
2.287
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_2_s0
1.577
1.910
UART_RX_BLOCK/n37_s3
1.915
2.287
UART_RX_BLOCK/cSymbolCycles_2_s0
2.287
=====
HOLD
0.712
2.289
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cSymbolCycles_4_s0
1.577
1.910
UART_RX_BLOCK/n35_s2
1.917
2.289
UART_RX_BLOCK/cSymbolCycles_4_s0
2.289
=====
HOLD
0.831
2.420
1.589
clk_ibuf
0.000
1.392
UART_RX_BLOCK/eCFramer_s1
1.577
1.910
UART_RX_BLOCK/cSymbolCycles_3_s0
2.420
=====
HOLD
0.836
2.425
1.589
clk_ibuf
0.000
1.392
UART_TX_BLOCK/eCFramer_s1
1.577
1.910
UART_TX_BLOCK/cSymbolCycles_0_s0
2.425
=====
HOLD
0.836
2.425
1.589
clk_ibuf
0.000
1.392
UART_TX_BLOCK/eCFramer_s1
1.577
1.910
UART_TX_BLOCK/cSymbolCycles_1_s0
2.425
=====
HOLD
0.836
2.425
1.589
clk_ibuf
0.000
1.392
UART_TX_BLOCK/eCFramer_s1
1.577
1.910
UART_TX_BLOCK/cSymbolCycles_5_s0
2.425
=====
HOLD
0.893
2.469
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cSymbolCycles_1_s0
1.577
1.910
UART_TX_BLOCK/n37_s3
1.913
2.469
UART_TX_BLOCK/cSymbolCycles_1_s0
2.469
=====
HOLD
0.893
2.469
1.577
clk_ibuf
0.000
1.392
UART_TX_BLOCK/cSymbolCycles_7_s0
1.577
1.910
UART_TX_BLOCK/n31_s2
1.913
2.469
UART_TX_BLOCK/cSymbolCycles_7_s0
2.469
=====
HOLD
0.893
2.469
1.577
clk_ibuf
0.000
1.392
UART_RX_BLOCK/cFrameSymbols_2_s0
1.577
1.910
UART_RX_BLOCK/n57_s2
1.913
2.469
UART_RX_BLOCK/cFrameSymbols_2_s0
2.469
=====
HOLD
0.896
2.485
1.589
clk_ibuf
0.000
1.392
UART_TX_BLOCK/eCFramer_s1
1.577
1.910
UART_TX_BLOCK/cSymbolCycles_6_s0
2.485
=====
HOLD
0.896
2.485
1.589
clk_ibuf
0.000
1.392
UART_TX_BLOCK/eCFramer_s1
1.577
1.910
UART_TX_BLOCK/cSymbolCycles_7_s0
2.485
