<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\impl\gwsynthesis\GW1NR_9.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Github\ESP32Tang\ESP32Tang\Software\Verilog\GW1NR_9\src\GW1NR_9.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Apr  6 21:09:17 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>355</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>246</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>EXT_CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>EXT_CLK_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>EXT_CLK_ibuf/I</td>
<td>EXT_CLK</td>
<td>pll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>EXT_CLK_ibuf/I</td>
<td>EXT_CLK</td>
<td>pll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>EXT_CLK_ibuf/I</td>
<td>EXT_CLK</td>
<td>pll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.000
<td>0.000</td>
<td>55.556</td>
<td>EXT_CLK_ibuf/I</td>
<td>EXT_CLK</td>
<td>pll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>79.877(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of EXT_CLK!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>EXT_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>EXT_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.518</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_30_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.119</td>
</tr>
<tr>
<td>2</td>
<td>24.916</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_11_s2/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.721</td>
</tr>
<tr>
<td>3</td>
<td>25.156</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_13_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.481</td>
</tr>
<tr>
<td>4</td>
<td>25.218</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_6_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.420</td>
</tr>
<tr>
<td>5</td>
<td>25.218</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_8_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.419</td>
</tr>
<tr>
<td>6</td>
<td>25.218</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_12_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.419</td>
</tr>
<tr>
<td>7</td>
<td>25.335</td>
<td>breath_led_inst/duty_10_s1/Q</td>
<td>breath_led_inst/duty_20_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.302</td>
</tr>
<tr>
<td>8</td>
<td>25.407</td>
<td>breath_led_inst/duty_10_s1/Q</td>
<td>breath_led_inst/duty_29_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.230</td>
</tr>
<tr>
<td>9</td>
<td>25.604</td>
<td>breath_led_inst/duty_10_s1/Q</td>
<td>breath_led_inst/duty_28_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>11.033</td>
</tr>
<tr>
<td>10</td>
<td>25.704</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_21_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.933</td>
</tr>
<tr>
<td>11</td>
<td>25.882</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_22_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.755</td>
</tr>
<tr>
<td>12</td>
<td>25.893</td>
<td>breath_led_inst/duty_10_s1/Q</td>
<td>breath_led_inst/duty_27_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.745</td>
</tr>
<tr>
<td>13</td>
<td>26.042</td>
<td>breath_led_inst/duty_10_s1/Q</td>
<td>breath_led_inst/pwm_flag_s2/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.595</td>
</tr>
<tr>
<td>14</td>
<td>26.123</td>
<td>breath_led_inst/duty_10_s1/Q</td>
<td>breath_led_inst/duty_19_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.514</td>
</tr>
<tr>
<td>15</td>
<td>26.174</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_24_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.463</td>
</tr>
<tr>
<td>16</td>
<td>26.174</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_25_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.463</td>
</tr>
<tr>
<td>17</td>
<td>26.320</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_23_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.317</td>
</tr>
<tr>
<td>18</td>
<td>26.442</td>
<td>breath_led_inst/duty_10_s1/Q</td>
<td>breath_led_inst/duty_18_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.195</td>
</tr>
<tr>
<td>19</td>
<td>26.505</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_10_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.132</td>
</tr>
<tr>
<td>20</td>
<td>26.538</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_15_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.099</td>
</tr>
<tr>
<td>21</td>
<td>26.542</td>
<td>breath_led_inst/duty_10_s1/Q</td>
<td>breath_led_inst/duty_26_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.095</td>
</tr>
<tr>
<td>22</td>
<td>26.615</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_14_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.022</td>
</tr>
<tr>
<td>23</td>
<td>26.659</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_7_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.978</td>
</tr>
<tr>
<td>24</td>
<td>26.663</td>
<td>breath_led_inst/duty_10_s1/Q</td>
<td>breath_led_inst/duty_17_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.974</td>
</tr>
<tr>
<td>25</td>
<td>26.706</td>
<td>breath_led_inst/duty_9_s1/Q</td>
<td>breath_led_inst/duty_9_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.931</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.709</td>
<td>breath_led_inst/pwm_flag_s2/Q</td>
<td>breath_led_inst/pwm_flag_s2/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>breath_led_inst/timer_1_s0/Q</td>
<td>breath_led_inst/timer_1_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>breath_led_inst/timer_3_s0/Q</td>
<td>breath_led_inst/timer_3_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>breath_led_inst/timer_0_s1/Q</td>
<td>breath_led_inst/timer_0_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>breath_led_inst/duty_13_s1/Q</td>
<td>breath_led_inst/duty_13_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>breath_led_inst/timer_8_s0/Q</td>
<td>breath_led_inst/timer_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.711</td>
<td>breath_led_inst/duty_5_s2/Q</td>
<td>breath_led_inst/duty_5_s2/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>8</td>
<td>0.718</td>
<td>breath_led_inst/state_0_s5/Q</td>
<td>breath_led_inst/state_0_s5/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.718</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.853</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>16</td>
<td>0.853</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>17</td>
<td>0.893</td>
<td>breath_led_inst/timer_2_s0/Q</td>
<td>breath_led_inst/timer_2_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>18</td>
<td>0.948</td>
<td>breath_led_inst/duty_26_s1/Q</td>
<td>breath_led_inst/duty_26_s1/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.948</td>
</tr>
<tr>
<td>19</td>
<td>0.949</td>
<td>breath_led_inst/timer_10_s0/Q</td>
<td>breath_led_inst/timer_11_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.949</td>
</tr>
<tr>
<td>20</td>
<td>0.953</td>
<td>breath_led_inst/duty_7_s1/Q</td>
<td>breath_led_inst/pwm_led_inst/duty_r_7_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>21</td>
<td>0.953</td>
<td>breath_led_inst/duty_11_s2/Q</td>
<td>breath_led_inst/pwm_led_inst/duty_r_11_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>22</td>
<td>0.962</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>23</td>
<td>0.962</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>24</td>
<td>0.962</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>25</td>
<td>0.965</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_3_s0/Q</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_3_s0/D</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/period_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/timer_10_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/timer_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/duty_29_s1</td>
</tr>
<tr>
<td>5</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/duty_13_s1</td>
</tr>
<tr>
<td>6</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/pwm_led_inst/duty_r_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/pwm_led_inst/duty_r_14_s0</td>
</tr>
<tr>
<td>8</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/duty_14_s1</td>
</tr>
<tr>
<td>9</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/pwm_led_inst/duty_r_15_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.191</td>
<td>18.441</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>breath_led_inst/pwm_led_inst/duty_r_16_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>13.100</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>breath_led_inst/n332_s11/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s11/F</td>
</tr>
<tr>
<td>15.596</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>breath_led_inst/n332_s10/I0</td>
</tr>
<tr>
<td>16.695</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s10/F</td>
</tr>
<tr>
<td>16.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>breath_led_inst/duty_30_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>breath_led_inst/duty_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 41.950%; route: 6.577, 54.268%; tC2Q: 0.458, 3.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>13.112</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td>breath_led_inst/n370_s11/I3</td>
</tr>
<tr>
<td>14.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n370_s11/F</td>
</tr>
<tr>
<td>14.634</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>breath_led_inst/n370_s17/I3</td>
</tr>
<tr>
<td>15.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n370_s17/F</td>
</tr>
<tr>
<td>15.671</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>breath_led_inst/n370_s18/I3</td>
</tr>
<tr>
<td>16.297</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n370_s18/F</td>
</tr>
<tr>
<td>16.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>breath_led_inst/duty_11_s2/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>breath_led_inst/duty_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.643, 48.142%; route: 5.620, 47.947%; tC2Q: 0.458, 3.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>13.100</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>breath_led_inst/n332_s11/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s11/F</td>
</tr>
<tr>
<td>14.958</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>breath_led_inst/n366_s10/I1</td>
</tr>
<tr>
<td>16.057</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n366_s10/F</td>
</tr>
<tr>
<td>16.057</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>breath_led_inst/duty_13_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>breath_led_inst/duty_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.084, 44.281%; route: 5.939, 51.727%; tC2Q: 0.458, 3.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>13.100</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>breath_led_inst/n332_s11/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s11/F</td>
</tr>
<tr>
<td>14.963</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>breath_led_inst/n380_s10/I0</td>
</tr>
<tr>
<td>15.995</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n380_s10/F</td>
</tr>
<tr>
<td>15.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>breath_led_inst/duty_6_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>breath_led_inst/duty_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.017, 43.934%; route: 5.944, 52.053%; tC2Q: 0.458, 4.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>13.100</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>breath_led_inst/n332_s11/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s11/F</td>
</tr>
<tr>
<td>14.963</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>breath_led_inst/n376_s10/I1</td>
</tr>
<tr>
<td>15.995</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n376_s10/F</td>
</tr>
<tr>
<td>15.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>breath_led_inst/duty_8_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>breath_led_inst/duty_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.017, 43.936%; route: 5.944, 52.050%; tC2Q: 0.458, 4.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>13.100</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>breath_led_inst/n332_s11/I0</td>
</tr>
<tr>
<td>14.132</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C24[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s11/F</td>
</tr>
<tr>
<td>14.963</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>breath_led_inst/n368_s10/I1</td>
</tr>
<tr>
<td>15.995</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n368_s10/F</td>
</tr>
<tr>
<td>15.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>breath_led_inst/duty_12_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>breath_led_inst/duty_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.017, 43.936%; route: 5.944, 52.050%; tC2Q: 0.458, 4.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>breath_led_inst/n358_s14/I1</td>
</tr>
<tr>
<td>7.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s14/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>breath_led_inst/n358_s12/I0</td>
</tr>
<tr>
<td>9.583</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s12/F</td>
</tr>
<tr>
<td>11.068</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td>breath_led_inst/n350_s14/I0</td>
</tr>
<tr>
<td>12.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n350_s14/F</td>
</tr>
<tr>
<td>13.952</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td>breath_led_inst/n352_s11/I2</td>
</tr>
<tr>
<td>15.051</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n352_s11/F</td>
</tr>
<tr>
<td>15.056</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>breath_led_inst/n352_s10/I1</td>
</tr>
<tr>
<td>15.878</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n352_s10/F</td>
</tr>
<tr>
<td>15.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>breath_led_inst/duty_20_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>breath_led_inst/duty_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.941, 43.716%; route: 5.903, 52.229%; tC2Q: 0.458, 4.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>breath_led_inst/n358_s14/I1</td>
</tr>
<tr>
<td>7.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s14/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>breath_led_inst/n358_s12/I0</td>
</tr>
<tr>
<td>9.583</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s12/F</td>
</tr>
<tr>
<td>10.591</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>breath_led_inst/n332_s16/I0</td>
</tr>
<tr>
<td>11.623</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s16/F</td>
</tr>
<tr>
<td>12.922</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td>breath_led_inst/n334_s12/I1</td>
</tr>
<tr>
<td>13.954</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n334_s12/F</td>
</tr>
<tr>
<td>14.774</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>breath_led_inst/n334_s10/I1</td>
</tr>
<tr>
<td>15.806</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n334_s10/F</td>
</tr>
<tr>
<td>15.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>breath_led_inst/duty_29_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[0][A]</td>
<td>breath_led_inst/duty_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.017, 44.673%; route: 5.755, 51.246%; tC2Q: 0.458, 4.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>breath_led_inst/n358_s14/I1</td>
</tr>
<tr>
<td>7.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s14/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>breath_led_inst/n358_s12/I0</td>
</tr>
<tr>
<td>9.563</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s12/F</td>
</tr>
<tr>
<td>10.000</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>breath_led_inst/n354_s12/I1</td>
</tr>
<tr>
<td>11.099</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R9C24[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n354_s12/F</td>
</tr>
<tr>
<td>12.584</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>breath_led_inst/n338_s18/I0</td>
</tr>
<tr>
<td>13.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n338_s18/F</td>
</tr>
<tr>
<td>14.510</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>breath_led_inst/n336_s10/I2</td>
</tr>
<tr>
<td>15.609</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n336_s10/F</td>
</tr>
<tr>
<td>15.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>breath_led_inst/duty_28_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>breath_led_inst/duty_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.198, 47.114%; route: 5.376, 48.732%; tC2Q: 0.458, 4.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>12.451</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>breath_led_inst/n334_s11/I0</td>
</tr>
<tr>
<td>13.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C33[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n334_s11/F</td>
</tr>
<tr>
<td>14.410</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>breath_led_inst/n350_s10/I1</td>
</tr>
<tr>
<td>15.509</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n350_s10/F</td>
</tr>
<tr>
<td>15.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>breath_led_inst/duty_21_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>breath_led_inst/duty_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.678, 42.789%; route: 5.796, 53.019%; tC2Q: 0.458, 4.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>13.261</td>
<td>1.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td>breath_led_inst/n348_s11/I3</td>
</tr>
<tr>
<td>14.293</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s11/F</td>
</tr>
<tr>
<td>14.299</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>breath_led_inst/n348_s10/I1</td>
</tr>
<tr>
<td>15.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s10/F</td>
</tr>
<tr>
<td>15.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>breath_led_inst/duty_22_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C34[0][A]</td>
<td>breath_led_inst/duty_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.017, 46.649%; route: 5.279, 49.089%; tC2Q: 0.458, 4.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>breath_led_inst/n358_s14/I1</td>
</tr>
<tr>
<td>7.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s14/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>breath_led_inst/n358_s12/I0</td>
</tr>
<tr>
<td>9.563</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s12/F</td>
</tr>
<tr>
<td>10.000</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>breath_led_inst/n354_s12/I1</td>
</tr>
<tr>
<td>11.099</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R9C24[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n354_s12/F</td>
</tr>
<tr>
<td>12.584</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>breath_led_inst/n338_s18/I0</td>
</tr>
<tr>
<td>13.683</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n338_s18/F</td>
</tr>
<tr>
<td>14.498</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>breath_led_inst/n338_s10/I3</td>
</tr>
<tr>
<td>15.320</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n338_s10/F</td>
</tr>
<tr>
<td>15.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>breath_led_inst/duty_27_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>breath_led_inst/duty_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.921, 45.800%; route: 5.365, 49.934%; tC2Q: 0.458, 4.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_flag_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>breath_led_inst/n358_s14/I1</td>
</tr>
<tr>
<td>7.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s14/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>breath_led_inst/n358_s12/I0</td>
</tr>
<tr>
<td>9.563</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s12/F</td>
</tr>
<tr>
<td>10.000</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>breath_led_inst/n354_s12/I1</td>
</tr>
<tr>
<td>11.099</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R9C24[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n354_s12/F</td>
</tr>
<tr>
<td>12.584</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][B]</td>
<td>breath_led_inst/n338_s18/I0</td>
</tr>
<tr>
<td>13.645</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C29[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n338_s18/F</td>
</tr>
<tr>
<td>14.072</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>breath_led_inst/n394_s13/I1</td>
</tr>
<tr>
<td>15.171</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n394_s13/F</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_flag_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>breath_led_inst/pwm_flag_s2/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>breath_led_inst/pwm_flag_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.160, 48.703%; route: 4.977, 46.971%; tC2Q: 0.458, 4.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>breath_led_inst/n358_s14/I1</td>
</tr>
<tr>
<td>7.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s14/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>breath_led_inst/n358_s12/I0</td>
</tr>
<tr>
<td>9.583</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s12/F</td>
</tr>
<tr>
<td>11.068</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td>breath_led_inst/n350_s14/I0</td>
</tr>
<tr>
<td>12.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n350_s14/F</td>
</tr>
<tr>
<td>13.636</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>breath_led_inst/n354_s11/I1</td>
</tr>
<tr>
<td>14.262</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n354_s11/F</td>
</tr>
<tr>
<td>14.268</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>breath_led_inst/n354_s10/I1</td>
</tr>
<tr>
<td>15.090</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n354_s10/F</td>
</tr>
<tr>
<td>15.090</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>breath_led_inst/duty_19_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>breath_led_inst/duty_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 42.496%; route: 5.588, 53.145%; tC2Q: 0.458, 4.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>12.451</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>breath_led_inst/n334_s11/I0</td>
</tr>
<tr>
<td>13.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C33[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n334_s11/F</td>
</tr>
<tr>
<td>13.940</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>breath_led_inst/n344_s10/I0</td>
</tr>
<tr>
<td>15.039</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n344_s10/F</td>
</tr>
<tr>
<td>15.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>breath_led_inst/duty_24_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>breath_led_inst/duty_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.678, 44.709%; route: 5.327, 50.910%; tC2Q: 0.458, 4.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>12.451</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>breath_led_inst/n334_s11/I0</td>
</tr>
<tr>
<td>13.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C33[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n334_s11/F</td>
</tr>
<tr>
<td>13.940</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>breath_led_inst/n342_s10/I1</td>
</tr>
<tr>
<td>15.039</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n342_s10/F</td>
</tr>
<tr>
<td>15.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>breath_led_inst/duty_25_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>breath_led_inst/duty_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.678, 44.709%; route: 5.327, 50.910%; tC2Q: 0.458, 4.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>12.626</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>breath_led_inst/n346_s11/I2</td>
</tr>
<tr>
<td>13.652</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n346_s11/F</td>
</tr>
<tr>
<td>14.071</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>breath_led_inst/n346_s10/I0</td>
</tr>
<tr>
<td>14.893</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n346_s10/F</td>
</tr>
<tr>
<td>14.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>breath_led_inst/duty_23_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>breath_led_inst/duty_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.801, 46.536%; route: 5.057, 49.021%; tC2Q: 0.458, 4.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>breath_led_inst/n358_s14/I1</td>
</tr>
<tr>
<td>7.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s14/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>breath_led_inst/n358_s12/I0</td>
</tr>
<tr>
<td>9.583</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s12/F</td>
</tr>
<tr>
<td>11.068</td>
<td>1.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[3][B]</td>
<td>breath_led_inst/n350_s14/I0</td>
</tr>
<tr>
<td>12.167</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C31[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n350_s14/F</td>
</tr>
<tr>
<td>13.318</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>breath_led_inst/n356_s11/I3</td>
</tr>
<tr>
<td>14.140</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n356_s11/F</td>
</tr>
<tr>
<td>14.145</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>breath_led_inst/n356_s10/I2</td>
</tr>
<tr>
<td>14.771</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n356_s10/F</td>
</tr>
<tr>
<td>14.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>breath_led_inst/duty_18_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>breath_led_inst/duty_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 43.825%; route: 5.269, 51.679%; tC2Q: 0.458, 4.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>12.781</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][A]</td>
<td>breath_led_inst/n372_s11/I2</td>
</tr>
<tr>
<td>13.880</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s11/F</td>
</tr>
<tr>
<td>13.886</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/n372_s10/I1</td>
</tr>
<tr>
<td>14.708</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n372_s10/F</td>
</tr>
<tr>
<td>14.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 48.106%; route: 4.800, 47.371%; tC2Q: 0.458, 4.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>12.944</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>breath_led_inst/n362_s11/I2</td>
</tr>
<tr>
<td>13.570</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n362_s11/F</td>
</tr>
<tr>
<td>13.576</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>breath_led_inst/n362_s10/I1</td>
</tr>
<tr>
<td>14.675</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n362_s10/F</td>
</tr>
<tr>
<td>14.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>breath_led_inst/duty_15_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>breath_led_inst/duty_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.678, 46.323%; route: 4.962, 49.139%; tC2Q: 0.458, 4.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>breath_led_inst/n358_s14/I1</td>
</tr>
<tr>
<td>7.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s14/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>breath_led_inst/n358_s12/I0</td>
</tr>
<tr>
<td>9.563</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s12/F</td>
</tr>
<tr>
<td>10.000</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>breath_led_inst/n354_s12/I1</td>
</tr>
<tr>
<td>11.099</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R9C24[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n354_s12/F</td>
</tr>
<tr>
<td>12.404</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>breath_led_inst/n340_s11/I0</td>
</tr>
<tr>
<td>13.430</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n340_s11/F</td>
</tr>
<tr>
<td>13.849</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>breath_led_inst/n340_s10/I0</td>
</tr>
<tr>
<td>14.671</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n340_s10/F</td>
</tr>
<tr>
<td>14.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>breath_led_inst/duty_26_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>breath_led_inst/duty_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.848, 48.026%; route: 4.788, 47.434%; tC2Q: 0.458, 4.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>12.455</td>
<td>1.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td>breath_led_inst/n364_s11/I2</td>
</tr>
<tr>
<td>13.080</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n364_s11/F</td>
</tr>
<tr>
<td>13.499</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>breath_led_inst/n364_s10/I1</td>
</tr>
<tr>
<td>14.598</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n364_s10/F</td>
</tr>
<tr>
<td>14.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>breath_led_inst/duty_14_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>breath_led_inst/duty_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.677, 46.667%; route: 4.887, 48.760%; tC2Q: 0.458, 4.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>12.627</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>breath_led_inst/n378_s11/I3</td>
</tr>
<tr>
<td>13.449</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n378_s11/F</td>
</tr>
<tr>
<td>13.455</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>breath_led_inst/n378_s10/I0</td>
</tr>
<tr>
<td>14.554</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n378_s10/F</td>
</tr>
<tr>
<td>14.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>breath_led_inst/duty_7_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>breath_led_inst/duty_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 48.848%; route: 4.646, 46.558%; tC2Q: 0.458, 4.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>breath_led_inst/duty_10_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C26[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_10_s1/Q</td>
</tr>
<tr>
<td>6.341</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>breath_led_inst/n358_s14/I1</td>
</tr>
<tr>
<td>7.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s14/F</td>
</tr>
<tr>
<td>8.761</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>breath_led_inst/n358_s12/I0</td>
</tr>
<tr>
<td>9.563</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s12/F</td>
</tr>
<tr>
<td>10.000</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>breath_led_inst/n354_s12/I1</td>
</tr>
<tr>
<td>11.099</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R9C24[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n354_s12/F</td>
</tr>
<tr>
<td>12.444</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>breath_led_inst/n358_s11/I1</td>
</tr>
<tr>
<td>13.505</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s11/F</td>
</tr>
<tr>
<td>13.924</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][B]</td>
<td>breath_led_inst/n358_s10/I0</td>
</tr>
<tr>
<td>14.550</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n358_s10/F</td>
</tr>
<tr>
<td>14.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][B]</td>
<td>breath_led_inst/duty_17_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[1][B]</td>
<td>breath_led_inst/duty_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.687, 46.994%; route: 4.828, 48.411%; tC2Q: 0.458, 4.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/Q</td>
</tr>
<tr>
<td>6.841</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>breath_led_inst/n348_s15/I2</td>
</tr>
<tr>
<td>7.940</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n348_s15/F</td>
</tr>
<tr>
<td>8.451</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>breath_led_inst/n332_s19/I1</td>
</tr>
<tr>
<td>9.273</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s19/F</td>
</tr>
<tr>
<td>10.417</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][B]</td>
<td>breath_led_inst/n332_s14/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R9C29[3][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n332_s14/F</td>
</tr>
<tr>
<td>12.776</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>breath_led_inst/n374_s11/I2</td>
</tr>
<tr>
<td>13.875</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n374_s11/F</td>
</tr>
<tr>
<td>13.881</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/n374_s10/I1</td>
</tr>
<tr>
<td>14.507</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n374_s10/F</td>
</tr>
<tr>
<td>14.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.613</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1/CLK</td>
</tr>
<tr>
<td>41.213</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>breath_led_inst/duty_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.678, 47.106%; route: 4.794, 48.278%; tC2Q: 0.458, 4.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_flag_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_flag_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>breath_led_inst/pwm_flag_s2/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_flag_s2/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>breath_led_inst/n394_s13/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n394_s13/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_flag_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>breath_led_inst/pwm_flag_s2/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>breath_led_inst/pwm_flag_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>breath_led_inst/timer_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_1_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>breath_led_inst/n247_s2/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n247_s2/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>breath_led_inst/timer_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>breath_led_inst/timer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>breath_led_inst/timer_3_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_3_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>breath_led_inst/n245_s2/I2</td>
</tr>
<tr>
<td>5.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n245_s2/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>breath_led_inst/timer_3_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>breath_led_inst/timer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>breath_led_inst/timer_0_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_0_s1/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>breath_led_inst/n248_s19/I1</td>
</tr>
<tr>
<td>5.227</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n248_s19/F</td>
</tr>
<tr>
<td>5.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>breath_led_inst/timer_0_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>breath_led_inst/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>breath_led_inst/duty_13_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_13_s1/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>breath_led_inst/n366_s10/I3</td>
</tr>
<tr>
<td>5.227</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n366_s10/F</td>
</tr>
<tr>
<td>5.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>breath_led_inst/duty_13_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>breath_led_inst/duty_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>breath_led_inst/timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_8_s0/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>breath_led_inst/n240_s2/I2</td>
</tr>
<tr>
<td>5.227</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n240_s2/F</td>
</tr>
<tr>
<td>5.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>breath_led_inst/timer_8_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>breath_led_inst/timer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>breath_led_inst/duty_5_s2/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_5_s2/Q</td>
</tr>
<tr>
<td>4.856</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>breath_led_inst/n382_s14/I2</td>
</tr>
<tr>
<td>5.228</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n382_s14/F</td>
</tr>
<tr>
<td>5.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>breath_led_inst/duty_5_s2/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>breath_led_inst/duty_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/state_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/state_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>breath_led_inst/state_0_s5/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>30</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/state_0_s5/Q</td>
</tr>
<tr>
<td>4.863</td>
<td>0.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>breath_led_inst/n328_s16/I1</td>
</tr>
<tr>
<td>5.235</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n328_s16/F</td>
</tr>
<tr>
<td>5.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/state_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>breath_led_inst/state_0_s5/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>breath_led_inst/state_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.788%; route: 0.013, 1.808%; tC2Q: 0.333, 46.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_8_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C11[1][A]</td>
<td>breath_led_inst/pwm_led_inst/n97_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n97_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_18_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[0][A]</td>
<td>breath_led_inst/pwm_led_inst/n87_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n87_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_20_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>breath_led_inst/pwm_led_inst/n85_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n85_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_24_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>breath_led_inst/pwm_led_inst/n81_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n81_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_26_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>breath_led_inst/pwm_led_inst/n79_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n79_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_30_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>breath_led_inst/pwm_led_inst/n75_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n75_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_1_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C10[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n104_s/I0</td>
</tr>
<tr>
<td>5.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n104_s/SUM</td>
</tr>
<tr>
<td>5.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_13_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C12[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n92_s/I0</td>
</tr>
<tr>
<td>5.369</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n92_s/SUM</td>
</tr>
<tr>
<td>5.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>breath_led_inst/timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C29[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>breath_led_inst/n246_s4/I0</td>
</tr>
<tr>
<td>5.409</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" background: #97FFFF;">breath_led_inst/n246_s4/F</td>
</tr>
<tr>
<td>5.409</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>breath_led_inst/timer_2_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>breath_led_inst/timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/duty_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>breath_led_inst/duty_26_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C31[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_26_s1/Q</td>
</tr>
<tr>
<td>5.092</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>breath_led_inst/n340_s10/I3</td>
</tr>
<tr>
<td>5.464</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n340_s10/F</td>
</tr>
<tr>
<td>5.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>breath_led_inst/duty_26_s1/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][B]</td>
<td>breath_led_inst/duty_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.256%; route: 0.242, 25.569%; tC2Q: 0.333, 35.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/timer_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/timer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>breath_led_inst/timer_10_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C28[2][A]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_10_s0/Q</td>
</tr>
<tr>
<td>5.094</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>breath_led_inst/n237_s2/I0</td>
</tr>
<tr>
<td>5.466</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/n237_s2/F</td>
</tr>
<tr>
<td>5.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" font-weight:bold;">breath_led_inst/timer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>breath_led_inst/timer_11_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>breath_led_inst/timer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.194%; route: 0.244, 25.685%; tC2Q: 0.333, 35.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/duty_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>breath_led_inst/duty_7_s1/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_7_s1/Q</td>
</tr>
<tr>
<td>5.469</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/duty_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>breath_led_inst/pwm_led_inst/duty_r_7_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>breath_led_inst/pwm_led_inst/duty_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.619, 65.013%; tC2Q: 0.333, 34.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/duty_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/duty_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>breath_led_inst/duty_11_s2/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">breath_led_inst/duty_11_s2/Q</td>
</tr>
<tr>
<td>5.469</td>
<td>0.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/duty_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>breath_led_inst/pwm_led_inst/duty_r_11_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>breath_led_inst/pwm_led_inst/duty_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.619, 65.013%; tC2Q: 0.333, 34.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_7_s0/Q</td>
</tr>
<tr>
<td>5.084</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C11[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n98_s/I1</td>
</tr>
<tr>
<td>5.478</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n98_s/SUM</td>
</tr>
<tr>
<td>5.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.084</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C13[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n86_s/I1</td>
</tr>
<tr>
<td>5.478</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n86_s/SUM</td>
</tr>
<tr>
<td>5.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_25_s0/Q</td>
</tr>
<tr>
<td>5.084</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/n80_s/I1</td>
</tr>
<tr>
<td>5.478</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n80_s/SUM</td>
</tr>
<tr>
<td>5.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_3_s0/Q</td>
</tr>
<tr>
<td>5.088</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C10[1][B]</td>
<td>breath_led_inst/pwm_led_inst/n102_s/I1</td>
</tr>
<tr>
<td>5.482</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">breath_led_inst/pwm_led_inst/n102_s/SUM</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" font-weight:bold;">breath_led_inst/pwm_led_inst/period_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>104</td>
<td>PLL_R</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>breath_led_inst/pwm_led_inst/period_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/period_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/period_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/period_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/timer_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/timer_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/timer_10_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/timer_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/timer_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/timer_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/duty_29_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/duty_29_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/duty_29_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/duty_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/duty_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/duty_13_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/pwm_led_inst/duty_r_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/pwm_led_inst/duty_r_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/pwm_led_inst/duty_r_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/pwm_led_inst/duty_r_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/pwm_led_inst/duty_r_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/pwm_led_inst/duty_r_14_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/duty_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/duty_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/duty_14_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/pwm_led_inst/duty_r_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/pwm_led_inst/duty_r_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/pwm_led_inst/duty_r_15_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.191</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>breath_led_inst/pwm_led_inst/duty_r_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.851</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.113</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>breath_led_inst/pwm_led_inst/duty_r_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.369</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.554</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>breath_led_inst/pwm_led_inst/duty_r_16_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>104</td>
<td>sys_clk</td>
<td>24.518</td>
<td>0.262</td>
</tr>
<tr>
<td>30</td>
<td>state[0]</td>
<td>29.298</td>
<td>1.516</td>
</tr>
<tr>
<td>29</td>
<td>state[1]</td>
<td>28.928</td>
<td>1.524</td>
</tr>
<tr>
<td>25</td>
<td>n332_18</td>
<td>24.518</td>
<td>1.835</td>
</tr>
<tr>
<td>25</td>
<td>n330_30</td>
<td>33.421</td>
<td>1.660</td>
</tr>
<tr>
<td>16</td>
<td>n354_16</td>
<td>25.243</td>
<td>1.830</td>
</tr>
<tr>
<td>16</td>
<td>n358_16</td>
<td>25.243</td>
<td>2.005</td>
</tr>
<tr>
<td>15</td>
<td>duty[17]</td>
<td>25.739</td>
<td>2.759</td>
</tr>
<tr>
<td>15</td>
<td>n249_33</td>
<td>31.118</td>
<td>1.820</td>
</tr>
<tr>
<td>14</td>
<td>n248_29</td>
<td>30.651</td>
<td>0.860</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C29</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C11</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C13</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C14</td>
<td>79.17%</td>
</tr>
<tr>
<td>R8C17</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C10</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C12</td>
<td>77.78%</td>
</tr>
<tr>
<td>R8C19</td>
<td>76.39%</td>
</tr>
<tr>
<td>R8C20</td>
<td>72.22%</td>
</tr>
<tr>
<td>R8C18</td>
<td>69.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
