// Seed: 1399343048
module module_0 ();
  id_1(
      .id_0(id_2)
  );
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  tri   id_3,
    input  wand  id_4,
    output logic id_5
);
  initial begin
    id_5 <= 1;
  end
  module_0();
  assign id_2 = id_1 - {id_4, id_1};
endmodule
module module_2 (
    input supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wire id_5,
    input wand id_6,
    output tri0 id_7,
    input tri id_8,
    input wand id_9,
    output wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    input uwire id_13,
    output wand id_14,
    output tri0 id_15,
    output uwire id_16,
    input wire id_17,
    input wor id_18,
    output supply0 id_19,
    output supply1 id_20,
    input wor id_21,
    input tri id_22,
    input tri0 id_23,
    output wand id_24,
    input tri id_25
    , id_33,
    output wor id_26,
    output uwire id_27,
    input tri0 id_28,
    output tri id_29,
    output tri id_30,
    input tri0 id_31
);
  assign id_14 = 1;
  module_0();
endmodule
