Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Mar  3 00:32:43 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4fpga_v1_control_sets_placed.rpt
| Design       : nexys4fpga_v1
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            2 |
|    16+ |           27 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             764 |          104 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             764 |           85 |
| Yes          | No                    | No                     |             208 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             750 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------+-----------------------------------+------------------+----------------+
|          Clock Signal         |            Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------+------------------------------------+-----------------------------------+------------------+----------------+
|  generated_clock/inst/clk_183 |                                    | DB/SS[0]                          |                2 |             10 |
|  generated_clock/inst/clk_183 | OUTMUX/BINBCD/bin_reg1             | OUTMUX/BINBCD/done_conversion     |                2 |             10 |
|  generated_clock/inst/clk_183 | OUTMUX/BINBCD/binary_to_bcd_net_33 |                                   |                8 |             32 |
|  generated_clock/inst/clk_183 | OUTMUX/BINBCD/binary_to_bcd_net_33 | OUTMUX/BINBCD/binary_to_bcd_net_1 |                3 |             32 |
|  generated_clock/inst/clk_183 | CTL/control_unit_net_6             | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_183 | CTL/Q[0]                           | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[10][0][0]           | DB/JA_OBUF[1]                     |                5 |             32 |
|  generated_clock/inst/clk_183 | CTL/E[0]                           | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[13][0][0]           | DB/JA_OBUF[1]                     |                2 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[11][0][0]           | DB/JA_OBUF[1]                     |                2 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[12][15][0]          | DB/JA_OBUF[1]                     |                5 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[2][0][0]            | DB/JA_OBUF[1]                     |                2 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[1][0][0]            | DB/JA_OBUF[1]                     |                2 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[5][0][0]            | DB/JA_OBUF[1]                     |                2 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[6][0][0]            | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[4][0][0]            | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[3][0][0]            | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[7][0][0]            | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_183 | CTL/inputs_reg[9][0][0]            | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_183 | CTL/sel[16]                        | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_183 | CTL/control_unit_net_16            | DB/JA_OBUF[1]                     |                2 |             32 |
|  generated_clock/inst/clk_183 | DB/state_reg[16][0]                | DB/JA_OBUF[1]                     |                8 |             36 |
|  generated_clock/inst/clk_183 |                                    | DB/db_count[31]_i_1_n_0           |                8 |             62 |
|  generated_clock/inst/clk_183 | OUTMUX/BINBCD/binary_to_bcd_net_34 | DB/JA_OBUF[1]                     |               11 |             64 |
|  generated_clock/inst/clk_183 | DB/E[0]                            | OUTMUX/BINBCD/binary_to_bcd_net_1 |               10 |             64 |
|  generated_clock/inst/clk_183 |                                    | DB/JA_OBUF[0]                     |               11 |             80 |
|  generated_clock/inst/clk_183 | DB/db_count[31]_i_1_n_0            |                                   |               21 |            176 |
|  generated_clock/inst/clk_183 |                                    | DB/JA_OBUF[1]                     |               64 |            612 |
|  generated_clock/inst/clk_183 |                                    |                                   |              104 |            764 |
+-------------------------------+------------------------------------+-----------------------------------+------------------+----------------+


