{"sha": "5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWI5Y2M5M2ViNTk4MGI1ODA4YmYzZjc4YmJiZTVlM2YzMzhiNzkxNA==", "commit": {"author": {"name": "Richard Sandiford", "email": "rsandifo@redhat.com", "date": "2004-07-13T06:50:27Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2004-07-13T06:50:27Z"}, "message": "invoke.texi: Remove documentation for MIPS -mrnames option.\n\n\t* doc/invoke.texi: Remove documentation for MIPS -mrnames option.\n\t* config/mips/mips.h (mips_reg_names): Don't declare.\n\t(MASK_NAME_REGS): Delete.  Shuffle other MASK_* values down.\n\t(TARGET_NAME_REGS): Delete.\n\t(TARGET_SWITCHES): Remove -mrnames.\n\t(REGISTER_NAMES): Initialise with the old contents of mips_reg_names[].\n\t(ADDITIONAL_REGISTER_NAMES): Remove entries for names mentioned\n\tin REGISTER_NAMES.\n\t* config/mips/mips.c (mips_reg_names, mips_sw_reg_names): Delete.\n\t(override_options): Remove handling of TARGET_NAME_REGS.\n\nFrom-SVN: r84602", "tree": {"sha": "8906ae0bba1d1dc41598e2c42401af398a499f52", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8906ae0bba1d1dc41598e2c42401af398a499f52"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914/comments", "author": null, "committer": null, "parents": [{"sha": "40a350c903278bd4c184e79d6a3c5c55c8da8346", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/40a350c903278bd4c184e79d6a3c5c55c8da8346", "html_url": "https://github.com/Rust-GCC/gccrs/commit/40a350c903278bd4c184e79d6a3c5c55c8da8346"}], "stats": {"total": 399, "additions": 62, "deletions": 337}, "files": [{"sha": "317e736a0e52d68859c1ecc76355fa775fb50eda", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914", "patch": "@@ -1,3 +1,16 @@\n+2004-07-13  Richard Sandiford  <rsandifo@redhat.com>\n+\n+\t* doc/invoke.texi: Remove documentation for MIPS -mrnames option.\n+\t* config/mips/mips.h (mips_reg_names): Don't declare.\n+\t(MASK_NAME_REGS): Delete.  Shuffle other MASK_* values down.\n+\t(TARGET_NAME_REGS): Delete.\n+\t(TARGET_SWITCHES): Remove -mrnames.\n+\t(REGISTER_NAMES): Initialise with the old contents of mips_reg_names[].\n+\t(ADDITIONAL_REGISTER_NAMES): Remove entries for names mentioned\n+\tin REGISTER_NAMES.\n+\t* config/mips/mips.c (mips_reg_names, mips_sw_reg_names): Delete.\n+\t(override_options): Remove handling of TARGET_NAME_REGS.\n+\n 2004-07-13  Richard Sandiford  <rsandifo@redhat.com>\n \n \t* config/mips/mips.h (TARGET_*): Boolify."}, {"sha": "cad6e8d049cf8c8f41266bb6fcd8c8419e81c0a5", "filename": "gcc/config/mips/mips.c", "status": "modified", "additions": 0, "deletions": 66, "changes": 66, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914/gcc%2Fconfig%2Fmips%2Fmips.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914/gcc%2Fconfig%2Fmips%2Fmips.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.c?ref=5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914", "patch": "@@ -531,64 +531,6 @@ static const char *mips_lo_relocs[NUM_SYMBOL_TYPES];\n /* Likewise for HIGHs.  */\n static const char *mips_hi_relocs[NUM_SYMBOL_TYPES];\n \n-/* Hardware names for the registers.  If -mrnames is used, this\n-   will be overwritten with mips_sw_reg_names.  */\n-\n-char mips_reg_names[][8] =\n-{\n- \"$0\",   \"$1\",   \"$2\",   \"$3\",   \"$4\",   \"$5\",   \"$6\",   \"$7\",\n- \"$8\",   \"$9\",   \"$10\",  \"$11\",  \"$12\",  \"$13\",  \"$14\",  \"$15\",\n- \"$16\",  \"$17\",  \"$18\",  \"$19\",  \"$20\",  \"$21\",  \"$22\",  \"$23\",\n- \"$24\",  \"$25\",  \"$26\",  \"$27\",  \"$28\",  \"$sp\",  \"$fp\",  \"$31\",\n- \"$f0\",  \"$f1\",  \"$f2\",  \"$f3\",  \"$f4\",  \"$f5\",  \"$f6\",  \"$f7\",\n- \"$f8\",  \"$f9\",  \"$f10\", \"$f11\", \"$f12\", \"$f13\", \"$f14\", \"$f15\",\n- \"$f16\", \"$f17\", \"$f18\", \"$f19\", \"$f20\", \"$f21\", \"$f22\", \"$f23\",\n- \"$f24\", \"$f25\", \"$f26\", \"$f27\", \"$f28\", \"$f29\", \"$f30\", \"$f31\",\n- \"hi\",   \"lo\",   \"\",     \"$fcc0\",\"$fcc1\",\"$fcc2\",\"$fcc3\",\"$fcc4\",\n- \"$fcc5\",\"$fcc6\",\"$fcc7\",\"\", \"\", \"$arg\", \"$frame\", \"$fakec\",\n- \"$c0r0\", \"$c0r1\", \"$c0r2\", \"$c0r3\", \"$c0r4\", \"$c0r5\", \"$c0r6\", \"$c0r7\",\n- \"$c0r8\", \"$c0r9\", \"$c0r10\",\"$c0r11\",\"$c0r12\",\"$c0r13\",\"$c0r14\",\"$c0r15\",\n- \"$c0r16\",\"$c0r17\",\"$c0r18\",\"$c0r19\",\"$c0r20\",\"$c0r21\",\"$c0r22\",\"$c0r23\",\n- \"$c0r24\",\"$c0r25\",\"$c0r26\",\"$c0r27\",\"$c0r28\",\"$c0r29\",\"$c0r30\",\"$c0r31\",\n- \"$c2r0\", \"$c2r1\", \"$c2r2\", \"$c2r3\", \"$c2r4\", \"$c2r5\", \"$c2r6\", \"$c2r7\",\n- \"$c2r8\", \"$c2r9\", \"$c2r10\",\"$c2r11\",\"$c2r12\",\"$c2r13\",\"$c2r14\",\"$c2r15\",\n- \"$c2r16\",\"$c2r17\",\"$c2r18\",\"$c2r19\",\"$c2r20\",\"$c2r21\",\"$c2r22\",\"$c2r23\",\n- \"$c2r24\",\"$c2r25\",\"$c2r26\",\"$c2r27\",\"$c2r28\",\"$c2r29\",\"$c2r30\",\"$c2r31\",\n- \"$c3r0\", \"$c3r1\", \"$c3r2\", \"$c3r3\", \"$c3r4\", \"$c3r5\", \"$c3r6\", \"$c3r7\",\n- \"$c3r8\", \"$c3r9\", \"$c3r10\",\"$c3r11\",\"$c3r12\",\"$c3r13\",\"$c3r14\",\"$c3r15\",\n- \"$c3r16\",\"$c3r17\",\"$c3r18\",\"$c3r19\",\"$c3r20\",\"$c3r21\",\"$c3r22\",\"$c3r23\",\n- \"$c3r24\",\"$c3r25\",\"$c3r26\",\"$c3r27\",\"$c3r28\",\"$c3r29\",\"$c3r30\",\"$c3r31\"\n-};\n-\n-/* Mips software names for the registers, used to overwrite the\n-   mips_reg_names array.  */\n-\n-char mips_sw_reg_names[][8] =\n-{\n-  \"$zero\",\"$at\",  \"$v0\",  \"$v1\",  \"$a0\",  \"$a1\",  \"$a2\",  \"$a3\",\n-  \"$t0\",  \"$t1\",  \"$t2\",  \"$t3\",  \"$t4\",  \"$t5\",  \"$t6\",  \"$t7\",\n-  \"$s0\",  \"$s1\",  \"$s2\",  \"$s3\",  \"$s4\",  \"$s5\",  \"$s6\",  \"$s7\",\n-  \"$t8\",  \"$t9\",  \"$k0\",  \"$k1\",  \"$gp\",  \"$sp\",  \"$fp\",  \"$ra\",\n-  \"$f0\",  \"$f1\",  \"$f2\",  \"$f3\",  \"$f4\",  \"$f5\",  \"$f6\",  \"$f7\",\n-  \"$f8\",  \"$f9\",  \"$f10\", \"$f11\", \"$f12\", \"$f13\", \"$f14\", \"$f15\",\n-  \"$f16\", \"$f17\", \"$f18\", \"$f19\", \"$f20\", \"$f21\", \"$f22\", \"$f23\",\n-  \"$f24\", \"$f25\", \"$f26\", \"$f27\", \"$f28\", \"$f29\", \"$f30\", \"$f31\",\n-  \"hi\",   \"lo\",   \"\",     \"$fcc0\",\"$fcc1\",\"$fcc2\",\"$fcc3\",\"$fcc4\",\n-  \"$fcc5\",\"$fcc6\",\"$fcc7\",\"$rap\", \"\", \"$arg\", \"$frame\", \"$fakec\",\n-  \"$c0r0\", \"$c0r1\", \"$c0r2\", \"$c0r3\", \"$c0r4\", \"$c0r5\", \"$c0r6\", \"$c0r7\",\n-  \"$c0r8\", \"$c0r9\", \"$c0r10\",\"$c0r11\",\"$c0r12\",\"$c0r13\",\"$c0r14\",\"$c0r15\",\n-  \"$c0r16\",\"$c0r17\",\"$c0r18\",\"$c0r19\",\"$c0r20\",\"$c0r21\",\"$c0r22\",\"$c0r23\",\n-  \"$c0r24\",\"$c0r25\",\"$c0r26\",\"$c0r27\",\"$c0r28\",\"$c0r29\",\"$c0r30\",\"$c0r31\",\n-  \"$c2r0\", \"$c2r1\", \"$c2r2\", \"$c2r3\", \"$c2r4\", \"$c2r5\", \"$c2r6\", \"$c2r7\",\n-  \"$c2r8\", \"$c2r9\", \"$c2r10\",\"$c2r11\",\"$c2r12\",\"$c2r13\",\"$c2r14\",\"$c2r15\",\n-  \"$c2r16\",\"$c2r17\",\"$c2r18\",\"$c2r19\",\"$c2r20\",\"$c2r21\",\"$c2r22\",\"$c2r23\",\n-  \"$c2r24\",\"$c2r25\",\"$c2r26\",\"$c2r27\",\"$c2r28\",\"$c2r29\",\"$c2r30\",\"$c2r31\",\n-  \"$c3r0\", \"$c3r1\", \"$c3r2\", \"$c3r3\", \"$c3r4\", \"$c3r5\", \"$c3r6\", \"$c3r7\",\n-  \"$c3r8\", \"$c3r9\", \"$c3r10\",\"$c3r11\",\"$c3r12\",\"$c3r13\",\"$c3r14\",\"$c3r15\",\n-  \"$c3r16\",\"$c3r17\",\"$c3r18\",\"$c3r19\",\"$c3r20\",\"$c3r21\",\"$c3r22\",\"$c3r23\",\n-  \"$c3r24\",\"$c3r25\",\"$c3r26\",\"$c3r27\",\"$c3r28\",\"$c3r29\",\"$c3r30\",\"$c3r31\"\n-};\n-\n /* Map hard register number to register class */\n const enum reg_class mips_regno_to_class[] =\n {\n@@ -4837,14 +4779,6 @@ override_options (void)\n       && (target_flags_explicit & MASK_EXPLICIT_RELOCS) == 0)\n     target_flags &= ~MASK_EXPLICIT_RELOCS;\n \n-  /* -mrnames says to use the MIPS software convention for register\n-     names instead of the hardware names (ie, $a0 instead of $4).\n-     We do this by switching the names in mips_reg_names, which the\n-     reg_names points into via the REGISTER_NAMES macro.  */\n-\n-  if (TARGET_NAME_REGS)\n-    memcpy (mips_reg_names, mips_sw_reg_names, sizeof (mips_reg_names));\n-\n   /* -mvr4130-align is a \"speed over size\" optimization: it usually produces\n      faster code, but at the expense of more nops.  Enable it at -O3 and\n      above.  */"}, {"sha": "829168d6867fe3b337163f058f496a8dac1a114b", "filename": "gcc/config/mips/mips.h", "status": "modified", "additions": 49, "deletions": 260, "changes": 309, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914/gcc%2Fconfig%2Fmips%2Fmips.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914/gcc%2Fconfig%2Fmips%2Fmips.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.h?ref=5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914", "patch": "@@ -98,7 +98,6 @@ struct mips_cpu_info {\n   int isa;\n };\n \n-extern char mips_reg_names[][8];\t/* register names (a0 vs. $4).  */\n extern char mips_print_operand_punct[256]; /* print_operand punctuation chars */\n extern const char *current_function_file; /* filename current function is in */\n extern int num_source_filenames;\t/* current .file # */\n@@ -145,34 +144,33 @@ extern const struct mips_cpu_info *mips_tune_info;\n #define MASK_NO_FUSED_MADD 0x00000008   /* Don't generate floating point\n \t\t\t\t\t   multiply-add operations.  */\n #define MASK_GAS\t   0x00000010\t/* Gas used instead of MIPS as */\n-#define MASK_NAME_REGS\t   0x00000020\t/* Use MIPS s/w reg name convention */\n-#define MASK_EXPLICIT_RELOCS 0x00000040 /* Use relocation operators.  */\n-#define MASK_MEMCPY\t   0x00000080\t/* call memcpy instead of inline code*/\n-#define MASK_SOFT_FLOAT\t   0x00000100\t/* software floating point */\n-#define MASK_FLOAT64\t   0x00000200\t/* fp registers are 64 bits */\n-#define MASK_ABICALLS\t   0x00000400\t/* emit .abicalls/.cprestore/.cpload */\n-#define MASK_XGOT\t   0x00000800\t/* emit big-got PIC */\n-#define MASK_LONG_CALLS\t   0x00001000\t/* Always call through a register */\n-#define MASK_64BIT\t   0x00002000\t/* Use 64 bit GP registers and insns */\n-#define MASK_EMBEDDED_DATA 0x00004000\t/* Reduce RAM usage, not fast code */\n-#define MASK_BIG_ENDIAN\t   0x00008000\t/* Generate big endian code */\n-#define MASK_SINGLE_FLOAT  0x00010000\t/* Only single precision FPU.  */\n-#define MASK_MAD\t   0x00020000\t/* Generate mad/madu as on 4650.  */\n-#define MASK_4300_MUL_FIX  0x00040000   /* Work-around early Vr4300 CPU bug */\n-#define MASK_MIPS16\t   0x00080000\t/* Generate mips16 code */\n+#define MASK_EXPLICIT_RELOCS 0x00000020 /* Use relocation operators.  */\n+#define MASK_MEMCPY\t   0x00000040\t/* call memcpy instead of inline code*/\n+#define MASK_SOFT_FLOAT\t   0x00000080\t/* software floating point */\n+#define MASK_FLOAT64\t   0x00000100\t/* fp registers are 64 bits */\n+#define MASK_ABICALLS\t   0x00000200\t/* emit .abicalls/.cprestore/.cpload */\n+#define MASK_XGOT\t   0x00000400\t/* emit big-got PIC */\n+#define MASK_LONG_CALLS\t   0x00000800\t/* Always call through a register */\n+#define MASK_64BIT\t   0x00001000\t/* Use 64 bit GP registers and insns */\n+#define MASK_EMBEDDED_DATA 0x00002000\t/* Reduce RAM usage, not fast code */\n+#define MASK_BIG_ENDIAN\t   0x00004000\t/* Generate big endian code */\n+#define MASK_SINGLE_FLOAT  0x00008000\t/* Only single precision FPU.  */\n+#define MASK_MAD\t   0x00010000\t/* Generate mad/madu as on 4650.  */\n+#define MASK_4300_MUL_FIX  0x00020000   /* Work-around early Vr4300 CPU bug */\n+#define MASK_MIPS16\t   0x00040000\t/* Generate mips16 code */\n #define MASK_NO_CHECK_ZERO_DIV \\\n-\t\t\t   0x00100000\t/* divide by zero checking */\n-#define MASK_BRANCHLIKELY  0x00200000   /* Generate Branch Likely\n+\t\t\t   0x00080000\t/* divide by zero checking */\n+#define MASK_BRANCHLIKELY  0x00100000   /* Generate Branch Likely\n \t\t\t\t\t   instructions.  */\n #define MASK_UNINIT_CONST_IN_RODATA \\\n-\t\t\t   0x00400000\t/* Store uninitialized\n+\t\t\t   0x00200000\t/* Store uninitialized\n \t\t\t\t\t   consts in rodata */\n-#define MASK_FIX_R4000\t   0x00800000\t/* Work around R4000 errata.  */\n-#define MASK_FIX_R4400\t   0x01000000\t/* Work around R4400 errata.  */\n-#define MASK_FIX_SB1\t   0x02000000\t/* Work around SB-1 errata.  */\n-#define MASK_FIX_VR4120\t   0x04000000   /* Work around VR4120 errata.  */\n-#define MASK_VR4130_ALIGN  0x08000000\t/* Perform VR4130 alignment opts.  */\n-#define MASK_FP_EXCEPTIONS 0x10000000   /* FP exceptions are enabled.  */\n+#define MASK_FIX_R4000\t   0x00400000\t/* Work around R4000 errata.  */\n+#define MASK_FIX_R4400\t   0x00800000\t/* Work around R4400 errata.  */\n+#define MASK_FIX_SB1\t   0x01000000\t/* Work around SB-1 errata.  */\n+#define MASK_FIX_VR4120\t   0x02000000   /* Work around VR4120 errata.  */\n+#define MASK_VR4130_ALIGN  0x04000000\t/* Perform VR4130 alignment opts.  */\n+#define MASK_FP_EXCEPTIONS 0x08000000   /* FP exceptions are enabled.  */\n \n \t\t\t\t\t/* Debug switches, not documented */\n #define MASK_DEBUG\t0\t\t/* unused */\n@@ -198,9 +196,6 @@ extern const struct mips_cpu_info *mips_tune_info;\n #define TARGET_DEBUG_MODE\t((target_flags & MASK_DEBUG) != 0)\n #define TARGET_DEBUG_D_MODE\t((target_flags & MASK_DEBUG_D) != 0)\n \n-\t\t\t\t\t/* Reg. Naming in .s ($21 vs. $a0) */\n-#define TARGET_NAME_REGS\t((target_flags & MASK_NAME_REGS) != 0)\n-\n \t\t\t\t\t/* call memcpy instead of inline code */\n #define TARGET_MEMCPY\t\t((target_flags & MASK_MEMCPY) != 0)\n \n@@ -553,10 +548,6 @@ extern const struct mips_cpu_info *mips_tune_info;\n      N_(\"Use MIPS as\")},\t\t\t\t\t\t\\\n   {\"gas\",\t\t  MASK_GAS,\t\t\t\t\t\\\n      N_(\"Use GNU as\")},\t\t\t\t\t\t\t\\\n-  {\"rnames\",\t\t  MASK_NAME_REGS,\t\t\t\t\\\n-     N_(\"Use symbolic register names\")},\t\t\t\t\\\n-  {\"no-rnames\",\t\t -MASK_NAME_REGS,\t\t\t\t\\\n-     N_(\"Don't use symbolic register names\")},\t\t\t\t\\\n   {\"gpOPT\",\t\t  0,\t\t\t\t\t\t\\\n      N_(\"Use GP relative sdata/sbss sections (now ignored)\")},\t\t\\\n   {\"gpopt\",\t\t  0,\t\t\t\t\t\t\\\n@@ -2792,237 +2783,37 @@ typedef struct mips_args {\n #define ASM_APP_OFF \" #NO_APP\\n\"\n #endif\n \n-/* How to refer to registers in assembler output.\n-   This sequence is indexed by compiler's hard-register-number (see above).\n-\n-   In order to support the two different conventions for register names,\n-   we use the name of a table set up in mips.c, which is overwritten\n-   if -mrnames is used.  */\n-\n-#define REGISTER_NAMES\t\t\t\t\t\t\t\\\n-{\t\t\t\t\t\t\t\t\t\\\n-  &mips_reg_names[ 0][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[ 1][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[ 2][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[ 3][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[ 4][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[ 5][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[ 6][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[ 7][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[ 8][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[ 9][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[10][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[11][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[12][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[13][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[14][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[15][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[16][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[17][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[18][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[19][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[20][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[21][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[22][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[23][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[24][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[25][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[26][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[27][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[28][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[29][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[30][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[31][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[32][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[33][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[34][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[35][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[36][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[37][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[38][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[39][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[40][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[41][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[42][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[43][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[44][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[45][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[46][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[47][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[48][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[49][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[50][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[51][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[52][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[53][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[54][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[55][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[56][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[57][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[58][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[59][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[60][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[61][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[62][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[63][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[64][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[65][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[66][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[67][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[68][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[69][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[70][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[71][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[72][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[73][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[74][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[75][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[76][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[77][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[78][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[79][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[80][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[81][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[82][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[83][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[84][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[85][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[86][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[87][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[88][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[89][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[90][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[91][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[92][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[93][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[94][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[95][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[96][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[97][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[98][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[99][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[100][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[101][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[102][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[103][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[104][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[105][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[106][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[107][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[108][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[109][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[110][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[111][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[112][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[113][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[114][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[115][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[116][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[117][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[118][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[119][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[120][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[121][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[122][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[123][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[124][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[125][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[126][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[127][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[128][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[129][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[130][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[131][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[132][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[133][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[134][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[135][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[136][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[137][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[138][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[139][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[140][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[141][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[142][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[143][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[144][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[145][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[146][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[147][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[148][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[149][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[150][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[151][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[152][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[153][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[154][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[155][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[156][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[157][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[158][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[159][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[160][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[161][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[162][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[163][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[164][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[165][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[166][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[167][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[168][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[169][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[170][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[171][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[172][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[173][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[174][0],\t\t\t\t\t\t\\\n-  &mips_reg_names[175][0]\t\t\t\t\t\t\\\n-}\n-\n-/* If defined, a C initializer for an array of structures\n-   containing a name and a register number.  This macro defines\n-   additional names for hard registers, thus allowing the `asm'\n-   option in declarations to refer to registers using alternate\n-   names.\n-\n-   We define both names for the integer registers here.  */\n+#define REGISTER_NAMES\t\t\t\t\t\t\t   \\\n+{ \"$0\",   \"$1\",   \"$2\",   \"$3\",   \"$4\",   \"$5\",   \"$6\",   \"$7\",\t\t   \\\n+  \"$8\",   \"$9\",   \"$10\",  \"$11\",  \"$12\",  \"$13\",  \"$14\",  \"$15\",\t   \\\n+  \"$16\",  \"$17\",  \"$18\",  \"$19\",  \"$20\",  \"$21\",  \"$22\",  \"$23\",\t   \\\n+  \"$24\",  \"$25\",  \"$26\",  \"$27\",  \"$28\",  \"$sp\",  \"$fp\",  \"$31\",\t   \\\n+  \"$f0\",  \"$f1\",  \"$f2\",  \"$f3\",  \"$f4\",  \"$f5\",  \"$f6\",  \"$f7\",\t   \\\n+  \"$f8\",  \"$f9\",  \"$f10\", \"$f11\", \"$f12\", \"$f13\", \"$f14\", \"$f15\",\t   \\\n+  \"$f16\", \"$f17\", \"$f18\", \"$f19\", \"$f20\", \"$f21\", \"$f22\", \"$f23\",\t   \\\n+  \"$f24\", \"$f25\", \"$f26\", \"$f27\", \"$f28\", \"$f29\", \"$f30\", \"$f31\",\t   \\\n+  \"hi\",   \"lo\",   \"\",     \"$fcc0\",\"$fcc1\",\"$fcc2\",\"$fcc3\",\"$fcc4\",\t   \\\n+  \"$fcc5\",\"$fcc6\",\"$fcc7\",\"\", \"\", \"$arg\", \"$frame\", \"$fakec\",\t\t   \\\n+  \"$c0r0\", \"$c0r1\", \"$c0r2\", \"$c0r3\", \"$c0r4\", \"$c0r5\", \"$c0r6\", \"$c0r7\",  \\\n+  \"$c0r8\", \"$c0r9\", \"$c0r10\",\"$c0r11\",\"$c0r12\",\"$c0r13\",\"$c0r14\",\"$c0r15\", \\\n+  \"$c0r16\",\"$c0r17\",\"$c0r18\",\"$c0r19\",\"$c0r20\",\"$c0r21\",\"$c0r22\",\"$c0r23\", \\\n+  \"$c0r24\",\"$c0r25\",\"$c0r26\",\"$c0r27\",\"$c0r28\",\"$c0r29\",\"$c0r30\",\"$c0r31\", \\\n+  \"$c2r0\", \"$c2r1\", \"$c2r2\", \"$c2r3\", \"$c2r4\", \"$c2r5\", \"$c2r6\", \"$c2r7\",  \\\n+  \"$c2r8\", \"$c2r9\", \"$c2r10\",\"$c2r11\",\"$c2r12\",\"$c2r13\",\"$c2r14\",\"$c2r15\", \\\n+  \"$c2r16\",\"$c2r17\",\"$c2r18\",\"$c2r19\",\"$c2r20\",\"$c2r21\",\"$c2r22\",\"$c2r23\", \\\n+  \"$c2r24\",\"$c2r25\",\"$c2r26\",\"$c2r27\",\"$c2r28\",\"$c2r29\",\"$c2r30\",\"$c2r31\", \\\n+  \"$c3r0\", \"$c3r1\", \"$c3r2\", \"$c3r3\", \"$c3r4\", \"$c3r5\", \"$c3r6\", \"$c3r7\",  \\\n+  \"$c3r8\", \"$c3r9\", \"$c3r10\",\"$c3r11\",\"$c3r12\",\"$c3r13\",\"$c3r14\",\"$c3r15\", \\\n+  \"$c3r16\",\"$c3r17\",\"$c3r18\",\"$c3r19\",\"$c3r20\",\"$c3r21\",\"$c3r22\",\"$c3r23\", \\\n+  \"$c3r24\",\"$c3r25\",\"$c3r26\",\"$c3r27\",\"$c3r28\",\"$c3r29\",\"$c3r30\",\"$c3r31\" }\n+\n+/* List the \"software\" names for each register.  Also list the numerical\n+   names for $fp and $sp.  */\n \n #define ADDITIONAL_REGISTER_NAMES\t\t\t\t\t\\\n {\t\t\t\t\t\t\t\t\t\\\n-  { \"$0\",\t 0 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$1\",\t 1 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$2\",\t 2 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$3\",\t 3 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$4\",\t 4 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$5\",\t 5 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$6\",\t 6 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$7\",\t 7 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$8\",\t 8 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$9\",\t 9 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$10\",\t10 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$11\",\t11 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$12\",\t12 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$13\",\t13 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$14\",\t14 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$15\",\t15 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$16\",\t16 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$17\",\t17 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$18\",\t18 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$19\",\t19 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$20\",\t20 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$21\",\t21 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$22\",\t22 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$23\",\t23 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$24\",\t24 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$25\",\t25 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$26\",\t26 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$27\",\t27 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$28\",\t28 + GP_REG_FIRST },\t\t\t\t\t\\\n   { \"$29\",\t29 + GP_REG_FIRST },\t\t\t\t\t\\\n   { \"$30\",\t30 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$31\",\t31 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$sp\",\t29 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$fp\",\t30 + GP_REG_FIRST },\t\t\t\t\t\\\n   { \"at\",\t 1 + GP_REG_FIRST },\t\t\t\t\t\\\n   { \"v0\",\t 2 + GP_REG_FIRST },\t\t\t\t\t\\\n   { \"v1\",\t 3 + GP_REG_FIRST },\t\t\t\t\t\\\n@@ -3054,8 +2845,6 @@ typedef struct mips_args {\n   { \"sp\",\t29 + GP_REG_FIRST },\t\t\t\t\t\\\n   { \"fp\",\t30 + GP_REG_FIRST },\t\t\t\t\t\\\n   { \"ra\",\t31 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$sp\",\t29 + GP_REG_FIRST },\t\t\t\t\t\\\n-  { \"$fp\",\t30 + GP_REG_FIRST }\t\t\t\t\t\\\n   ALL_COP_ADDITIONAL_REGISTER_NAMES\t\t\t\t\t\\\n }\n "}, {"sha": "0ffc8524039a73bc0a74bce69c39a391325d012e", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 0, "deletions": 11, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=5b9cc93eb5980b5808bf3f78bbbe5e3f338b7914", "patch": "@@ -537,7 +537,6 @@ in the following sections.\n -muninit-const-in-rodata  -mno-uninit-const-in-rodata @gol\n -msplit-addresses  -mno-split-addresses  @gol\n -mexplicit-relocs  -mno-explicit-relocs  @gol\n--mrnames  -mno-rnames @gol\n -mcheck-zero-division  -mno-check-zero-division @gol\n -mmemcpy  -mno-memcpy  -mlong-calls  -mno-long-calls @gol\n -mmad  -mno-mad  -mfused-madd  -mno-fused-madd  -nocpp @gol\n@@ -9163,16 +9162,6 @@ depends on whether a symbol is local or global.  In some rare cases,\n GCC will not be able to decide this until the whole compilation unit\n has been read.\n \n-@item -mrnames\n-@itemx -mno-rnames\n-@opindex mrnames\n-@opindex mno-rnames\n-Generate (do not generate) code that refers to registers using their\n-software names.  The default is @option{-mno-rnames}, which tells GCC\n-to use hardware names like @samp{$4} instead of software names like\n-@samp{a0}.  The only assembler known to support @option{-rnames} is\n-the Algorithmics assembler.\n-\n @item -mcheck-zero-division\n @itemx -mno-check-zero-division\n @opindex mcheck-zero-division"}]}