#! /home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-68-g1fdeb7b98)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/system.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/v2005_math.vpi";
:vpi_module "/home/lrocarom/Documents/MASTER_HPC/Q1/PROCESSOR_ARCHITECTURE/PRACTIQUES/iverilog_v12_0/install/lib/ivl/va_math.vpi";
S_0xa31600 .scope module, "branch_comparision" "branch_comparision" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "branch_operation";
    .port_info 1 /INPUT 32 "data_register_a";
    .port_info 2 /INPUT 32 "data_register_b";
    .port_info 3 /OUTPUT 1 "branch";
v0xa4ae70_0 .var "branch", 0 0;
o0x7ffb39ac1048 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0xa32740_0 .net "branch_operation", 3 0, o0x7ffb39ac1048;  0 drivers
o0x7ffb39ac1078 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xa32840_0 .net "data_register_a", 31 0, o0x7ffb39ac1078;  0 drivers
o0x7ffb39ac10a8 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xa36620_0 .net "data_register_b", 31 0, o0x7ffb39ac10a8;  0 drivers
E_0x9e0610 .event anyedge, v0xa32740_0, v0xa32840_0, v0xa36620_0;
S_0xa503c0 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
v0xa7b110_0 .var "clk", 0 0;
v0xa7b1b0_0 .var "reset", 0 0;
S_0xa67760 .scope module, "mycpu" "cpu" 3 9, 4 3 0, S_0xa503c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x7ffb39a780f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xa77730_0 .net/2u *"_ivl_0", 1 0, L_0x7ffb39a780f0;  1 drivers
L_0x7ffb39a78180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xa77830_0 .net/2u *"_ivl_12", 1 0, L_0x7ffb39a78180;  1 drivers
v0xa77910_0 .net *"_ivl_14", 0 0, L_0xa7dda0;  1 drivers
L_0x7ffb39a781c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xa779b0_0 .net/2u *"_ivl_16", 1 0, L_0x7ffb39a781c8;  1 drivers
v0xa77a90_0 .net *"_ivl_18", 0 0, L_0xa7dee0;  1 drivers
v0xa77ba0_0 .net *"_ivl_2", 0 0, L_0xa7d790;  1 drivers
v0xa77c60_0 .net *"_ivl_20", 31 0, L_0xa7e010;  1 drivers
L_0x7ffb39a78138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xa77d40_0 .net/2u *"_ivl_4", 1 0, L_0x7ffb39a78138;  1 drivers
v0xa77e20_0 .net *"_ivl_6", 0 0, L_0xa7d920;  1 drivers
v0xa77ee0_0 .net *"_ivl_8", 31 0, L_0xa7da10;  1 drivers
v0xa77fc0_0 .net "alu_op1_real", 31 0, L_0xa7db50;  1 drivers
v0xa78080_0 .net "alu_op2_real", 31 0, L_0xa7e150;  1 drivers
v0xa78140_0 .net "alu_operation", 0 0, v0xa6cf30_0;  1 drivers
v0xa78230_0 .net "alu_output", 31 0, v0xa68e80_0;  1 drivers
v0xa782d0_0 .net "alu_type", 3 0, v0xa6d010_0;  1 drivers
v0xa78390_0 .net "branch", 0 0, v0xa6d0d0_0;  1 drivers
v0xa78430_0 .net "branch_type_operation", 3 0, v0xa6d1d0_0;  1 drivers
v0xa78600_0 .net "clk", 0 0, v0xa7b110_0;  1 drivers
v0xa786a0_0 .net "data_register_d", 31 0, L_0xa7eaf0;  1 drivers
v0xa787b0_0 .net "data_register_rs1", 31 0, L_0xa7e580;  1 drivers
v0xa78870_0 .net "data_register_rs2", 31 0, L_0xa7e820;  1 drivers
v0xa78930_0 .net "ex_alu_type", 3 0, v0xa6b490_0;  1 drivers
v0xa78a40_0 .net "ex_branch", 0 0, v0xa6b550_0;  1 drivers
v0xa78b30_0 .net "ex_branch_type", 3 0, v0xa6b620_0;  1 drivers
v0xa78bf0_0 .net "ex_data_rs1", 31 0, v0xa6b6c0_0;  1 drivers
v0xa78c90_0 .net "ex_data_rs2", 31 0, v0xa6b7a0_0;  1 drivers
v0xa78d30_0 .net "ex_imm_i_type", 31 0, v0xa6b880_0;  1 drivers
v0xa78e20_0 .net "ex_imm_s_type", 31 0, v0xa6b970_0;  1 drivers
v0xa78f30_0 .net "ex_jump", 0 0, v0xa6ba40_0;  1 drivers
v0xa78fd0_0 .net "ex_load_mem", 0 0, v0xa6bae0_0;  1 drivers
v0xa79100_0 .net "ex_panic", 0 0, v0xa6bb80_0;  1 drivers
v0xa791a0_0 .net "ex_reg_d", 4 0, v0xa6bc40_0;  1 drivers
v0xa79240_0 .net "ex_reg_rs1", 4 0, v0xa6bd00_0;  1 drivers
v0xa794f0_0 .net "ex_reg_rs2", 4 0, v0xa6bdc0_0;  1 drivers
v0xa79600_0 .net "ex_store_mem", 0 0, v0xa6bea0_0;  1 drivers
v0xa796a0_0 .net "ex_write_reg", 0 0, v0xa6bf90_0;  1 drivers
v0xa79740_0 .net "forwardA", 1 0, v0xa73660_0;  1 drivers
v0xa79800_0 .net "forwardB", 1 0, v0xa73700_0;  1 drivers
v0xa798a0_0 .net "imm_i_type", 31 0, L_0xa7c8d0;  1 drivers
v0xa79940_0 .net "imm_s_type", 31 0, L_0xa7cd40;  1 drivers
v0xa79a00_0 .net "instruction", 31 0, L_0xa024a0;  1 drivers
v0xa79ac0_0 .net "instruction_pipeline", 31 0, v0xa706a0_0;  1 drivers
v0xa79b80_0 .net "jump", 0 0, v0xa6d450_0;  1 drivers
v0xa79c20_0 .net "m_alu_output", 31 0, v0xa41810_0;  1 drivers
v0xa79ce0_0 .net "m_load_mem", 0 0, v0xa67e10_0;  1 drivers
v0xa79dd0_0 .net "m_register_d", 4 0, v0xa682b0_0;  1 drivers
v0xa79e90_0 .net "m_store_mem", 0 0, v0xa67f90_0;  1 drivers
v0xa79f30_0 .net "m_write_reg", 0 0, v0xa68110_0;  1 drivers
v0xa7a060_0 .net "mem_read_word", 0 0, v0xa6d4f0_0;  1 drivers
v0xa7a100_0 .net "mem_write_word", 0 0, v0xa6d7c0_0;  1 drivers
o0x7ffb39ac32c8 .functor BUFZ 13, c4<zzzzzzzzzzzzz>; HiZ drive
v0xa7a1a0_0 .net "offset", 12 0, o0x7ffb39ac32c8;  0 drivers
v0xa7a260_0 .net "panic", 0 0, v0xa6d6f0_0;  1 drivers
v0xa7a300_0 .net "pc_pipeline", 31 0, v0xa70870_0;  1 drivers
v0xa7a3c0_0 .net "program_counter", 31 0, L_0x9f79e0;  1 drivers
v0xa7a4f0_0 .net "reg_d", 4 0, L_0xa7c280;  1 drivers
v0xa7a5b0_0 .net "reg_rs1", 4 0, L_0xa7c450;  1 drivers
v0xa7a670_0 .net "reg_rs2", 4 0, L_0xa7c520;  1 drivers
v0xa7a7c0_0 .net "reset", 0 0, v0xa7b1b0_0;  1 drivers
o0x7ffb39ac18e8 .functor BUFZ 1, c4<z>; HiZ drive
v0xa7a860_0 .net "rst", 0 0, o0x7ffb39ac18e8;  0 drivers
v0xa7a900_0 .net "stall", 0 0, v0xa730c0_0;  1 drivers
v0xa7a9a0_0 .net "wb_data_in", 31 0, L_0xa7d6f0;  1 drivers
v0xa7aa40_0 .net "wb_data_out", 31 0, v0xa743f0_0;  1 drivers
v0xa7ab00_0 .net "wb_register_d", 4 0, v0xa741c0_0;  1 drivers
v0xa7abc0_0 .net "wb_write_reg", 0 0, v0xa74030_0;  1 drivers
v0xa7ac60_0 .net "write_reg", 0 0, v0xa6d890_0;  1 drivers
L_0xa7d790 .cmp/eq 2, v0xa73660_0, L_0x7ffb39a780f0;
L_0xa7d920 .cmp/eq 2, v0xa73660_0, L_0x7ffb39a78138;
L_0xa7da10 .functor MUXZ 32, v0xa6b6c0_0, v0xa743f0_0, L_0xa7d920, C4<>;
L_0xa7db50 .functor MUXZ 32, L_0xa7da10, v0xa41810_0, L_0xa7d790, C4<>;
L_0xa7dda0 .cmp/eq 2, v0xa73700_0, L_0x7ffb39a78180;
L_0xa7dee0 .cmp/eq 2, v0xa73700_0, L_0x7ffb39a781c8;
L_0xa7e010 .functor MUXZ 32, v0xa6b7a0_0, v0xa743f0_0, L_0xa7dee0, C4<>;
L_0xa7e150 .functor MUXZ 32, L_0xa7e010, v0xa41810_0, L_0xa7dda0, C4<>;
S_0xa67930 .scope module, "alu_register" "alu_register" 4 177, 5 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "is_write_in";
    .port_info 3 /INPUT 1 "is_load_in";
    .port_info 4 /INPUT 1 "is_store_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "register_d_in";
    .port_info 7 /OUTPUT 1 "is_write_out";
    .port_info 8 /OUTPUT 1 "is_load_out";
    .port_info 9 /OUTPUT 1 "is_store_out";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 5 "register_d_out";
v0xa366c0_0 .net "alu_result_in", 31 0, v0xa68e80_0;  alias, 1 drivers
v0xa41810_0 .var "alu_result_out", 31 0;
v0xa418b0_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa67d50_0 .net "is_load_in", 0 0, v0xa6bae0_0;  alias, 1 drivers
v0xa67e10_0 .var "is_load_out", 0 0;
v0xa67ed0_0 .net "is_store_in", 0 0, v0xa6bea0_0;  alias, 1 drivers
v0xa67f90_0 .var "is_store_out", 0 0;
v0xa68050_0 .net "is_write_in", 0 0, v0xa6bf90_0;  alias, 1 drivers
v0xa68110_0 .var "is_write_out", 0 0;
v0xa681d0_0 .net "register_d_in", 4 0, v0xa6bc40_0;  alias, 1 drivers
v0xa682b0_0 .var "register_d_out", 4 0;
v0xa68390_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
E_0x9e0ac0 .event posedge, v0xa68390_0, v0xa418b0_0;
S_0xa685d0 .scope module, "alu_stage" "alu_stage" 4 163, 6 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_op1";
    .port_info 3 /INPUT 32 "alu_op2";
    .port_info 4 /INPUT 4 "alu_operation";
    .port_info 5 /INPUT 1 "is_write_in";
    .port_info 6 /INPUT 1 "is_store_in";
    .port_info 7 /INPUT 1 "is_load_in";
    .port_info 8 /INPUT 1 "is_branch";
    .port_info 9 /INPUT 32 "imm_i_type";
    .port_info 10 /INPUT 32 "imm_s_type";
    .port_info 11 /OUTPUT 32 "alu_result";
P_0x9c4160 .param/l "CMD_ADD" 1 6 16, C4<0001>;
L_0xa7cb10 .functor OR 1, v0xa6bae0_0, v0xa6bea0_0, C4<0>, C4<0>;
v0xa68fa0_0 .net *"_ivl_0", 31 0, L_0xa7cf10;  1 drivers
v0xa690a0_0 .net *"_ivl_5", 0 0, L_0xa7cb10;  1 drivers
L_0x7ffb39a78060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xa69160_0 .net/2u *"_ivl_6", 3 0, L_0x7ffb39a78060;  1 drivers
v0xa69220_0 .net "alu_op1", 31 0, L_0xa7db50;  alias, 1 drivers
v0xa69310_0 .net "alu_op2", 31 0, L_0xa7e150;  alias, 1 drivers
v0xa69420_0 .net "alu_operation", 3 0, v0xa6b490_0;  alias, 1 drivers
v0xa69500_0 .net "alu_result", 31 0, v0xa68e80_0;  alias, 1 drivers
v0xa69610_0 .net "alu_src_b", 31 0, L_0xa7d040;  1 drivers
v0xa696d0_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa69800_0 .net "effective_alu_op", 3 0, L_0xa7d180;  1 drivers
v0xa698d0_0 .net "imm_i_type", 31 0, v0xa6b880_0;  alias, 1 drivers
v0xa69970_0 .net "imm_s_type", 31 0, v0xa6b970_0;  alias, 1 drivers
v0xa69a50_0 .net "is_branch", 0 0, v0xa6b550_0;  alias, 1 drivers
v0xa69b10_0 .net "is_load_in", 0 0, v0xa6bae0_0;  alias, 1 drivers
v0xa69be0_0 .net "is_store_in", 0 0, v0xa6bea0_0;  alias, 1 drivers
v0xa69cb0_0 .net "is_write_in", 0 0, v0xa6bf90_0;  alias, 1 drivers
v0xa69d80_0 .net "rst", 0 0, o0x7ffb39ac18e8;  alias, 0 drivers
L_0xa7cf10 .functor MUXZ 32, L_0xa7e150, v0xa6b970_0, v0xa6bea0_0, C4<>;
L_0xa7d040 .functor MUXZ 32, L_0xa7cf10, v0xa6b880_0, v0xa6bae0_0, C4<>;
L_0xa7d180 .functor MUXZ 4, v0xa6b490_0, L_0x7ffb39a78060, L_0xa7cb10, C4<>;
S_0xa68930 .scope module, "alu" "alu_module" 6 33, 7 4 0, S_0xa685d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_a";
    .port_info 1 /INPUT 32 "reg_b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result_value";
v0xa68be0_0 .net "alu_ctrl", 3 0, L_0xa7d180;  alias, 1 drivers
v0xa68ce0_0 .net "reg_a", 31 0, L_0xa7db50;  alias, 1 drivers
v0xa68dc0_0 .net "reg_b", 31 0, L_0xa7d040;  alias, 1 drivers
v0xa68e80_0 .var "result_value", 31 0;
E_0x9e13b0 .event anyedge, v0xa68be0_0, v0xa68ce0_0, v0xa68dc0_0;
S_0xa69f60 .scope module, "decoder_register" "id_register" 4 107, 8 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in_data_register_rs1";
    .port_info 3 /INPUT 32 "in_data_register_rs2";
    .port_info 4 /INPUT 32 "in_data_register_d";
    .port_info 5 /INPUT 5 "in_reg_d";
    .port_info 6 /INPUT 4 "in_alu_operation_type";
    .port_info 7 /INPUT 1 "in_write_register";
    .port_info 8 /INPUT 1 "in_load_word_memory";
    .port_info 9 /INPUT 1 "in_store_word_memory";
    .port_info 10 /INPUT 1 "in_branch";
    .port_info 11 /INPUT 4 "in_branch_operation_type";
    .port_info 12 /INPUT 1 "in_jump";
    .port_info 13 /INPUT 1 "in_panic";
    .port_info 14 /INPUT 5 "in_reg_rs1";
    .port_info 15 /INPUT 5 "in_reg_rs2";
    .port_info 16 /INPUT 32 "in_imm_i_type";
    .port_info 17 /INPUT 32 "in_imm_s_type";
    .port_info 18 /INPUT 1 "in_stall";
    .port_info 19 /OUTPUT 32 "out_data_register_rs1";
    .port_info 20 /OUTPUT 32 "out_data_register_rs2";
    .port_info 21 /OUTPUT 5 "out_reg_rd";
    .port_info 22 /OUTPUT 4 "out_alu_operation_type";
    .port_info 23 /OUTPUT 1 "out_write_register";
    .port_info 24 /OUTPUT 1 "out_load_word_memory";
    .port_info 25 /OUTPUT 1 "out_store_word_memory";
    .port_info 26 /OUTPUT 1 "out_branch";
    .port_info 27 /OUTPUT 4 "out_branch_operation_type";
    .port_info 28 /OUTPUT 1 "out_jump";
    .port_info 29 /OUTPUT 1 "out_panic";
    .port_info 30 /OUTPUT 5 "out_reg_rs1";
    .port_info 31 /OUTPUT 5 "out_reg_rs2";
    .port_info 32 /OUTPUT 32 "out_imm_i_type";
    .port_info 33 /OUTPUT 32 "out_imm_s_type";
v0xa6a570_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa6a660_0 .net "in_alu_operation_type", 3 0, v0xa6d010_0;  alias, 1 drivers
v0xa6a740_0 .net "in_branch", 0 0, v0xa6d0d0_0;  alias, 1 drivers
v0xa6a7e0_0 .net "in_branch_operation_type", 3 0, v0xa6d1d0_0;  alias, 1 drivers
v0xa6a8c0_0 .net "in_data_register_d", 31 0, L_0xa7eaf0;  alias, 1 drivers
v0xa6a9f0_0 .net "in_data_register_rs1", 31 0, L_0xa7e580;  alias, 1 drivers
v0xa6aad0_0 .net "in_data_register_rs2", 31 0, L_0xa7e820;  alias, 1 drivers
v0xa6abb0_0 .net "in_imm_i_type", 31 0, L_0xa7c8d0;  alias, 1 drivers
v0xa6ac90_0 .net "in_imm_s_type", 31 0, L_0xa7cd40;  alias, 1 drivers
v0xa6ad70_0 .net "in_jump", 0 0, v0xa6d450_0;  alias, 1 drivers
v0xa6ae30_0 .net "in_load_word_memory", 0 0, v0xa6d4f0_0;  alias, 1 drivers
v0xa6aef0_0 .net "in_panic", 0 0, v0xa6d6f0_0;  alias, 1 drivers
v0xa6afb0_0 .net "in_reg_d", 4 0, L_0xa7c280;  alias, 1 drivers
v0xa6b090_0 .net "in_reg_rs1", 4 0, L_0xa7c450;  alias, 1 drivers
v0xa6b170_0 .net "in_reg_rs2", 4 0, L_0xa7c520;  alias, 1 drivers
v0xa6b250_0 .net "in_stall", 0 0, v0xa730c0_0;  alias, 1 drivers
v0xa6b310_0 .net "in_store_word_memory", 0 0, v0xa6d7c0_0;  alias, 1 drivers
v0xa6b3d0_0 .net "in_write_register", 0 0, v0xa6d890_0;  alias, 1 drivers
v0xa6b490_0 .var "out_alu_operation_type", 3 0;
v0xa6b550_0 .var "out_branch", 0 0;
v0xa6b620_0 .var "out_branch_operation_type", 3 0;
v0xa6b6c0_0 .var "out_data_register_rs1", 31 0;
v0xa6b7a0_0 .var "out_data_register_rs2", 31 0;
v0xa6b880_0 .var "out_imm_i_type", 31 0;
v0xa6b970_0 .var "out_imm_s_type", 31 0;
v0xa6ba40_0 .var "out_jump", 0 0;
v0xa6bae0_0 .var "out_load_word_memory", 0 0;
v0xa6bb80_0 .var "out_panic", 0 0;
v0xa6bc40_0 .var "out_reg_rd", 4 0;
v0xa6bd00_0 .var "out_reg_rs1", 4 0;
v0xa6bdc0_0 .var "out_reg_rs2", 4 0;
v0xa6bea0_0 .var "out_store_word_memory", 0 0;
v0xa6bf90_0 .var "out_write_register", 0 0;
v0xa6c290_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
S_0xa6c750 .scope module, "decoder_stage" "decode_stage" 4 88, 9 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 5 "reg_rs1";
    .port_info 4 /OUTPUT 5 "reg_rs2";
    .port_info 5 /OUTPUT 5 "reg_d";
    .port_info 6 /OUTPUT 32 "imm_i_type";
    .port_info 7 /OUTPUT 32 "imm_s_type";
    .port_info 8 /OUTPUT 1 "alu_operation";
    .port_info 9 /OUTPUT 4 "alu_operation_type";
    .port_info 10 /OUTPUT 1 "write_register";
    .port_info 11 /OUTPUT 1 "load_word_memory";
    .port_info 12 /OUTPUT 1 "store_word_memory";
    .port_info 13 /OUTPUT 1 "branch";
    .port_info 14 /OUTPUT 4 "branch_operation_type";
    .port_info 15 /OUTPUT 1 "jump";
    .port_info 16 /OUTPUT 1 "panic";
v0xa6ebe0_0 .net "alu_operation", 0 0, v0xa6cf30_0;  alias, 1 drivers
v0xa6ecd0_0 .net "alu_operation_type", 3 0, v0xa6d010_0;  alias, 1 drivers
v0xa6ed70_0 .net "branch", 0 0, v0xa6d0d0_0;  alias, 1 drivers
v0xa6ee60_0 .net "branch_operation_type", 3 0, v0xa6d1d0_0;  alias, 1 drivers
v0xa6ef50_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa6f040_0 .net "funct3", 2 0, L_0xa7c3b0;  1 drivers
v0xa6f150_0 .net "funct7", 6 0, L_0xa7c5c0;  1 drivers
v0xa6f260_0 .net "imm_i_type", 31 0, L_0xa7c8d0;  alias, 1 drivers
v0xa6f370_0 .net "imm_s_type", 31 0, L_0xa7cd40;  alias, 1 drivers
v0xa6f4c0_0 .net "instruction", 31 0, v0xa706a0_0;  alias, 1 drivers
v0xa6f580_0 .net "jump", 0 0, v0xa6d450_0;  alias, 1 drivers
v0xa6f670_0 .net "load_word_memory", 0 0, v0xa6d4f0_0;  alias, 1 drivers
v0xa6f760_0 .net "opcode", 6 0, L_0xa7c130;  1 drivers
v0xa6f850_0 .net "panic", 0 0, v0xa6d6f0_0;  alias, 1 drivers
v0xa6f940_0 .net "reg_d", 4 0, L_0xa7c280;  alias, 1 drivers
v0xa6fa50_0 .net "reg_rs1", 4 0, L_0xa7c450;  alias, 1 drivers
v0xa6fb60_0 .net "reg_rs2", 4 0, L_0xa7c520;  alias, 1 drivers
v0xa6fc70_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
v0xa6fd60_0 .net "store_word_memory", 0 0, v0xa6d7c0_0;  alias, 1 drivers
v0xa6fe50_0 .net "write_register", 0 0, v0xa6d890_0;  alias, 1 drivers
S_0xa6cb60 .scope module, "control" "control_module" 9 37, 10 1 0, S_0xa6c750;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "alu_operation";
    .port_info 4 /OUTPUT 4 "alu_operation_type";
    .port_info 5 /OUTPUT 1 "write_register";
    .port_info 6 /OUTPUT 1 "load_word_memory";
    .port_info 7 /OUTPUT 1 "store_word_memory";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 4 "branch_operation_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "panic";
v0xa6cf30_0 .var "alu_operation", 0 0;
v0xa6d010_0 .var "alu_operation_type", 3 0;
v0xa6d0d0_0 .var "branch", 0 0;
v0xa6d1d0_0 .var "branch_operation_type", 3 0;
v0xa6d2a0_0 .net "funct3", 2 0, L_0xa7c3b0;  alias, 1 drivers
v0xa6d390_0 .net "funct7", 6 0, L_0xa7c5c0;  alias, 1 drivers
v0xa6d450_0 .var "jump", 0 0;
v0xa6d4f0_0 .var "load_word_memory", 0 0;
v0xa6d5c0_0 .net "opcode", 6 0, L_0xa7c130;  alias, 1 drivers
v0xa6d6f0_0 .var "panic", 0 0;
v0xa6d7c0_0 .var "store_word_memory", 0 0;
v0xa6d890_0 .var "write_register", 0 0;
E_0x991750 .event anyedge, v0xa6d5c0_0, v0xa6d390_0, v0xa6d2a0_0;
S_0xa6da80 .scope module, "decoder" "decode_instruction" 9 27, 11 1 0, S_0xa6c750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 32 "imm_i_type";
    .port_info 8 /OUTPUT 32 "imm_s_type";
v0xa6dc80_0 .net *"_ivl_13", 0 0, L_0xa7c6a0;  1 drivers
v0xa6dd60_0 .net *"_ivl_15", 19 0, L_0xa7c740;  1 drivers
v0xa6de40_0 .net *"_ivl_17", 11 0, L_0xa7c830;  1 drivers
v0xa6df30_0 .net *"_ivl_21", 0 0, L_0xa7c9d0;  1 drivers
v0xa6e010_0 .net *"_ivl_23", 19 0, L_0xa7ca70;  1 drivers
v0xa6e140_0 .net *"_ivl_25", 6 0, L_0xa7cb80;  1 drivers
v0xa6e220_0 .net *"_ivl_27", 4 0, L_0xa7cc20;  1 drivers
v0xa6e300_0 .net "funct3", 2 0, L_0xa7c3b0;  alias, 1 drivers
v0xa6e3c0_0 .net "funct7", 6 0, L_0xa7c5c0;  alias, 1 drivers
v0xa6e520_0 .net "imm_i_type", 31 0, L_0xa7c8d0;  alias, 1 drivers
v0xa6e5f0_0 .net "imm_s_type", 31 0, L_0xa7cd40;  alias, 1 drivers
v0xa6e6c0_0 .net "instruction", 31 0, v0xa706a0_0;  alias, 1 drivers
v0xa6e780_0 .net "opcode", 6 0, L_0xa7c130;  alias, 1 drivers
v0xa6e870_0 .net "rd", 4 0, L_0xa7c280;  alias, 1 drivers
v0xa6e940_0 .net "rs1", 4 0, L_0xa7c450;  alias, 1 drivers
v0xa6ea10_0 .net "rs2", 4 0, L_0xa7c520;  alias, 1 drivers
L_0xa7c130 .part v0xa706a0_0, 0, 7;
L_0xa7c280 .part v0xa706a0_0, 7, 5;
L_0xa7c3b0 .part v0xa706a0_0, 12, 3;
L_0xa7c450 .part v0xa706a0_0, 15, 5;
L_0xa7c520 .part v0xa706a0_0, 20, 5;
L_0xa7c5c0 .part v0xa706a0_0, 25, 7;
L_0xa7c6a0 .part v0xa706a0_0, 31, 1;
L_0xa7c740 .repeat 20, 20, L_0xa7c6a0;
L_0xa7c830 .part v0xa706a0_0, 20, 12;
L_0xa7c8d0 .concat [ 12 20 0 0], L_0xa7c830, L_0xa7c740;
L_0xa7c9d0 .part v0xa706a0_0, 31, 1;
L_0xa7ca70 .repeat 20, 20, L_0xa7c9d0;
L_0xa7cb80 .part v0xa706a0_0, 25, 7;
L_0xa7cc20 .part v0xa706a0_0, 7, 5;
L_0xa7cd40 .concat [ 5 7 20 0], L_0xa7cc20, L_0xa7cb80, L_0xa7ca70;
S_0xa70160 .scope module, "fetch_register" "if_register" 4 56, 12 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /INPUT 1 "in_stall";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 32 "instruction_out";
v0xa70480_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa70540_0 .net "in_stall", 0 0, v0xa730c0_0;  alias, 1 drivers
v0xa70600_0 .net "instruction_in", 31 0, L_0xa024a0;  alias, 1 drivers
v0xa706a0_0 .var "instruction_out", 31 0;
v0xa70740_0 .net "pc_in", 31 0, L_0x9f79e0;  alias, 1 drivers
v0xa70870_0 .var "pc_out", 31 0;
v0xa70950_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
S_0xa70ad0 .scope module, "fetch_stage" "m_fetch" 4 45, 13 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /OUTPUT 32 "pc_out";
    .port_info 8 /OUTPUT 32 "instruction_out";
v0xa72190_0 .net "branch", 0 0, v0xa6d0d0_0;  alias, 1 drivers
v0xa722e0_0 .net "branch_target", 12 0, o0x7ffb39ac32c8;  alias, 0 drivers
v0xa723a0_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa72440_0 .net "instruction_out", 31 0, L_0xa024a0;  alias, 1 drivers
v0xa724e0_0 .net "jump", 0 0, v0xa6d450_0;  alias, 1 drivers
v0xa72610_0 .net "jump_target", 31 0, L_0xa7e580;  alias, 1 drivers
v0xa726b0_0 .net "panic", 0 0, v0xa6d6f0_0;  alias, 1 drivers
v0xa727e0_0 .net "pc_out", 31 0, L_0x9f79e0;  alias, 1 drivers
v0xa728a0_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
S_0xa70d00 .scope module, "memory_ins" "instruction_memory" 13 23, 14 2 0, S_0xa70ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "program_counter";
    .port_info 1 /OUTPUT 32 "instruction_out";
L_0xa024a0 .functor BUFZ 32, L_0xa7bdb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xa70f70_0 .net *"_ivl_0", 31 0, L_0xa7bdb0;  1 drivers
v0xa71070_0 .net *"_ivl_3", 7 0, L_0xa7be70;  1 drivers
v0xa71150_0 .net *"_ivl_4", 9 0, L_0xa7bf10;  1 drivers
L_0x7ffb39a78018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa71210_0 .net *"_ivl_7", 1 0, L_0x7ffb39a78018;  1 drivers
v0xa712f0 .array "instr_mem", 255 0, 31 0;
v0xa71400_0 .net "instruction_out", 31 0, L_0xa024a0;  alias, 1 drivers
v0xa714c0_0 .net "program_counter", 31 0, L_0x9f79e0;  alias, 1 drivers
L_0xa7bdb0 .array/port v0xa712f0, L_0xa7bf10;
L_0xa7be70 .part L_0x9f79e0, 2, 8;
L_0xa7bf10 .concat [ 8 2 0 0], L_0xa7be70, L_0x7ffb39a78018;
S_0xa715a0 .scope module, "pc" "m_program_counter" 13 13, 15 1 0, S_0xa70ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "branch_target";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 32 "jump_target";
    .port_info 4 /INPUT 1 "jump";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "panic";
    .port_info 7 /OUTPUT 32 "pc_out";
L_0xa325f0 .functor BUFZ 32, v0xa717d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x9f79e0 .functor BUFZ 32, v0xa717d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xa717d0_0 .var "PC_reg", 31 0;
v0xa718b0_0 .net "branch", 0 0, v0xa6d0d0_0;  alias, 1 drivers
v0xa71970_0 .net "branch_target", 12 0, o0x7ffb39ac32c8;  alias, 0 drivers
v0xa71a10_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa71ab0_0 .net "jump", 0 0, v0xa6d450_0;  alias, 1 drivers
v0xa71ba0_0 .net "jump_target", 31 0, L_0xa7e580;  alias, 1 drivers
v0xa71c60_0 .net "panic", 0 0, v0xa6d6f0_0;  alias, 1 drivers
v0xa71d00_0 .net "pc_out", 31 0, L_0x9f79e0;  alias, 1 drivers
v0xa71df0_0 .net "pc_out_2", 31 0, L_0xa325f0;  1 drivers
v0xa71f60_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
S_0xa72af0 .scope module, "hazard_unit" "hazard_unit" 4 192, 16 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ex_is_load";
    .port_info 1 /INPUT 5 "ex_rd";
    .port_info 2 /INPUT 5 "id_rs1";
    .port_info 3 /INPUT 5 "id_rs2";
    .port_info 4 /OUTPUT 1 "stall";
v0xa72d50_0 .net "ex_is_load", 0 0, v0xa6bae0_0;  alias, 1 drivers
v0xa72e10_0 .net "ex_rd", 4 0, v0xa6bc40_0;  alias, 1 drivers
v0xa72ed0_0 .net "id_rs1", 4 0, L_0xa7c450;  alias, 1 drivers
v0xa72f70_0 .net "id_rs2", 4 0, L_0xa7c450;  alias, 1 drivers
v0xa730c0_0 .var "stall", 0 0;
E_0xa58290 .event anyedge, v0xa67d50_0, v0xa681d0_0, v0xa6b090_0, v0xa6b090_0;
S_0xa73200 .scope module, "m_forwarding_unit" "forwarding_unit" 4 235, 17 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "id_ex_rs1";
    .port_info 1 /INPUT 5 "id_ex_rs2";
    .port_info 2 /INPUT 5 "ex_mem_rd";
    .port_info 3 /INPUT 1 "ex_mem_regwrite";
    .port_info 4 /INPUT 5 "mem_wb_rd";
    .port_info 5 /INPUT 1 "mem_wb_regwrite";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0xa734e0_0 .net "ex_mem_rd", 4 0, v0xa682b0_0;  alias, 1 drivers
v0xa735c0_0 .net "ex_mem_regwrite", 0 0, v0xa68110_0;  alias, 1 drivers
v0xa73660_0 .var "forwardA", 1 0;
v0xa73700_0 .var "forwardB", 1 0;
v0xa737c0_0 .net "id_ex_rs1", 4 0, v0xa6bd00_0;  alias, 1 drivers
v0xa738d0_0 .net "id_ex_rs2", 4 0, v0xa6bdc0_0;  alias, 1 drivers
v0xa73970_0 .net "mem_wb_rd", 4 0, v0xa741c0_0;  alias, 1 drivers
v0xa73a30_0 .net "mem_wb_regwrite", 0 0, v0xa74030_0;  alias, 1 drivers
E_0xa73430/0 .event anyedge, v0xa68110_0, v0xa682b0_0, v0xa6bd00_0, v0xa6bdc0_0;
E_0xa73430/1 .event anyedge, v0xa73a30_0, v0xa73970_0, v0xa73660_0, v0xa73700_0;
E_0xa73430 .event/or E_0xa73430/0, E_0xa73430/1;
S_0xa73c40 .scope module, "mem_reg" "memory_register" 4 225, 18 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "wb_data_in";
    .port_info 3 /INPUT 5 "rd_in";
    .port_info 4 /INPUT 1 "is_write_in";
    .port_info 5 /OUTPUT 32 "wb_data_out";
    .port_info 6 /OUTPUT 5 "rd_out";
    .port_info 7 /OUTPUT 1 "is_write_out";
v0xa73e60_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa73f20_0 .net "is_write_in", 0 0, v0xa68110_0;  alias, 1 drivers
v0xa74030_0 .var "is_write_out", 0 0;
v0xa740d0_0 .net "rd_in", 4 0, v0xa682b0_0;  alias, 1 drivers
v0xa741c0_0 .var "rd_out", 4 0;
v0xa742b0_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
v0xa74350_0 .net "wb_data_in", 31 0, L_0xa7d6f0;  alias, 1 drivers
v0xa743f0_0 .var "wb_data_out", 31 0;
S_0xa74620 .scope module, "mem_stage_inst" "memory_stage" 4 214, 19 1 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "alu_result_in";
    .port_info 3 /INPUT 32 "write_data_in";
    .port_info 4 /INPUT 1 "is_load_in";
    .port_info 5 /INPUT 1 "is_store_in";
    .port_info 6 /INPUT 1 "is_write_in";
    .port_info 7 /OUTPUT 32 "wb_data_out";
v0xa75790_0 .net "alu_result_in", 31 0, v0xa41810_0;  alias, 1 drivers
v0xa75870_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa75930_0 .net "is_load_in", 0 0, v0xa67e10_0;  alias, 1 drivers
v0xa759d0_0 .net "is_store_in", 0 0, v0xa67f90_0;  alias, 1 drivers
v0xa75a70_0 .net "is_write_in", 0 0, v0xa68110_0;  alias, 1 drivers
v0xa75b60_0 .net "read_data_out", 31 0, L_0xa7d5e0;  1 drivers
v0xa75c00_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
v0xa75db0_0 .net "wb_data_out", 31 0, L_0xa7d6f0;  alias, 1 drivers
v0xa75e50_0 .net "write_data_in", 31 0, v0xa41810_0;  alias, 1 drivers
L_0xa7d6f0 .functor MUXZ 32, v0xa41810_0, L_0xa7d5e0, v0xa67e10_0, C4<>;
S_0xa74910 .scope module, "data_mem" "data_memory" 19 26, 20 2 0, S_0xa74620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_instruction";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "data_memory_in";
    .port_info 5 /OUTPUT 32 "data_memory_out";
L_0xa7d5e0 .functor BUFZ 32, L_0xa7d310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xa74ca0_0 .net *"_ivl_0", 31 0, L_0xa7d310;  1 drivers
v0xa74da0_0 .net *"_ivl_3", 6 0, L_0xa7d3b0;  1 drivers
v0xa74e80_0 .net *"_ivl_4", 13 0, L_0xa7d450;  1 drivers
L_0x7ffb39a780a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0xa74f40_0 .net *"_ivl_7", 6 0, L_0x7ffb39a780a8;  1 drivers
v0xa75020_0 .net "address", 31 0, v0xa41810_0;  alias, 1 drivers
v0xa75130_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa752e0 .array "data_mem", 4096 0, 31 0;
v0xa75380_0 .net "data_memory_in", 31 0, v0xa41810_0;  alias, 1 drivers
v0xa75490_0 .net "data_memory_out", 31 0, L_0xa7d5e0;  alias, 1 drivers
v0xa75570_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
v0xa75610_0 .net "store_instruction", 0 0, v0xa67f90_0;  alias, 1 drivers
E_0xa74c20 .event posedge, v0xa418b0_0;
L_0xa7d310 .array/port v0xa752e0, L_0xa7d450;
L_0xa7d3b0 .part v0xa41810_0, 0, 7;
L_0xa7d450 .concat [ 7 7 0 0], L_0xa7d3b0, L_0x7ffb39a780a8;
S_0xa76040 .scope module, "register_table" "register_table" 4 263, 21 2 0, S_0xa67760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "register_rs1";
    .port_info 3 /INPUT 5 "register_rs2";
    .port_info 4 /INPUT 5 "register_d";
    .port_info 5 /INPUT 32 "data_register_d_in";
    .port_info 6 /INPUT 1 "write_register_d";
    .port_info 7 /OUTPUT 32 "data_register_rs1";
    .port_info 8 /OUTPUT 32 "data_register_rs2";
    .port_info 9 /OUTPUT 32 "data_register_d_out";
L_0xa7e580 .functor BUFZ 32, L_0xa7e290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xa7e820 .functor BUFZ 32, L_0xa7e640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xa7eaf0 .functor BUFZ 32, L_0xa7e890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xa76360_0 .net *"_ivl_0", 31 0, L_0xa7e290;  1 drivers
v0xa76460_0 .net *"_ivl_10", 6 0, L_0xa7e6e0;  1 drivers
L_0x7ffb39a78258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa76540_0 .net *"_ivl_13", 1 0, L_0x7ffb39a78258;  1 drivers
v0xa76600_0 .net *"_ivl_16", 31 0, L_0xa7e890;  1 drivers
v0xa766e0_0 .net *"_ivl_18", 6 0, L_0xa7e930;  1 drivers
v0xa767c0_0 .net *"_ivl_2", 6 0, L_0xa7e330;  1 drivers
L_0x7ffb39a782a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa768a0_0 .net *"_ivl_21", 1 0, L_0x7ffb39a782a0;  1 drivers
L_0x7ffb39a78210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa76980_0 .net *"_ivl_5", 1 0, L_0x7ffb39a78210;  1 drivers
v0xa76a60_0 .net *"_ivl_8", 31 0, L_0xa7e640;  1 drivers
v0xa76bd0_0 .net "clk", 0 0, v0xa7b110_0;  alias, 1 drivers
v0xa76c70 .array "data_register", 31 0, 31 0;
v0xa76d30_0 .net "data_register_d_in", 31 0, v0xa743f0_0;  alias, 1 drivers
v0xa76df0_0 .net "data_register_d_out", 31 0, L_0xa7eaf0;  alias, 1 drivers
v0xa76e90_0 .net "data_register_rs1", 31 0, L_0xa7e580;  alias, 1 drivers
v0xa76f30_0 .net "data_register_rs2", 31 0, L_0xa7e820;  alias, 1 drivers
v0xa76ff0_0 .var/i "i", 31 0;
v0xa770b0_0 .net "register_d", 4 0, v0xa741c0_0;  alias, 1 drivers
v0xa77280_0 .net "register_rs1", 4 0, L_0xa7c450;  alias, 1 drivers
v0xa77340_0 .net "register_rs2", 4 0, L_0xa7c520;  alias, 1 drivers
v0xa77400_0 .net "reset", 0 0, v0xa7b1b0_0;  alias, 1 drivers
v0xa774a0_0 .net "write_register_d", 0 0, v0xa74030_0;  alias, 1 drivers
E_0xa74b10/0 .event anyedge, v0xa68390_0;
E_0xa74b10/1 .event posedge, v0xa418b0_0;
E_0xa74b10 .event/or E_0xa74b10/0, E_0xa74b10/1;
L_0xa7e290 .array/port v0xa76c70, L_0xa7e330;
L_0xa7e330 .concat [ 5 2 0 0], L_0xa7c450, L_0x7ffb39a78210;
L_0xa7e640 .array/port v0xa76c70, L_0xa7e6e0;
L_0xa7e6e0 .concat [ 5 2 0 0], L_0xa7c520, L_0x7ffb39a78258;
L_0xa7e890 .array/port v0xa76c70, L_0xa7e930;
L_0xa7e930 .concat [ 5 2 0 0], v0xa741c0_0, L_0x7ffb39a782a0;
S_0xa4ebc0 .scope module, "wb_register" "wb_register" 22 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "new_register_data_in";
    .port_info 3 /INPUT 1 "is_write_in";
    .port_info 4 /INPUT 4 "register_d_in";
    .port_info 5 /OUTPUT 32 "new_register_data_out";
    .port_info 6 /OUTPUT 1 "is_write_out";
    .port_info 7 /OUTPUT 4 "register_d_out";
o0x7ffb39ac44f8 .functor BUFZ 1, c4<z>; HiZ drive
v0xa7b290_0 .net "clk", 0 0, o0x7ffb39ac44f8;  0 drivers
o0x7ffb39ac4528 .functor BUFZ 1, c4<z>; HiZ drive
v0xa7b350_0 .net "is_write_in", 0 0, o0x7ffb39ac4528;  0 drivers
v0xa7b430_0 .var "is_write_out", 0 0;
o0x7ffb39ac4588 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xa7b4d0_0 .net "new_register_data_in", 31 0, o0x7ffb39ac4588;  0 drivers
v0xa7b5b0_0 .var "new_register_data_out", 31 0;
o0x7ffb39ac45e8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0xa7b6e0_0 .net "register_d_in", 3 0, o0x7ffb39ac45e8;  0 drivers
v0xa7b7c0_0 .var "register_d_out", 3 0;
o0x7ffb39ac4648 .functor BUFZ 1, c4<z>; HiZ drive
v0xa7b8a0_0 .net "reset", 0 0, o0x7ffb39ac4648;  0 drivers
E_0xa7b250 .event posedge, v0xa7b8a0_0, v0xa7b290_0;
S_0xa379a0 .scope module, "wb_stage" "wb_stage" 23 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_register_data";
    .port_info 1 /INPUT 1 "is_write";
    .port_info 2 /INPUT 4 "data_register_d";
o0x7ffb39ac47f8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0xa7bab0_0 .net "data_register_d", 3 0, o0x7ffb39ac47f8;  0 drivers
o0x7ffb39ac4828 .functor BUFZ 1, c4<z>; HiZ drive
v0xa7bbb0_0 .net "is_write", 0 0, o0x7ffb39ac4828;  0 drivers
o0x7ffb39ac4858 .functor BUFZ 32, c4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xa7bc70_0 .net "new_register_data", 31 0, o0x7ffb39ac4858;  0 drivers
    .scope S_0xa31600;
T_0 ;
    %wait E_0x9e0610;
    %load/vec4 v0xa32740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa4ae70_0, 0, 1;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0xa32840_0;
    %load/vec4 v0xa36620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xa4ae70_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0xa36620_0;
    %load/vec4 v0xa32840_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0xa4ae70_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0xa36620_0;
    %load/vec4 v0xa32840_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xa4ae70_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xa715a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa717d0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0xa715a0;
T_2 ;
    %wait E_0x9e0ac0;
    %load/vec4 v0xa71f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa717d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xa718b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xa717d0_0;
    %pad/u 34;
    %pushi/vec4 0, 0, 19;
    %load/vec4 v0xa71970_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %pad/u 32;
    %assign/vec4 v0xa717d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0xa71ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0xa71ba0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %assign/vec4 v0xa717d0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0xa71c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 268435440, 0, 32;
    %assign/vec4 v0xa717d0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0xa717d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0xa717d0_0, 0;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xa70d00;
T_3 ;
    %pushi/vec4 2130483, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %pushi/vec4 3277747, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %pushi/vec4 12944819, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %pushi/vec4 172803, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %pushi/vec4 6489011, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %pushi/vec4 1058, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %pushi/vec4 1073, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa712f0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0xa70160;
T_4 ;
    %wait E_0x9e0ac0;
    %load/vec4 v0xa70950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa70870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa706a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xa70540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xa70870_0;
    %assign/vec4 v0xa70870_0, 0;
    %load/vec4 v0xa706a0_0;
    %assign/vec4 v0xa706a0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xa70740_0;
    %assign/vec4 v0xa70870_0, 0;
    %load/vec4 v0xa70600_0;
    %assign/vec4 v0xa706a0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa6cb60;
T_5 ;
    %wait E_0x991750;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6cf30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xa6d010_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6d890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6d4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6d7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6d0d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xa6d1d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6d450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa6d6f0_0, 0, 1;
    %load/vec4 v0xa6d5c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d6f0_0, 0, 1;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6cf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d890_0, 0, 1;
    %load/vec4 v0xa6d390_0;
    %load/vec4 v0xa6d2a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d6f0_0, 0, 1;
    %jmp T_5.16;
T_5.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xa6d010_0, 0, 4;
    %jmp T_5.16;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xa6d010_0, 0, 4;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xa6d010_0, 0, 4;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xa6d010_0, 0, 4;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6cf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d890_0, 0, 1;
    %load/vec4 v0xa6d2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d6f0_0, 0, 1;
    %jmp T_5.21;
T_5.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xa6d010_0, 0, 4;
    %jmp T_5.21;
T_5.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xa6d010_0, 0, 4;
    %jmp T_5.21;
T_5.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xa6d010_0, 0, 4;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d890_0, 0, 1;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d7c0_0, 0, 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d0d0_0, 0, 1;
    %load/vec4 v0xa6d2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d6f0_0, 0, 1;
    %jmp T_5.27;
T_5.22 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xa6d1d0_0, 0, 4;
    %jmp T_5.27;
T_5.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xa6d1d0_0, 0, 4;
    %jmp T_5.27;
T_5.24 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xa6d1d0_0, 0, 4;
    %jmp T_5.27;
T_5.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xa6d1d0_0, 0, 4;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d890_0, 0, 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d890_0, 0, 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d890_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa6d890_0, 0, 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xa69f60;
T_6 ;
    %wait E_0x9e0ac0;
    %load/vec4 v0xa6c290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa6b6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa6b7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa6b880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xa6b490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6bea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6b550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xa6b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6ba40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6bb80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xa6b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xa6b6c0_0;
    %assign/vec4 v0xa6b6c0_0, 0;
    %load/vec4 v0xa6b7a0_0;
    %assign/vec4 v0xa6b7a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xa6b490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6bf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6bea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6b550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xa6b620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6ba40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa6bb80_0, 0;
    %load/vec4 v0xa6bd00_0;
    %assign/vec4 v0xa6bd00_0, 0;
    %load/vec4 v0xa6bdc0_0;
    %assign/vec4 v0xa6bdc0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0xa6a9f0_0;
    %assign/vec4 v0xa6b6c0_0, 0;
    %load/vec4 v0xa6aad0_0;
    %assign/vec4 v0xa6b7a0_0, 0;
    %load/vec4 v0xa6abb0_0;
    %assign/vec4 v0xa6b880_0, 0;
    %load/vec4 v0xa6afb0_0;
    %assign/vec4 v0xa6bc40_0, 0;
    %load/vec4 v0xa6a660_0;
    %assign/vec4 v0xa6b490_0, 0;
    %load/vec4 v0xa6b3d0_0;
    %assign/vec4 v0xa6bf90_0, 0;
    %load/vec4 v0xa6ae30_0;
    %assign/vec4 v0xa6bae0_0, 0;
    %load/vec4 v0xa6b310_0;
    %assign/vec4 v0xa6bea0_0, 0;
    %load/vec4 v0xa6a740_0;
    %assign/vec4 v0xa6b550_0, 0;
    %load/vec4 v0xa6a7e0_0;
    %assign/vec4 v0xa6b620_0, 0;
    %load/vec4 v0xa6ad70_0;
    %assign/vec4 v0xa6ba40_0, 0;
    %load/vec4 v0xa6aef0_0;
    %assign/vec4 v0xa6bb80_0, 0;
    %load/vec4 v0xa6b090_0;
    %assign/vec4 v0xa6bd00_0, 0;
    %load/vec4 v0xa6b170_0;
    %assign/vec4 v0xa6bdc0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xa68930;
T_7 ;
    %wait E_0x9e13b0;
    %load/vec4 v0xa68be0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa68e80_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0xa68ce0_0;
    %load/vec4 v0xa68dc0_0;
    %add;
    %store/vec4 v0xa68e80_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0xa68ce0_0;
    %load/vec4 v0xa68dc0_0;
    %sub;
    %store/vec4 v0xa68e80_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0xa68ce0_0;
    %load/vec4 v0xa68dc0_0;
    %and;
    %store/vec4 v0xa68e80_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0xa68ce0_0;
    %load/vec4 v0xa68dc0_0;
    %or;
    %store/vec4 v0xa68e80_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0xa68ce0_0;
    %load/vec4 v0xa68dc0_0;
    %mul;
    %store/vec4 v0xa68e80_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xa67930;
T_8 ;
    %wait E_0x9e0ac0;
    %load/vec4 v0xa68390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa68110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa67e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa67f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa41810_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xa68050_0;
    %assign/vec4 v0xa68110_0, 0;
    %load/vec4 v0xa67d50_0;
    %assign/vec4 v0xa67e10_0, 0;
    %load/vec4 v0xa67ed0_0;
    %assign/vec4 v0xa67f90_0, 0;
    %load/vec4 v0xa366c0_0;
    %assign/vec4 v0xa41810_0, 0;
    %load/vec4 v0xa681d0_0;
    %assign/vec4 v0xa682b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xa72af0;
T_9 ;
    %wait E_0xa58290;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa730c0_0, 0, 1;
    %load/vec4 v0xa72d50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.3, 10;
    %load/vec4 v0xa72e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0xa72e10_0;
    %load/vec4 v0xa72ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_9.4, 4;
    %load/vec4 v0xa72e10_0;
    %load/vec4 v0xa72f70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa730c0_0, 0, 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xa74910;
T_10 ;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa752e0, 4, 0;
    %pushi/vec4 34320, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa752e0, 4, 0;
    %pushi/vec4 17456, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa752e0, 4, 0;
    %pushi/vec4 403, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa752e0, 4, 0;
    %pushi/vec4 4369, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa752e0, 4, 0;
    %pushi/vec4 17749, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa752e0, 4, 0;
    %pushi/vec4 1638, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa752e0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0xa74910;
T_11 ;
    %wait E_0xa74c20;
    %load/vec4 v0xa75610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xa75380_0;
    %load/vec4 v0xa75020_0;
    %parti/s 7, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa752e0, 0, 4;
T_11.0 ;
    %load/vec4 v0xa75610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call 20 29 "$display", "STORING  VALUE %h and mem[%h]", v0xa75380_0, &PV<v0xa75020_0, 0, 7> {0 0 0};
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xa73c40;
T_12 ;
    %wait E_0x9e0ac0;
    %load/vec4 v0xa742b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa743f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xa741c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa74030_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xa74350_0;
    %assign/vec4 v0xa743f0_0, 0;
    %load/vec4 v0xa740d0_0;
    %assign/vec4 v0xa741c0_0, 0;
    %load/vec4 v0xa73f20_0;
    %assign/vec4 v0xa74030_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xa73200;
T_13 ;
    %wait E_0xa73430;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xa73660_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xa73700_0, 0, 2;
    %load/vec4 v0xa735c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.3, 10;
    %load/vec4 v0xa734e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0xa734e0_0;
    %load/vec4 v0xa737c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xa73660_0, 0, 2;
T_13.0 ;
    %load/vec4 v0xa735c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.7, 10;
    %load/vec4 v0xa734e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0xa734e0_0;
    %load/vec4 v0xa738d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xa73700_0, 0, 2;
T_13.4 ;
    %load/vec4 v0xa73a30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.12, 11;
    %load/vec4 v0xa73970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.11, 10;
    %load/vec4 v0xa73970_0;
    %load/vec4 v0xa737c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v0xa73660_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xa73660_0, 0, 2;
T_13.8 ;
    %load/vec4 v0xa73a30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.17, 11;
    %load/vec4 v0xa73970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.16, 10;
    %load/vec4 v0xa73970_0;
    %load/vec4 v0xa738d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.15, 9;
    %load/vec4 v0xa73700_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xa73700_0, 0, 2;
T_13.13 ;
    %load/vec4 v0xa73a30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.22, 11;
    %load/vec4 v0xa73970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.21, 10;
    %load/vec4 v0xa73970_0;
    %load/vec4 v0xa737c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.20, 9;
    %load/vec4 v0xa73660_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xa73660_0, 0, 2;
T_13.18 ;
    %load/vec4 v0xa73a30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.27, 11;
    %load/vec4 v0xa73970_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.27;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.26, 10;
    %load/vec4 v0xa73970_0;
    %load/vec4 v0xa738d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.26;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.25, 9;
    %load/vec4 v0xa73700_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xa73700_0, 0, 2;
T_13.23 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0xa76040;
T_14 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa76c70, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa76c70, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa76c70, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa76c70, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa76c70, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa76c70, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa76c70, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa76c70, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xa76c70, 4, 0;
    %end;
    .thread T_14;
    .scope S_0xa76040;
T_15 ;
    %wait E_0xa74b10;
    %load/vec4 v0xa774a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0xa76d30_0;
    %load/vec4 v0xa770b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xa76c70, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xa77400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa76ff0_0, 0, 32;
T_15.4 ; Top of for-loop
    %load/vec4 v0xa76ff0_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_15.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xa76ff0_0;
    %store/vec4a v0xa76c70, 4, 0;
T_15.6 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa76ff0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xa76ff0_0, 0, 32;
    %jmp T_15.4;
T_15.5 ; for-loop exit label
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xa503c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa7b110_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0xa503c0;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0xa7b110_0;
    %inv;
    %store/vec4 v0xa7b110_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0xa503c0;
T_18 ;
    %vpi_call 3 20 "$dumpfile", "build/cpu_wave.vcd" {0 0 0};
    %vpi_call 3 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xa503c0 {0 0 0};
    %vpi_call 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0xa76c70, 4> {0 0 0};
    %vpi_call 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0xa76c70, 7> {0 0 0};
    %vpi_call 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0xa76c70, 2> {0 0 0};
    %vpi_call 3 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0xa76c70, 6> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa7b1b0_0, 0, 1;
    %delay 0, 0;
    %delay 10000, 0;
    %delay 20000, 0;
    %delay 40000, 0;
    %delay 70000, 0;
    %pushi/vec4 20, 0, 32;
T_18.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %subi 1, 0, 32;
    %wait E_0xa74c20;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %vpi_call 3 41 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0xa4ebc0;
T_19 ;
    %wait E_0xa7b250;
    %load/vec4 v0xa7b8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xa7b5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xa7b430_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xa7b7c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xa7b4d0_0;
    %assign/vec4 v0xa7b5b0_0, 0;
    %load/vec4 v0xa7b350_0;
    %assign/vec4 v0xa7b430_0, 0;
    %load/vec4 v0xa7b6e0_0;
    %assign/vec4 v0xa7b7c0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "src/core/branch_comparison.v";
    "tb/cpu_tb.v";
    "src/core/cpu.v";
    "src/pipeline/alu_register.v";
    "src/pipeline/alu_stage.v";
    "src/core/alu.v";
    "src/pipeline/id_register.v";
    "src/pipeline/id_stage.v";
    "src/core/control_unit.v";
    "src/core/decode.v";
    "src/pipeline/if_register.v";
    "src/pipeline/if_stage.v";
    "src/memory/instruction_memory.v";
    "src/core/program_counter.v";
    "src/core/hazard_unit.v";
    "src/core/forwarding_unit.v";
    "src/pipeline/mem_register.v";
    "src/pipeline/mem_stage.v";
    "src/memory/data_memory.v";
    "src/core/register_table.v";
    "src/pipeline/wb_register.v";
    "src/pipeline/wb_stage.v";
