Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jun 16 13:44:26 2022
| Host         : DESKTOP-FEORL2P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                    10          
TIMING-17  Critical Warning  Non-clocked sequential cell                              11          
TIMING-15  Warning           Large hold violation on inter-clock path                 2           
TIMING-18  Warning           Missing input or output delay                            30          
TIMING-20  Warning           Non-clocked latch                                        55          
TIMING-50  Warning           Unrealistic path requirement between same-level latches  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (217)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (12)

1. checking no_clock (217)
--------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: sw_pulsa (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sw_resetear (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CIRCUITO/BIEST1/q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CIRCUITO/BIEST2/tmp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CIRCUITO/BIEST4/noq_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CIRCUITO/BIEST4/q_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: CIRCUITO/CONT0/pre_count_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: CIRCUITO/CONT0/pre_count_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: CIRCUITO/CONT0/pre_count_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CIRCUITO/CONT2/pre_count_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CIRCUITO/CONT2/pre_count_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CIRCUITO/CONT2/pre_count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CIRCUITO/REGa/auxclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CIRCUITO/REGa/q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CIRCUITO/REGb/auxclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CIRCUITO/REGin0/auxclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CIRCUITO/REGin1/auxclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CIRCUITO/REGin2/auxclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CIRCUITO/REGin3/auxclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CIRCUITO/REGin4/auxclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (12)
-----------------------------
 There are 12 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.424       -7.873                      5                   63       -1.709       -3.050                      2                   63        4.500        0.000                       0                    61  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.424       -7.873                      5                   63       -1.709       -3.050                      2                   63        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            5  Failing Endpoints,  Worst Slack       -2.424ns,  Total Violation       -7.873ns
Hold  :            2  Failing Endpoints,  Worst Slack       -1.709ns,  Total Violation       -3.050ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.424ns  (required time - arrival time)
  Source:                 CIRCUITO/REGout3/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout3/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.424ns  (logic 0.606ns (25.005%)  route 1.818ns (74.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 9.174 - 5.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 9.699 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.524ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.137ns
    Computed max time borrow:         5.137ns
    Time borrowed from endpoint:      5.137ns
    Time given to startpoint:         5.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.341     8.800    CIRCUITO/REGout3/clk_IBUF
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.116     8.916 r  CIRCUITO/REGout3/auxclk_reg_i_2__9/O
                         net (fo=1, routed)           0.783     9.699    CIRCUITO/REGout3/auxclk1_out
    SLICE_X6Y24          LDCE                                         r  CIRCUITO/REGout3/auxclk_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.137    14.836    
    SLICE_X6Y24                                       0.000    14.836 f  CIRCUITO/REGout3/auxclk_reg/D
    SLICE_X6Y24          LDCE (DToQ_ldce_D_Q)         0.482    15.318 f  CIRCUITO/REGout3/auxclk_reg/Q
                         net (fo=3, routed)           0.284    15.602    CIRCUITO/REGout3/auxclk
    SLICE_X7Y24          LUT2 (Prop_lut2_I1_O)        0.124    15.726 r  CIRCUITO/REGout3/auxclk_reg_i_1__9/O
                         net (fo=1, routed)           1.533    17.259    CIRCUITO/REGout3/q1
    SLICE_X6Y24          LDCE                                         r  CIRCUITO/REGout3/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.022     8.410    CIRCUITO/REGout3/clk_IBUF
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.093     8.503 r  CIRCUITO/REGout3/auxclk_reg_i_2__9/O
                         net (fo=1, routed)           0.671     9.174    CIRCUITO/REGout3/auxclk1_out
    SLICE_X6Y24          LDCE                                         r  CIRCUITO/REGout3/auxclk_reg/G
                         clock pessimism              0.524     9.699    
                         time borrowed                5.137    14.836    
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -17.259    
  -------------------------------------------------------------------
                         slack                                 -2.424    

Slack (VIOLATED) :        -2.423ns  (required time - arrival time)
  Source:                 CIRCUITO/REGout2/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout2/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.423ns  (logic 0.606ns (25.005%)  route 1.817ns (74.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 9.316 - 5.000 ) 
    Source Clock Delay      (SCD):    4.881ns = ( 9.881 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.565ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.137ns
    Computed max time borrow:         5.137ns
    Time borrowed from endpoint:      5.137ns
    Time given to startpoint:         5.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.505     8.963    CIRCUITO/REGout2/clk_IBUF
    SLICE_X6Y25          LUT3 (Prop_lut3_I1_O)        0.150     9.113 r  CIRCUITO/REGout2/auxclk_reg_i_2__8/O
                         net (fo=1, routed)           0.768     9.881    CIRCUITO/REGout2/auxclk1_out
    SLICE_X6Y25          LDCE                                         r  CIRCUITO/REGout2/auxclk_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.137    15.018    
    SLICE_X6Y25                                       0.000    15.018 f  CIRCUITO/REGout2/auxclk_reg/D
    SLICE_X6Y25          LDCE (DToQ_ldce_D_Q)         0.482    15.500 f  CIRCUITO/REGout2/auxclk_reg/Q
                         net (fo=3, routed)           0.284    15.784    CIRCUITO/REGout2/auxclk
    SLICE_X7Y25          LUT2 (Prop_lut2_I1_O)        0.124    15.908 r  CIRCUITO/REGout2/auxclk_reg_i_1__8/O
                         net (fo=1, routed)           1.533    17.441    CIRCUITO/REGout2/q1
    SLICE_X6Y25          LDCE                                         r  CIRCUITO/REGout2/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.154     8.542    CIRCUITO/REGout2/clk_IBUF
    SLICE_X6Y25          LUT3 (Prop_lut3_I1_O)        0.121     8.663 r  CIRCUITO/REGout2/auxclk_reg_i_2__8/O
                         net (fo=1, routed)           0.653     9.316    CIRCUITO/REGout2/auxclk1_out
    SLICE_X6Y25          LDCE                                         r  CIRCUITO/REGout2/auxclk_reg/G
                         clock pessimism              0.565     9.881    
                         time borrowed                5.137    15.018    
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -17.441    
  -------------------------------------------------------------------
                         slack                                 -2.423    

Slack (VIOLATED) :        -1.019ns  (required time - arrival time)
  Source:                 CIRCUITO/REGout0/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout0/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.019ns  (logic 0.497ns (48.786%)  route 0.522ns (51.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 9.308 - 5.000 ) 
    Source Clock Delay      (SCD):    4.863ns = ( 9.863 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         5.203ns
    Time borrowed from endpoint:      5.203ns
    Time given to startpoint:         5.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.518     8.977    CIRCUITO/REGout0/clk_IBUF
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.118     9.095 r  CIRCUITO/REGout0/auxclk_reg_i_2__6/O
                         net (fo=1, routed)           0.768     9.863    CIRCUITO/REGout0/auxclk1_out
    SLICE_X4Y22          LDCE                                         r  CIRCUITO/REGout0/auxclk_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.203    15.066    
    SLICE_X4Y22                                       0.000    15.066 f  CIRCUITO/REGout0/auxclk_reg/D
    SLICE_X4Y22          LDCE (DToQ_ldce_D_Q)         0.373    15.439 f  CIRCUITO/REGout0/auxclk_reg/Q
                         net (fo=3, routed)           0.522    15.960    CIRCUITO/REGout0/auxclk
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    16.084 r  CIRCUITO/REGout0/auxclk_reg_i_1__6/O
                         net (fo=1, routed)           0.000    16.084    CIRCUITO/REGout0/q1
    SLICE_X4Y22          LDCE                                         r  CIRCUITO/REGout0/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.172     8.560    CIRCUITO/REGout0/clk_IBUF
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.095     8.655 r  CIRCUITO/REGout0/auxclk_reg_i_2__6/O
                         net (fo=1, routed)           0.653     9.308    CIRCUITO/REGout0/auxclk1_out
    SLICE_X4Y22          LDCE                                         r  CIRCUITO/REGout0/auxclk_reg/G
                         clock pessimism              0.554     9.863    
                         time borrowed                5.203    15.066    
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -16.084    
  -------------------------------------------------------------------
                         slack                                 -1.019    

Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 CIRCUITO/REGout1/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout1/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.005ns  (logic 0.497ns (49.474%)  route 0.508ns (50.526%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 9.122 - 5.000 ) 
    Source Clock Delay      (SCD):    4.649ns = ( 9.649 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.208ns
    Computed max time borrow:         5.208ns
    Time borrowed from endpoint:      5.208ns
    Time given to startpoint:         5.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.554     9.012    CIRCUITO/REGout1/clk_IBUF
    SLICE_X4Y22          LUT3 (Prop_lut3_I1_O)        0.150     9.162 r  CIRCUITO/REGout1/auxclk_reg_i_2__7/O
                         net (fo=1, routed)           0.487     9.649    CIRCUITO/REGout1/auxclk1_out
    SLICE_X4Y21          LDCE                                         r  CIRCUITO/REGout1/auxclk_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.208    14.857    
    SLICE_X4Y21                                       0.000    14.857 f  CIRCUITO/REGout1/auxclk_reg/D
    SLICE_X4Y21          LDCE (DToQ_ldce_D_Q)         0.373    15.230 f  CIRCUITO/REGout1/auxclk_reg/Q
                         net (fo=3, routed)           0.508    15.738    CIRCUITO/REGout1/auxclk
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.124    15.862 r  CIRCUITO/REGout1/auxclk_reg_i_1__7/O
                         net (fo=1, routed)           0.000    15.862    CIRCUITO/REGout1/q1
    SLICE_X4Y21          LDCE                                         r  CIRCUITO/REGout1/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.194     8.582    CIRCUITO/REGout1/clk_IBUF
    SLICE_X4Y22          LUT3 (Prop_lut3_I1_O)        0.121     8.703 r  CIRCUITO/REGout1/auxclk_reg_i_2__7/O
                         net (fo=1, routed)           0.419     9.122    CIRCUITO/REGout1/auxclk1_out
    SLICE_X4Y21          LDCE                                         r  CIRCUITO/REGout1/auxclk_reg/G
                         clock pessimism              0.527     9.649    
                         time borrowed                5.208    14.857    
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -1.002ns  (required time - arrival time)
  Source:                 CIRCUITO/REGout4/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout4/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.002ns  (logic 0.497ns (49.586%)  route 0.505ns (50.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 9.055 - 5.000 ) 
    Source Clock Delay      (SCD):    4.559ns = ( 9.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         5.203ns
    Time borrowed from endpoint:      5.203ns
    Time given to startpoint:         5.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.593     9.051    CIRCUITO/REGout4/clk_IBUF
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.118     9.169 r  CIRCUITO/REGout4/auxclk_reg_i_2__10/O
                         net (fo=1, routed)           0.390     9.559    CIRCUITO/REGout4/auxclk1_out
    SLICE_X5Y23          LDCE                                         r  CIRCUITO/REGout4/auxclk_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.203    14.762    
    SLICE_X5Y23                                       0.000    14.762 f  CIRCUITO/REGout4/auxclk_reg/D
    SLICE_X5Y23          LDCE (DToQ_ldce_D_Q)         0.373    15.135 f  CIRCUITO/REGout4/auxclk_reg/Q
                         net (fo=3, routed)           0.505    15.640    CIRCUITO/REGout4/auxclk
    SLICE_X5Y23          LUT2 (Prop_lut2_I1_O)        0.124    15.764 r  CIRCUITO/REGout4/auxclk_reg_i_1__10/O
                         net (fo=1, routed)           0.000    15.764    CIRCUITO/REGout4/q1
    SLICE_X5Y23          LDCE                                         r  CIRCUITO/REGout4/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.236     8.624    CIRCUITO/REGout4/clk_IBUF
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.095     8.719 r  CIRCUITO/REGout4/auxclk_reg_i_2__10/O
                         net (fo=1, routed)           0.337     9.055    CIRCUITO/REGout4/auxclk1_out
    SLICE_X5Y23          LDCE                                         r  CIRCUITO/REGout4/auxclk_reg/G
                         clock pessimism              0.503     9.559    
                         time borrowed                5.203    14.762    
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -15.764    
  -------------------------------------------------------------------
                         slack                                 -1.002    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 TECLADO/C0/sclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TECLADO/C0/sclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.316ns (25.334%)  route 3.879ns (74.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.143    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  TECLADO/C0/sclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  TECLADO/C0/sclk_reg[4]/Q
                         net (fo=3, routed)           1.279     6.940    TECLADO/C0/sclk_reg[4]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.152     7.092 r  TECLADO/C0/col[3]_i_16/O
                         net (fo=6, routed)           0.783     7.876    TECLADO/C0/col[3]_i_16_n_0
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.320     8.196 f  TECLADO/C0/sclk[0]_i_3/O
                         net (fo=4, routed)           1.029     9.224    TECLADO/C0/sclk[0]_i_3_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I1_O)        0.326     9.550 r  TECLADO/C0/sclk[0]_i_1/O
                         net (fo=20, routed)          0.788    10.338    TECLADO/C0/sclk
    SLICE_X6Y28          FDRE                                         r  TECLADO/C0/sclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505    14.846    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  TECLADO/C0/sclk_reg[0]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.560    TECLADO/C0/sclk_reg[0]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 TECLADO/C0/sclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TECLADO/C0/sclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.316ns (25.334%)  route 3.879ns (74.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.143    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  TECLADO/C0/sclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  TECLADO/C0/sclk_reg[4]/Q
                         net (fo=3, routed)           1.279     6.940    TECLADO/C0/sclk_reg[4]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.152     7.092 r  TECLADO/C0/col[3]_i_16/O
                         net (fo=6, routed)           0.783     7.876    TECLADO/C0/col[3]_i_16_n_0
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.320     8.196 f  TECLADO/C0/sclk[0]_i_3/O
                         net (fo=4, routed)           1.029     9.224    TECLADO/C0/sclk[0]_i_3_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I1_O)        0.326     9.550 r  TECLADO/C0/sclk[0]_i_1/O
                         net (fo=20, routed)          0.788    10.338    TECLADO/C0/sclk
    SLICE_X6Y28          FDRE                                         r  TECLADO/C0/sclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505    14.846    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  TECLADO/C0/sclk_reg[1]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.560    TECLADO/C0/sclk_reg[1]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 TECLADO/C0/sclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TECLADO/C0/sclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.316ns (25.334%)  route 3.879ns (74.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.143    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  TECLADO/C0/sclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  TECLADO/C0/sclk_reg[4]/Q
                         net (fo=3, routed)           1.279     6.940    TECLADO/C0/sclk_reg[4]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.152     7.092 r  TECLADO/C0/col[3]_i_16/O
                         net (fo=6, routed)           0.783     7.876    TECLADO/C0/col[3]_i_16_n_0
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.320     8.196 f  TECLADO/C0/sclk[0]_i_3/O
                         net (fo=4, routed)           1.029     9.224    TECLADO/C0/sclk[0]_i_3_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I1_O)        0.326     9.550 r  TECLADO/C0/sclk[0]_i_1/O
                         net (fo=20, routed)          0.788    10.338    TECLADO/C0/sclk
    SLICE_X6Y28          FDRE                                         r  TECLADO/C0/sclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505    14.846    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  TECLADO/C0/sclk_reg[2]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.560    TECLADO/C0/sclk_reg[2]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 TECLADO/C0/sclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TECLADO/C0/sclk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.316ns (25.334%)  route 3.879ns (74.666%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.143    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  TECLADO/C0/sclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  TECLADO/C0/sclk_reg[4]/Q
                         net (fo=3, routed)           1.279     6.940    TECLADO/C0/sclk_reg[4]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.152     7.092 r  TECLADO/C0/col[3]_i_16/O
                         net (fo=6, routed)           0.783     7.876    TECLADO/C0/col[3]_i_16_n_0
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.320     8.196 f  TECLADO/C0/sclk[0]_i_3/O
                         net (fo=4, routed)           1.029     9.224    TECLADO/C0/sclk[0]_i_3_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I1_O)        0.326     9.550 r  TECLADO/C0/sclk[0]_i_1/O
                         net (fo=20, routed)          0.788    10.338    TECLADO/C0/sclk
    SLICE_X6Y28          FDRE                                         r  TECLADO/C0/sclk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.505    14.846    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  TECLADO/C0/sclk_reg[3]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y28          FDRE (Setup_fdre_C_R)       -0.524    14.560    TECLADO/C0/sclk_reg[3]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 TECLADO/C0/sclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TECLADO/C0/sclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.316ns (25.350%)  route 3.875ns (74.650%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.622     5.143    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  TECLADO/C0/sclk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.518     5.661 f  TECLADO/C0/sclk_reg[4]/Q
                         net (fo=3, routed)           1.279     6.940    TECLADO/C0/sclk_reg[4]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.152     7.092 r  TECLADO/C0/col[3]_i_16/O
                         net (fo=6, routed)           0.783     7.876    TECLADO/C0/col[3]_i_16_n_0
    SLICE_X5Y30          LUT4 (Prop_lut4_I3_O)        0.320     8.196 f  TECLADO/C0/sclk[0]_i_3/O
                         net (fo=4, routed)           1.029     9.224    TECLADO/C0/sclk[0]_i_3_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I1_O)        0.326     9.550 r  TECLADO/C0/sclk[0]_i_1/O
                         net (fo=20, routed)          0.784    10.335    TECLADO/C0/sclk
    SLICE_X6Y29          FDRE                                         r  TECLADO/C0/sclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.506    14.847    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  TECLADO/C0/sclk_reg[4]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y29          FDRE (Setup_fdre_C_R)       -0.524    14.584    TECLADO/C0/sclk_reg[4]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.709ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout0/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 1.488ns (40.654%)  route 2.172ns (59.346%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.172     3.560    CIRCUITO/REGout0/clk_IBUF
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.100     3.660 r  CIRCUITO/REGout0/auxclk_reg_i_1__6/O
                         net (fo=1, routed)           0.000     3.660    CIRCUITO/REGout0/q1
    SLICE_X4Y22          LDCE                                         r  CIRCUITO/REGout0/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.518     3.977    CIRCUITO/REGout0/clk_IBUF
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.118     4.095 f  CIRCUITO/REGout0/auxclk_reg_i_2__6/O
                         net (fo=1, routed)           0.768     4.863    CIRCUITO/REGout0/auxclk1_out
    SLICE_X4Y22          LDCE                                         f  CIRCUITO/REGout0/auxclk_reg/G
                         clock pessimism              0.000     4.863    
                         clock uncertainty            0.035     4.898    
    SLICE_X4Y22          LDCE (Hold_ldce_G_D)         0.471     5.369    CIRCUITO/REGout0/auxclk_reg
  -------------------------------------------------------------------
                         required time                         -5.369    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                 -1.709    

Slack (VIOLATED) :        -1.341ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout4/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.724ns  (logic 1.488ns (39.962%)  route 2.236ns (60.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 9.559 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.236     8.624    CIRCUITO/REGout4/clk_IBUF
    SLICE_X5Y23          LUT2 (Prop_lut2_I0_O)        0.100     8.724 f  CIRCUITO/REGout4/auxclk_reg_i_1__10/O
                         net (fo=1, routed)           0.000     8.724    CIRCUITO/REGout4/q1
    SLICE_X5Y23          LDCE                                         f  CIRCUITO/REGout4/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.593     9.051    CIRCUITO/REGout4/clk_IBUF
    SLICE_X5Y23          LUT3 (Prop_lut3_I1_O)        0.118     9.169 f  CIRCUITO/REGout4/auxclk_reg_i_2__10/O
                         net (fo=1, routed)           0.390     9.559    CIRCUITO/REGout4/auxclk1_out
    SLICE_X5Y23          LDCE                                         f  CIRCUITO/REGout4/auxclk_reg/G
                         clock pessimism              0.000     9.559    
                         clock uncertainty            0.035     9.594    
    SLICE_X5Y23          LDCE (Hold_ldce_G_D)         0.471    10.065    CIRCUITO/REGout4/auxclk_reg
  -------------------------------------------------------------------
                         required time                        -10.065    
                         arrival time                           8.724    
  -------------------------------------------------------------------
                         slack                                 -1.341    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout2/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.488ns (26.895%)  route 4.045ns (73.105%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.751     4.139    CIRCUITO/REGout2/clk_IBUF
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.100     4.239 r  CIRCUITO/REGout2/auxclk_reg_i_1__8/O
                         net (fo=1, routed)           1.294     5.533    CIRCUITO/REGout2/q1
    SLICE_X6Y25          LDCE                                         r  CIRCUITO/REGout2/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          2.505     3.963    CIRCUITO/REGout2/clk_IBUF
    SLICE_X6Y25          LUT3 (Prop_lut3_I1_O)        0.150     4.113 f  CIRCUITO/REGout2/auxclk_reg_i_2__8/O
                         net (fo=1, routed)           0.768     4.881    CIRCUITO/REGout2/auxclk1_out
    SLICE_X6Y25          LDCE                                         f  CIRCUITO/REGout2/auxclk_reg/G
                         clock pessimism              0.000     4.881    
                         clock uncertainty            0.035     4.916    
    SLICE_X6Y25          LDCE (Hold_ldce_G_D)         0.447     5.363    CIRCUITO/REGout2/auxclk_reg
  -------------------------------------------------------------------
                         required time                         -5.363    
                         arrival time                           5.533    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout3/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.417ns  (logic 0.271ns (11.229%)  route 2.146ns (88.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns = ( 7.065 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.521     6.747    CIRCUITO/REGout3/clk_IBUF
    SLICE_X7Y24          LUT2 (Prop_lut2_I0_O)        0.045     6.792 f  CIRCUITO/REGout3/auxclk_reg_i_1__9/O
                         net (fo=1, routed)           0.625     7.417    CIRCUITO/REGout3/q1
    SLICE_X6Y24          LDCE                                         f  CIRCUITO/REGout3/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.233     6.648    CIRCUITO/REGout3/clk_IBUF
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.060     6.708 f  CIRCUITO/REGout3/auxclk_reg_i_2__9/O
                         net (fo=1, routed)           0.357     7.065    CIRCUITO/REGout3/auxclk1_out
    SLICE_X6Y24          LDCE                                         f  CIRCUITO/REGout3/auxclk_reg/G
                         clock pessimism              0.000     7.065    
                         clock uncertainty            0.035     7.100    
    SLICE_X6Y24          LDCE (Hold_ldce_G_D)         0.141     7.241    CIRCUITO/REGout3/auxclk_reg
  -------------------------------------------------------------------
                         required time                         -7.241    
                         arrival time                           7.417    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CONT3/pre_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONT3/pre_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.583     1.466    CONT3/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  CONT3/pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.128     1.594 r  CONT3/pre_count_reg[2]/Q
                         net (fo=16, routed)          0.085     1.679    CONT3/c_OBUF[2]
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.099     1.778 r  CONT3/pre_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    CONT3/pre_count[0]_i_1_n_0
    SLICE_X1Y26          FDCE                                         r  CONT3/pre_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.851     1.978    CONT3/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  CONT3/pre_count_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDCE (Hold_fdce_C_D)         0.092     1.558    CONT3/pre_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGout1/auxclk_reg/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.422ns  (logic 0.271ns (11.207%)  route 2.150ns (88.793%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.150     7.377    CIRCUITO/REGout1/clk_IBUF
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.045     7.422 f  CIRCUITO/REGout1/auxclk_reg_i_1__7/O
                         net (fo=1, routed)           0.000     7.422    CIRCUITO/REGout1/q1
    SLICE_X4Y21          LDCE                                         f  CIRCUITO/REGout1/auxclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          1.288     6.702    CIRCUITO/REGout1/clk_IBUF
    SLICE_X4Y22          LUT3 (Prop_lut3_I1_O)        0.056     6.758 f  CIRCUITO/REGout1/auxclk_reg_i_2__7/O
                         net (fo=1, routed)           0.231     6.989    CIRCUITO/REGout1/auxclk1_out
    SLICE_X4Y21          LDCE                                         f  CIRCUITO/REGout1/auxclk_reg/G
                         clock pessimism              0.000     6.989    
                         clock uncertainty            0.035     7.024    
    SLICE_X4Y21          LDCE (Hold_ldce_G_D)         0.175     7.199    CIRCUITO/REGout1/auxclk_reg
  -------------------------------------------------------------------
                         required time                         -7.199    
                         arrival time                           7.422    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CIRCUITO/BIEST2/tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/BIEST4/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.701%)  route 0.214ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.580     1.463    CIRCUITO/BIEST2/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  CIRCUITO/BIEST2/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  CIRCUITO/BIEST2/tmp_reg/Q
                         net (fo=5, routed)           0.214     1.818    CIRCUITO/BIEST4/tmp
    SLICE_X5Y24          FDCE                                         r  CIRCUITO/BIEST4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.848     1.975    CIRCUITO/BIEST4/clk_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  CIRCUITO/BIEST4/q_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X5Y24          FDCE (Hold_fdce_C_D)         0.070     1.567    CIRCUITO/BIEST4/q_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TECLADO/C0/DecodeOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TECLADO/C0/DecodeOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  TECLADO/C0/DecodeOut_reg[1]/Q
                         net (fo=8, routed)           0.168     1.781    TECLADO/C0/DecodeOut_reg[1]_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  TECLADO/C0/DecodeOut[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    TECLADO/C0/DecodeOut[1]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.985    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.091     1.563    TECLADO/C0/DecodeOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TECLADO/C0/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TECLADO/C0/DecodeOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  TECLADO/C0/DecodeOut_reg[0]/Q
                         net (fo=8, routed)           0.175     1.810    TECLADO/C0/DecodeOut_reg[0]_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  TECLADO/C0/DecodeOut[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    TECLADO/C0/DecodeOut[0]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.984    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.120     1.591    TECLADO/C0/DecodeOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 TECLADO/C0/sclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TECLADO/C0/sclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  TECLADO/C0/sclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  TECLADO/C0/sclk_reg[14]/Q
                         net (fo=3, routed)           0.126     1.759    TECLADO/C0/sclk_reg[14]
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  TECLADO/C0/sclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    TECLADO/C0/sclk_reg[12]_i_1_n_5
    SLICE_X6Y31          FDRE                                         r  TECLADO/C0/sclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.855     1.982    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  TECLADO/C0/sclk_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.134     1.603    TECLADO/C0/sclk_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    CIRCUITO/BIEST1/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25    CIRCUITO/BIEST2/tmp_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y25    CIRCUITO/BIEST4/noq_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y24    CIRCUITO/BIEST4/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    CONT3/pre_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    CONT3/pre_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    CONT3/pre_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    TECLADO/C0/DecodeOut_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    TECLADO/C0/DecodeOut_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    CIRCUITO/BIEST1/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    CIRCUITO/BIEST1/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    CIRCUITO/BIEST2/tmp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    CIRCUITO/BIEST2/tmp_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    CIRCUITO/BIEST4/noq_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    CIRCUITO/BIEST4/noq_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    CIRCUITO/BIEST4/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    CIRCUITO/BIEST4/q_reg/C
Low Pulse Width   Slow    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X4Y22    CIRCUITO/REGout0/auxclk_reg/G
Low Pulse Width   Fast    LDCE/G   n/a            0.500         5.000       4.500      SLICE_X4Y22    CIRCUITO/REGout0/auxclk_reg/G
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    CIRCUITO/BIEST1/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    CIRCUITO/BIEST1/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    CIRCUITO/BIEST2/tmp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    CIRCUITO/BIEST2/tmp_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    CIRCUITO/BIEST4/noq_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    CIRCUITO/BIEST4/noq_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    CIRCUITO/BIEST4/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    CIRCUITO/BIEST4/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    CONT3/pre_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    CONT3/pre_count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           115 Endpoints
Min Delay           115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_act
                            (input port)
  Destination:            dec[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.006ns  (logic 5.325ns (38.020%)  route 8.681ns (61.980%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw_act (IN)
                         net (fo=0)                   0.000     0.000    sw_act
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_act_IBUF_inst/O
                         net (fo=12, routed)          3.926     5.390    CONT3/sw_act_IBUF
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.152     5.542 r  CONT3/dec_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.755    10.297    dec_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.709    14.006 r  dec_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.006    dec[5]
    N3                                                                r  dec[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_act
                            (input port)
  Destination:            dec[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.915ns  (logic 5.345ns (38.413%)  route 8.570ns (61.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw_act (IN)
                         net (fo=0)                   0.000     0.000    sw_act
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_act_IBUF_inst/O
                         net (fo=12, routed)          3.925     5.389    CONT3/sw_act_IBUF
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.152     5.541 r  CONT3/dec_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.645    10.186    dec_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.729    13.915 r  dec_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.915    dec[7]
    L1                                                                r  dec[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_act
                            (input port)
  Destination:            dec[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.769ns  (logic 5.106ns (37.082%)  route 8.663ns (62.918%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw_act (IN)
                         net (fo=0)                   0.000     0.000    sw_act
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_act_IBUF_inst/O
                         net (fo=12, routed)          3.926     5.390    CONT3/sw_act_IBUF
    SLICE_X7Y30          LUT4 (Prop_lut4_I0_O)        0.124     5.514 r  CONT3/dec_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.737    10.251    dec_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.769 r  dec_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.769    dec[4]
    P3                                                                r  dec[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_act
                            (input port)
  Destination:            dec[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.508ns  (logic 5.103ns (37.780%)  route 8.404ns (62.220%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw_act (IN)
                         net (fo=0)                   0.000     0.000    sw_act
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_act_IBUF_inst/O
                         net (fo=12, routed)          3.925     5.389    CONT3/sw_act_IBUF
    SLICE_X7Y30          LUT4 (Prop_lut4_I2_O)        0.124     5.513 r  CONT3/dec_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.479     9.992    dec_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.508 r  dec_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.508    dec[6]
    P1                                                                r  dec[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_act
                            (input port)
  Destination:            dec[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.425ns  (logic 5.317ns (42.791%)  route 7.108ns (57.209%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw_act (IN)
                         net (fo=0)                   0.000     0.000    sw_act
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_act_IBUF_inst/O
                         net (fo=12, routed)          3.643     5.107    CONT3/sw_act_IBUF
    SLICE_X7Y27          LUT4 (Prop_lut4_I2_O)        0.152     5.259 r  CONT3/dec_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.465     8.724    dec_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    12.425 r  dec_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.425    dec[1]
    U4                                                                r  dec[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_act
                            (input port)
  Destination:            dec[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.211ns  (logic 5.091ns (41.689%)  route 7.120ns (58.311%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw_act (IN)
                         net (fo=0)                   0.000     0.000    sw_act
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_act_IBUF_inst/O
                         net (fo=12, routed)          3.643     5.107    CONT3/sw_act_IBUF
    SLICE_X7Y27          LUT4 (Prop_lut4_I0_O)        0.124     5.231 r  CONT3/dec_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.477     8.708    dec_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.211 r  dec_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.211    dec[0]
    U2                                                                r  dec[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_act
                            (input port)
  Destination:            dec[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.153ns  (logic 5.294ns (43.562%)  route 6.859ns (56.438%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw_act (IN)
                         net (fo=0)                   0.000     0.000    sw_act
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_act_IBUF_inst/O
                         net (fo=12, routed)          3.401     4.865    CONT3/sw_act_IBUF
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.118     4.983 r  CONT3/dec_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.458     8.441    dec_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.153 r  dec_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.153    dec[3]
    W4                                                                r  dec[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_act
                            (input port)
  Destination:            dec[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.955ns  (logic 5.111ns (42.752%)  route 6.844ns (57.248%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw_act (IN)
                         net (fo=0)                   0.000     0.000    sw_act
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_act_IBUF_inst/O
                         net (fo=12, routed)          3.401     4.865    CONT3/sw_act_IBUF
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     4.989 r  CONT3/dec_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.442     8.432    dec_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.955 r  dec_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.955    dec[2]
    V4                                                                r  dec[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_elec
                            (input port)
  Destination:            led_cifro_descifro
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 4.959ns (45.446%)  route 5.952ns (54.554%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw_elec (IN)
                         net (fo=0)                   0.000     0.000    sw_elec
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_elec_IBUF_inst/O
                         net (fo=17, routed)          5.952     7.407    led_cifro_descifro_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.911 r  led_cifro_descifro_OBUF_inst/O
                         net (fo=0)                   0.000    10.911    led_cifro_descifro
    V13                                                               r  led_cifro_descifro (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/CONT1/pre_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_fin_proceso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.860ns  (logic 4.102ns (52.190%)  route 3.758ns (47.810%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE                         0.000     0.000 r  CIRCUITO/CONT1/pre_count_reg[2]/C
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  CIRCUITO/CONT1/pre_count_reg[2]/Q
                         net (fo=14, routed)          3.758     4.177    led_fin_proceso_OBUF
    V3                   OBUF (Prop_obuf_I_O)         3.683     7.860 r  led_fin_proceso_OBUF_inst/O
                         net (fo=0)                   0.000     7.860    led_fin_proceso
    V3                                                                r  led_fin_proceso (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CIRCUITO/BIEST5/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/BIEST6/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  CIRCUITO/BIEST5/q_reg/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CIRCUITO/BIEST5/q_reg/Q
                         net (fo=1, routed)           0.174     0.315    CIRCUITO/BIEST6/q_reg_0
    SLICE_X4Y23          FDCE                                         r  CIRCUITO/BIEST6/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/CONT1/pre_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/CONT1/pre_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.227ns (64.609%)  route 0.124ns (35.391%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE                         0.000     0.000 r  CIRCUITO/CONT1/pre_count_reg[2]/C
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  CIRCUITO/CONT1/pre_count_reg[2]/Q
                         net (fo=14, routed)          0.124     0.252    CIRCUITO/CONT1/pre_count_reg[2]_2
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.099     0.351 r  CIRCUITO/CONT1/pre_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    CIRCUITO/CONT1/pre_count[0]_i_1_n_0
    SLICE_X4Y26          FDCE                                         r  CIRCUITO/CONT1/pre_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/CONT2/pre_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/DEMUX2/O4_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.209ns (55.854%)  route 0.165ns (44.146%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE                         0.000     0.000 r  CIRCUITO/CONT2/pre_count_reg[2]/C
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CIRCUITO/CONT2/pre_count_reg[2]/Q
                         net (fo=15, routed)          0.165     0.329    CIRCUITO/CD/p_1_in
    SLICE_X3Y24          LUT5 (Prop_lut5_I0_O)        0.045     0.374 r  CIRCUITO/CD/O4_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    CIRCUITO/DEMUX2/D[0]
    SLICE_X3Y24          LDCE                                         r  CIRCUITO/DEMUX2/O4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/CONT1/pre_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/CONT1/pre_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.183ns (46.683%)  route 0.209ns (53.317%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE                         0.000     0.000 r  CIRCUITO/CONT1/pre_count_reg[1]/C
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CIRCUITO/CONT1/pre_count_reg[1]/Q
                         net (fo=12, routed)          0.209     0.350    CIRCUITO/CONT1/count1[1]
    SLICE_X4Y26          LUT4 (Prop_lut4_I0_O)        0.042     0.392 r  CIRCUITO/CONT1/pre_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.392    CIRCUITO/CONT1/pre_count[2]_i_1_n_0
    SLICE_X4Y26          FDCE                                         r  CIRCUITO/CONT1/pre_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/CONT1/pre_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/CONT1/pre_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.088%)  route 0.209ns (52.912%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE                         0.000     0.000 r  CIRCUITO/CONT1/pre_count_reg[1]/C
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CIRCUITO/CONT1/pre_count_reg[1]/Q
                         net (fo=12, routed)          0.209     0.350    CIRCUITO/CONT1/count1[1]
    SLICE_X4Y26          LUT4 (Prop_lut4_I3_O)        0.045     0.395 r  CIRCUITO/CONT1/pre_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    CIRCUITO/CONT1/pre_count[1]_i_1_n_0
    SLICE_X4Y26          FDCE                                         r  CIRCUITO/CONT1/pre_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/BIEST6/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/CONT2/pre_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.554%)  route 0.222ns (54.446%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  CIRCUITO/BIEST6/q_reg/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CIRCUITO/BIEST6/q_reg/Q
                         net (fo=6, routed)           0.222     0.363    CIRCUITO/CONT2/retardadoAct
    SLICE_X2Y22          LUT4 (Prop_lut4_I2_O)        0.045     0.408 r  CIRCUITO/CONT2/pre_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.408    CIRCUITO/CONT2/pre_count[2]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  CIRCUITO/CONT2/pre_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/BIEST6/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/CONT2/pre_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.443%)  route 0.223ns (54.557%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  CIRCUITO/BIEST6/q_reg/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CIRCUITO/BIEST6/q_reg/Q
                         net (fo=6, routed)           0.223     0.364    CIRCUITO/CONT2/retardadoAct
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.045     0.409 r  CIRCUITO/CONT2/pre_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    CIRCUITO/CONT2/pre_count[0]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  CIRCUITO/CONT2/pre_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/BIEST6/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/CONT2/pre_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.187ns (45.576%)  route 0.223ns (54.424%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE                         0.000     0.000 r  CIRCUITO/BIEST6/q_reg/C
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CIRCUITO/BIEST6/q_reg/Q
                         net (fo=6, routed)           0.223     0.364    CIRCUITO/CONT2/retardadoAct
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.046     0.410 r  CIRCUITO/CONT2/pre_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.410    CIRCUITO/CONT2/pre_count[1]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  CIRCUITO/CONT2/pre_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/CONT0/pre_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/CONT0/pre_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.183ns (42.910%)  route 0.243ns (57.090%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE                         0.000     0.000 r  CIRCUITO/CONT0/pre_count_reg[0]/C
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CIRCUITO/CONT0/pre_count_reg[0]/Q
                         net (fo=35, routed)          0.243     0.384    CIRCUITO/CONT0/pre_count_reg_n_0_[0]
    SLICE_X0Y28          LUT3 (Prop_lut3_I2_O)        0.042     0.426 r  CIRCUITO/CONT0/pre_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.426    CIRCUITO/CONT0/pre_count[0]_i_1_n_0
    SLICE_X0Y28          FDCE                                         r  CIRCUITO/CONT0/pre_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/CONT2/pre_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/DEMUX2/O2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.392%)  route 0.223ns (51.608%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE                         0.000     0.000 r  CIRCUITO/CONT2/pre_count_reg[0]/C
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  CIRCUITO/CONT2/pre_count_reg[0]/Q
                         net (fo=20, routed)          0.223     0.387    CIRCUITO/CONT2/pre_count_reg_n_0_[0]
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.045     0.432 r  CIRCUITO/CONT2/O2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    CIRCUITO/DEMUX2/q_reg[3]_0[0]
    SLICE_X2Y23          LDCE                                         r  CIRCUITO/DEMUX2/O2_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CIRCUITO/REGout0/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidas[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.124ns  (logic 4.769ns (47.108%)  route 5.355ns (52.892%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          5.438     6.897    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.124     7.021 r  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.503     7.524    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.647     9.171    
    SLICE_X3Y23                                       0.000     9.171 r  CIRCUITO/REGout0/q_reg[3]/D
    SLICE_X3Y23          LDCE (DToQ_ldce_D_Q)         0.663     9.834 r  CIRCUITO/REGout0/q_reg[3]/Q
                         net (fo=1, routed)           0.285    10.119    CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_2_0[3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    10.822    CONT3/salidas_OBUF[3]_inst_i_1_1
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.946 r  CONT3/salidas_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842    11.788    CONT3/salidas_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.152    11.940 r  CONT3/salidas_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.649    15.589    salidas_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    19.295 r  salidas_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.295    salidas[5]
    V5                                                                r  salidas[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/REGout0/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidas[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.959ns  (logic 4.798ns (48.184%)  route 5.160ns (51.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          5.438     6.897    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.124     7.021 r  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.503     7.524    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.647     9.171    
    SLICE_X3Y23                                       0.000     9.171 r  CIRCUITO/REGout0/q_reg[3]/D
    SLICE_X3Y23          LDCE (DToQ_ldce_D_Q)         0.663     9.834 r  CIRCUITO/REGout0/q_reg[3]/Q
                         net (fo=1, routed)           0.285    10.119    CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_2_0[3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    10.822    CONT3/salidas_OBUF[3]_inst_i_1_1
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.946 r  CONT3/salidas_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.607    11.553    CONT3/salidas_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.153    11.706 r  CONT3/salidas_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.689    15.395    salidas_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    19.130 r  salidas_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.130    salidas[6]
    U7                                                                r  salidas[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/REGout0/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidas[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.838ns  (logic 4.546ns (46.205%)  route 5.292ns (53.795%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          5.438     6.897    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.124     7.021 r  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.503     7.524    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.647     9.171    
    SLICE_X3Y23                                       0.000     9.171 r  CIRCUITO/REGout0/q_reg[3]/D
    SLICE_X3Y23          LDCE (DToQ_ldce_D_Q)         0.663     9.834 r  CIRCUITO/REGout0/q_reg[3]/Q
                         net (fo=1, routed)           0.285    10.119    CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_2_0[3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    10.822    CONT3/salidas_OBUF[3]_inst_i_1_1
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.946 r  CONT3/salidas_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.842    11.788    CONT3/salidas_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    11.912 r  CONT3/salidas_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.586    15.498    salidas_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.009 r  salidas_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.009    salidas[0]
    W7                                                                r  salidas[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/REGout0/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidas[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.819ns  (logic 4.807ns (48.951%)  route 5.013ns (51.049%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          5.438     6.897    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.124     7.021 r  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.503     7.524    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.647     9.171    
    SLICE_X3Y23                                       0.000     9.171 r  CIRCUITO/REGout0/q_reg[3]/D
    SLICE_X3Y23          LDCE (DToQ_ldce_D_Q)         0.663     9.834 r  CIRCUITO/REGout0/q_reg[3]/Q
                         net (fo=1, routed)           0.285    10.119    CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_2_0[3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    10.822    CONT3/salidas_OBUF[3]_inst_i_1_1
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.946 r  CONT3/salidas_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844    11.790    CONT3/salidas_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.152    11.942 r  CONT3/salidas_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.305    15.246    salidas_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    18.990 r  salidas_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.990    salidas[3]
    V8                                                                r  salidas[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/REGout0/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidas[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 4.564ns (47.638%)  route 5.017ns (52.362%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          5.438     6.897    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.124     7.021 r  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.503     7.524    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.647     9.171    
    SLICE_X3Y23                                       0.000     9.171 r  CIRCUITO/REGout0/q_reg[3]/D
    SLICE_X3Y23          LDCE (DToQ_ldce_D_Q)         0.663     9.834 r  CIRCUITO/REGout0/q_reg[3]/Q
                         net (fo=1, routed)           0.285    10.119    CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_2_0[3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    10.822    CONT3/salidas_OBUF[3]_inst_i_1_1
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.946 r  CONT3/salidas_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.844    11.790    CONT3/salidas_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    11.914 r  CONT3/salidas_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.309    15.223    salidas_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.752 r  salidas_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.752    salidas[1]
    W6                                                                r  salidas[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/REGout0/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidas[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.356ns  (logic 4.570ns (48.847%)  route 4.786ns (51.153%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          5.438     6.897    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.124     7.021 r  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.503     7.524    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.647     9.171    
    SLICE_X3Y23                                       0.000     9.171 r  CIRCUITO/REGout0/q_reg[3]/D
    SLICE_X3Y23          LDCE (DToQ_ldce_D_Q)         0.663     9.834 r  CIRCUITO/REGout0/q_reg[3]/Q
                         net (fo=1, routed)           0.285    10.119    CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_2_0[3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    10.822    CONT3/salidas_OBUF[3]_inst_i_1_1
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.946 r  CONT3/salidas_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.607    11.553    CONT3/salidas_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    11.677 r  CONT3/salidas_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.315    14.992    salidas_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    18.527 r  salidas_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.527    salidas[2]
    U8                                                                r  salidas[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CIRCUITO/REGout0/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidas[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.921ns  (logic 4.555ns (51.057%)  route 4.366ns (48.943%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          5.438     6.897    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.124     7.021 r  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.503     7.524    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     1.647     9.171    
    SLICE_X3Y23                                       0.000     9.171 f  CIRCUITO/REGout0/q_reg[3]/D
    SLICE_X3Y23          LDCE (DToQ_ldce_D_Q)         0.663     9.834 f  CIRCUITO/REGout0/q_reg[3]/Q
                         net (fo=1, routed)           0.285    10.119    CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_2_0[3]
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    10.243 f  CIRCUITO/REGout3/salidas_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.579    10.822    CONT3/salidas_OBUF[3]_inst_i_1_1
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.946 f  CONT3/salidas_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.610    11.556    CONT3/salidas_OBUF[6]_inst_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124    11.680 r  CONT3/salidas_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.892    14.572    salidas_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.092 r  salidas_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.092    salidas[4]
    U5                                                                r  salidas[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT3/pre_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.469ns  (logic 4.453ns (42.537%)  route 6.016ns (57.463%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.620     5.141    CONT3/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  CONT3/pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419     5.560 f  CONT3/pre_count_reg[2]/Q
                         net (fo=16, routed)          1.261     6.822    CONT3/c_OBUF[2]
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.325     7.147 r  CONT3/dec_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.755    11.901    dec_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.709    15.611 r  dec_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.611    dec[5]
    N3                                                                r  dec[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT3/pre_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.386ns  (logic 4.475ns (43.089%)  route 5.911ns (56.911%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.620     5.141    CONT3/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  CONT3/pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419     5.560 f  CONT3/pre_count_reg[2]/Q
                         net (fo=16, routed)          1.266     6.827    CONT3/c_OBUF[2]
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.327     7.154 r  CONT3/dec_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.645    11.798    dec_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.729    15.528 r  dec_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.528    dec[7]
    L1                                                                r  dec[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONT3/pre_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.235ns  (logic 4.236ns (41.390%)  route 5.998ns (58.610%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.620     5.141    CONT3/clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  CONT3/pre_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419     5.560 f  CONT3/pre_count_reg[2]/Q
                         net (fo=16, routed)          1.261     6.822    CONT3/c_OBUF[2]
    SLICE_X7Y30          LUT4 (Prop_lut4_I1_O)        0.299     7.121 r  CONT3/dec_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.737    11.858    dec_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.376 r  dec_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.376    dec[4]
    P3                                                                r  dec[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGin0/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.732ns  (logic 0.325ns (44.376%)  route 0.407ns (55.625%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  TECLADO/C0/DecodeOut_reg[0]/Q
                         net (fo=8, routed)           0.183     1.818    CIRCUITO/CONT0/q_reg[0]_i_1__1_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.049     1.867 r  CIRCUITO/CONT0/q_reg[0]_i_2__2/O
                         net (fo=1, routed)           0.225     2.092    CIRCUITO/CONT0/q_reg[0]_i_2__2_n_0
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.112     2.204 r  CIRCUITO/CONT0/q_reg[0]_i_1__3/O
                         net (fo=1, routed)           0.000     2.204    CIRCUITO/REGin0/D[0]
    SLICE_X3Y29          LDCE                                         r  CIRCUITO/REGin0/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGin3/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.254ns (33.917%)  route 0.495ns (66.083%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  TECLADO/C0/DecodeOut_reg[0]/Q
                         net (fo=8, routed)           0.316     1.951    CIRCUITO/CONT0/q_reg[0]_i_1__1_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.045     1.996 r  CIRCUITO/CONT0/q_reg[0]_i_2__6/O
                         net (fo=1, routed)           0.179     2.175    CIRCUITO/CONT0/q_reg[0]_i_2__6_n_0
    SLICE_X1Y28          LUT2 (Prop_lut2_I0_O)        0.045     2.220 r  CIRCUITO/CONT0/q_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.220    CIRCUITO/REGin3/D[0]
    SLICE_X1Y28          LDCE                                         r  CIRCUITO/REGin3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGb/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.781ns  (logic 0.254ns (32.506%)  route 0.527ns (67.494%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  TECLADO/C0/DecodeOut_reg[0]/Q
                         net (fo=8, routed)           0.183     1.818    CIRCUITO/CONT0/q_reg[0]_i_1__1_0
    SLICE_X3Y29          LUT4 (Prop_lut4_I0_O)        0.045     1.863 r  CIRCUITO/CONT0/q_reg[0]_i_2__1/O
                         net (fo=1, routed)           0.345     2.208    CIRCUITO/CONT0/q_reg[0]_i_2__1_n_0
    SLICE_X2Y26          LUT2 (Prop_lut2_I0_O)        0.045     2.253 r  CIRCUITO/CONT0/q_reg[0]_i_1__4/O
                         net (fo=1, routed)           0.000     2.253    CIRCUITO/REGb/multOp__0_carry_i_12[0]
    SLICE_X2Y26          LDCE                                         r  CIRCUITO/REGb/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGin1/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.874ns  (logic 0.325ns (37.200%)  route 0.549ns (62.800%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  TECLADO/C0/DecodeOut_reg[0]/Q
                         net (fo=8, routed)           0.316     1.951    CIRCUITO/CONT0/q_reg[0]_i_1__1_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.043     1.994 r  CIRCUITO/CONT0/q_reg[0]_i_2__3/O
                         net (fo=1, routed)           0.233     2.227    CIRCUITO/CONT0/q_reg[0]_i_2__3_n_0
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.118     2.345 r  CIRCUITO/CONT0/q_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.345    CIRCUITO/REGin1/D[0]
    SLICE_X2Y28          LDCE                                         r  CIRCUITO/REGin1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGin4/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.888ns  (logic 0.253ns (28.492%)  route 0.635ns (71.508%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  TECLADO/C0/DecodeOut_reg[0]/Q
                         net (fo=8, routed)           0.322     1.957    CIRCUITO/CONT0/q_reg[0]_i_1__1_0
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.045     2.002 r  CIRCUITO/CONT0/q_reg[0]_i_2__5/O
                         net (fo=1, routed)           0.137     2.139    CIRCUITO/CONT0/q_reg[0]_i_2__5_n_0
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.044     2.183 r  CIRCUITO/CONT0/q_reg[0]_i_1/O
                         net (fo=1, routed)           0.176     2.359    CIRCUITO/REGin4/D[0]
    SLICE_X3Y28          LDCE                                         r  CIRCUITO/REGin4/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGin4/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.303ns (33.089%)  route 0.613ns (66.911%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.470    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  TECLADO/C0/DecodeOut_reg[3]/Q
                         net (fo=8, routed)           0.301     1.912    CIRCUITO/CONT0/q_reg[3]_i_1__5_0
    SLICE_X3Y28          LUT3 (Prop_lut3_I0_O)        0.049     1.961 r  CIRCUITO/CONT0/q_reg[3]_i_3__5/O
                         net (fo=1, routed)           0.138     2.099    CIRCUITO/CONT0/q_reg[3]_i_3__5_n_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I0_O)        0.113     2.212 r  CIRCUITO/CONT0/q_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.174     2.386    CIRCUITO/REGin4/D[3]
    SLICE_X3Y28          LDCE                                         r  CIRCUITO/REGin4/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGin0/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.307ns (33.472%)  route 0.610ns (66.528%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  TECLADO/C0/DecodeOut_reg[1]/Q
                         net (fo=8, routed)           0.268     1.881    CIRCUITO/CONT0/q_reg[1]_i_1__1_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.048     1.929 r  CIRCUITO/CONT0/q_reg[1]_i_2__2/O
                         net (fo=1, routed)           0.222     2.152    CIRCUITO/CONT0/q_reg[1]_i_2__2_n_0
    SLICE_X3Y29          LUT2 (Prop_lut2_I0_O)        0.118     2.270 r  CIRCUITO/CONT0/q_reg[1]_i_1__3/O
                         net (fo=1, routed)           0.119     2.389    CIRCUITO/REGin0/D[1]
    SLICE_X3Y29          LDCE                                         r  CIRCUITO/REGin0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGb/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.945ns  (logic 0.233ns (24.645%)  route 0.712ns (75.355%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.470    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  TECLADO/C0/DecodeOut_reg[3]/Q
                         net (fo=8, routed)           0.353     1.964    CIRCUITO/CONT0/q_reg[3]_i_1__5_0
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.045     2.009 r  CIRCUITO/CONT0/q_reg[3]_i_3__1/O
                         net (fo=1, routed)           0.184     2.193    CIRCUITO/CONT0/q_reg[3]_i_3__1_n_0
    SLICE_X2Y27          LUT2 (Prop_lut2_I0_O)        0.047     2.240 r  CIRCUITO/CONT0/q_reg[3]_i_1__8/O
                         net (fo=1, routed)           0.175     2.416    CIRCUITO/REGb/multOp__0_carry_i_12[3]
    SLICE_X2Y26          LDCE                                         r  CIRCUITO/REGb/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGin2/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.229ns (23.617%)  route 0.741ns (76.383%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.470    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  TECLADO/C0/DecodeOut_reg[3]/Q
                         net (fo=8, routed)           0.348     1.959    CIRCUITO/CONT0/q_reg[3]_i_1__5_0
    SLICE_X4Y28          LUT4 (Prop_lut4_I0_O)        0.045     2.004 r  CIRCUITO/CONT0/q_reg[3]_i_3/O
                         net (fo=1, routed)           0.279     2.283    CIRCUITO/CONT0/q_reg[3]_i_3_n_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I0_O)        0.043     2.326 r  CIRCUITO/CONT0/q_reg[3]_i_1__5/O
                         net (fo=1, routed)           0.114     2.440    CIRCUITO/REGin2/D[3]
    SLICE_X3Y27          LDCE                                         r  CIRCUITO/REGin2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TECLADO/C0/DecodeOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CIRCUITO/REGin2/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.233ns (23.680%)  route 0.751ns (76.320%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=16, routed)          0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  TECLADO/C0/DecodeOut_reg[1]/Q
                         net (fo=8, routed)           0.334     1.947    CIRCUITO/CONT0/q_reg[1]_i_1__1_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I0_O)        0.045     1.992 r  CIRCUITO/CONT0/q_reg[1]_i_2/O
                         net (fo=1, routed)           0.237     2.230    CIRCUITO/CONT0/q_reg[1]_i_2_n_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I0_O)        0.047     2.277 r  CIRCUITO/CONT0/q_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.180     2.456    CIRCUITO/REGin2/D[1]
    SLICE_X3Y27          LDCE                                         r  CIRCUITO/REGin2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 entradaFil[1]
                            (input port)
  Destination:            TECLADO/C0/DecodeOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.927ns  (logic 1.950ns (21.843%)  route 6.977ns (78.157%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  entradaFil[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaFil[1]
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  entradaFil_IBUF[1]_inst/O
                         net (fo=10, routed)          5.133     6.587    TECLADO/C0/entradaFil_IBUF[1]
    SLICE_X5Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.711 r  TECLADO/C0/DecodeOut[0]_i_8/O
                         net (fo=1, routed)           0.828     7.539    TECLADO/C0/DecodeOut[0]_i_8_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.663 f  TECLADO/C0/DecodeOut[0]_i_4/O
                         net (fo=2, routed)           0.599     8.263    TECLADO/C0/DecodeOut[0]_i_4_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  TECLADO/C0/DecodeOut[2]_i_2/O
                         net (fo=2, routed)           0.417     8.803    TECLADO/C0/DecodeOut[2]_i_2_n_0
    SLICE_X3Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.927 r  TECLADO/C0/DecodeOut[2]_i_1/O
                         net (fo=1, routed)           0.000     8.927    TECLADO/C0/DecodeOut[2]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511     4.852    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[2]/C

Slack:                    inf
  Source:                 entradaFil[1]
                            (input port)
  Destination:            TECLADO/C0/DecodeOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.817ns  (logic 1.950ns (22.116%)  route 6.867ns (77.884%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  entradaFil[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaFil[1]
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  entradaFil_IBUF[1]_inst/O
                         net (fo=10, routed)          5.133     6.587    TECLADO/C0/entradaFil_IBUF[1]
    SLICE_X5Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.711 r  TECLADO/C0/DecodeOut[0]_i_8/O
                         net (fo=1, routed)           0.828     7.539    TECLADO/C0/DecodeOut[0]_i_8_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.663 f  TECLADO/C0/DecodeOut[0]_i_4/O
                         net (fo=2, routed)           0.599     8.263    TECLADO/C0/DecodeOut[0]_i_4_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.124     8.387 r  TECLADO/C0/DecodeOut[2]_i_2/O
                         net (fo=2, routed)           0.307     8.693    TECLADO/C0/DecodeOut[2]_i_2_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.124     8.817 r  TECLADO/C0/DecodeOut[1]_i_1/O
                         net (fo=1, routed)           0.000     8.817    TECLADO/C0/DecodeOut[1]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.511     4.852    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[1]/C

Slack:                    inf
  Source:                 entradaFil[1]
                            (input port)
  Destination:            TECLADO/C0/DecodeOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.807ns  (logic 1.826ns (20.734%)  route 6.981ns (79.266%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  entradaFil[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaFil[1]
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  entradaFil_IBUF[1]_inst/O
                         net (fo=10, routed)          5.133     6.587    TECLADO/C0/entradaFil_IBUF[1]
    SLICE_X5Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.711 f  TECLADO/C0/DecodeOut[0]_i_8/O
                         net (fo=1, routed)           0.828     7.539    TECLADO/C0/DecodeOut[0]_i_8_n_0
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.663 r  TECLADO/C0/DecodeOut[0]_i_4/O
                         net (fo=2, routed)           1.020     8.683    TECLADO/C0/DecodeOut[0]_i_4_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I3_O)        0.124     8.807 r  TECLADO/C0/DecodeOut[0]_i_1/O
                         net (fo=1, routed)           0.000     8.807    TECLADO/C0/DecodeOut[0]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509     4.850    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  TECLADO/C0/DecodeOut_reg[0]/C

Slack:                    inf
  Source:                 entradaFil[1]
                            (input port)
  Destination:            TECLADO/C0/DecodeOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.216ns  (logic 1.950ns (23.733%)  route 6.266ns (76.267%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  entradaFil[1] (IN)
                         net (fo=0)                   0.000     0.000    entradaFil[1]
    H2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  entradaFil_IBUF[1]_inst/O
                         net (fo=10, routed)          4.938     6.392    TECLADO/C0/entradaFil_IBUF[1]
    SLICE_X7Y33          LUT5 (Prop_lut5_I1_O)        0.124     6.516 r  TECLADO/C0/DecodeOut[3]_i_12/O
                         net (fo=1, routed)           0.405     6.922    TECLADO/C0/DecodeOut[3]_i_12_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.046 f  TECLADO/C0/DecodeOut[3]_i_8/O
                         net (fo=1, routed)           0.393     7.439    TECLADO/C0/DecodeOut[3]_i_8_n_0
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.124     7.563 r  TECLADO/C0/DecodeOut[3]_i_2/O
                         net (fo=1, routed)           0.529     8.092    TECLADO/C0/DecodeOut[3]_i_2_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.216 r  TECLADO/C0/DecodeOut[3]_i_1/O
                         net (fo=1, routed)           0.000     8.216    TECLADO/C0/DecodeOut[3]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509     4.850    TECLADO/C0/clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  TECLADO/C0/DecodeOut_reg[3]/C

Slack:                    inf
  Source:                 CIRCUITO/CONT1/pre_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/REGout0/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.215ns  (logic 1.849ns (22.509%)  route 6.366ns (77.491%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE                         0.000     0.000 r  CIRCUITO/CONT1/pre_count_reg[0]/C
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CIRCUITO/CONT1/pre_count_reg[0]/Q
                         net (fo=13, routed)          1.111     1.567    CIRCUITO/CONT1/count1[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     1.691 f  CIRCUITO/CONT1/i___0_carry_i_9/O
                         net (fo=1, routed)           0.867     2.559    CIRCUITO/CONT1/i___0_carry_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124     2.683 r  CIRCUITO/CONT1/i___0_carry_i_7/O
                         net (fo=5, routed)           1.158     3.841    CIRCUITO/REGb/multOp__0_carry_i_1
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     3.965 r  CIRCUITO/REGb/multOp__0_carry_i_8/O
                         net (fo=3, routed)           0.785     4.750    CIRCUITO/CD/multOp__0_carry_0
    SLICE_X4Y24          LUT4 (Prop_lut4_I3_O)        0.124     4.874 r  CIRCUITO/CD/multOp__0_carry_i_1/O
                         net (fo=1, routed)           0.624     5.498    CIRCUITO/CD/multOp__0_carry_i_1_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     5.936 r  CIRCUITO/CD/multOp__0_carry/O[3]
                         net (fo=5, routed)           0.393     6.329    CIRCUITO/REGb/O[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.306     6.635 r  CIRCUITO/REGb/q_reg[3]_i_3__4/O
                         net (fo=1, routed)           0.798     7.433    CIRCUITO/REGb/q_reg[3]_i_3__4_n_0
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.153     7.586 r  CIRCUITO/REGb/q_reg[3]_i_1__10/O
                         net (fo=1, routed)           0.628     8.215    CIRCUITO/REGout0/D[3]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          4.642    11.030    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.100    11.130 f  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.437    11.568    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         f  CIRCUITO/REGout0/q_reg[3]/G

Slack:                    inf
  Source:                 sw_elec
                            (input port)
  Destination:            CIRCUITO/REGout0/q_reg[1]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.354ns  (logic 2.106ns (28.643%)  route 5.248ns (71.357%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        6.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.568ns = ( 11.568 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw_elec (IN)
                         net (fo=0)                   0.000     0.000    sw_elec
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_elec_IBUF_inst/O
                         net (fo=17, routed)          3.441     4.896    CIRCUITO/CD/led_cifro_descifro_OBUF
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     5.020 f  CIRCUITO/CD/O4_reg[1]_i_2/O
                         net (fo=5, routed)           0.974     5.994    CIRCUITO/CONT2/O4_reg[1]
    SLICE_X2Y22          LUT4 (Prop_lut4_I3_O)        0.152     6.146 r  CIRCUITO/CONT2/q_reg[1]_i_2__4/O
                         net (fo=1, routed)           0.832     6.978    CIRCUITO/CONT2/q_reg[1]_i_2__4_n_0
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.376     7.354 r  CIRCUITO/CONT2/q_reg[1]_i_1__6/O
                         net (fo=1, routed)           0.000     7.354    CIRCUITO/REGout0/D[1]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          4.642    11.030    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.100    11.130 f  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.437    11.568    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         f  CIRCUITO/REGout0/q_reg[1]/G

Slack:                    inf
  Source:                 CIRCUITO/CONT1/pre_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CIRCUITO/REGout0/q_reg[2]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.007ns  (logic 1.626ns (23.205%)  route 5.381ns (76.795%))
  Logic Levels:           8  (CARRY4=1 FDCE=1 LUT2=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE                         0.000     0.000 r  CIRCUITO/CONT1/pre_count_reg[0]/C
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CIRCUITO/CONT1/pre_count_reg[0]/Q
                         net (fo=13, routed)          1.111     1.567    CIRCUITO/CONT1/count1[0]
    SLICE_X3Y27          LUT6 (Prop_lut6_I3_O)        0.124     1.691 f  CIRCUITO/CONT1/i___0_carry_i_9/O
                         net (fo=1, routed)           0.867     2.559    CIRCUITO/CONT1/i___0_carry_i_9_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124     2.683 r  CIRCUITO/CONT1/i___0_carry_i_7/O
                         net (fo=5, routed)           1.158     3.841    CIRCUITO/REGb/multOp__0_carry_i_1
    SLICE_X3Y24          LUT6 (Prop_lut6_I1_O)        0.124     3.965 r  CIRCUITO/REGb/multOp__0_carry_i_8/O
                         net (fo=3, routed)           0.867     4.832    CIRCUITO/CD/multOp__0_carry_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I0_O)        0.124     4.956 r  CIRCUITO/CD/multOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.956    CIRCUITO/CD/multOp__0_carry_i_4_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.204 r  CIRCUITO/CD/multOp__0_carry/O[2]
                         net (fo=5, routed)           1.114     6.318    CIRCUITO/REGb/O[0]
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.302     6.620 r  CIRCUITO/REGb/q_reg[2]_i_2__4/O
                         net (fo=1, routed)           0.263     6.883    CIRCUITO/REGb/q_reg[2]_i_2__4_n_0
    SLICE_X3Y23          LUT2 (Prop_lut2_I0_O)        0.124     7.007 r  CIRCUITO/REGb/q_reg[2]_i_1__6/O
                         net (fo=1, routed)           0.000     7.007    CIRCUITO/REGout0/D[2]
    SLICE_X3Y23          LDCE                                         r  CIRCUITO/REGout0/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          4.642    11.030    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I1_O)        0.100    11.130 f  CIRCUITO/CONT2/q_reg[3]_i_2__6/O
                         net (fo=4, routed)           0.437    11.568    CIRCUITO/REGout0/E[0]
    SLICE_X3Y23          LDCE                                         f  CIRCUITO/REGout0/q_reg[2]/G

Slack:                    inf
  Source:                 sw_resetear
                            (input port)
  Destination:            CIRCUITO/BIEST4/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.906ns  (logic 1.452ns (21.029%)  route 5.454ns (78.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  sw_resetear (IN)
                         net (fo=0)                   0.000     0.000    sw_resetear
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_resetear_IBUF_inst/O
                         net (fo=77, routed)          5.454     6.906    CIRCUITO/BIEST4/sw_resetear_IBUF
    SLICE_X5Y24          FDCE                                         f  CIRCUITO/BIEST4/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=16, routed)          1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.500     4.841    CIRCUITO/BIEST4/clk_IBUF_BUFG
    SLICE_X5Y24          FDCE                                         r  CIRCUITO/BIEST4/q_reg/C

Slack:                    inf
  Source:                 sw_resetear
                            (input port)
  Destination:            CIRCUITO/REGout1/q_reg[0]/CLR
                            (recovery check against falling-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.871ns  (logic 1.452ns (21.135%)  route 5.419ns (78.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  sw_resetear (IN)
                         net (fo=0)                   0.000     0.000    sw_resetear
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_resetear_IBUF_inst/O
                         net (fo=77, routed)          5.419     6.871    CIRCUITO/REGout1/sw_resetear_IBUF
    SLICE_X2Y24          LDCE                                         f  CIRCUITO/REGout1/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          4.579    10.967    CIRCUITO/CONT2/clk_IBUF
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.100    11.067 f  CIRCUITO/CONT2/q_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.707    11.774    CIRCUITO/REGout1/E[0]
    SLICE_X2Y24          LDCE                                         f  CIRCUITO/REGout1/q_reg[0]/G

Slack:                    inf
  Source:                 sw_resetear
                            (input port)
  Destination:            CIRCUITO/REGout1/q_reg[1]/CLR
                            (recovery check against falling-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.871ns  (logic 1.452ns (21.135%)  route 5.419ns (78.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  sw_resetear (IN)
                         net (fo=0)                   0.000     0.000    sw_resetear
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sw_resetear_IBUF_inst/O
                         net (fo=77, routed)          5.419     6.871    CIRCUITO/REGout1/sw_resetear_IBUF
    SLICE_X2Y24          LDCE                                         f  CIRCUITO/REGout1/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=16, routed)          4.579    10.967    CIRCUITO/CONT2/clk_IBUF
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.100    11.067 f  CIRCUITO/CONT2/q_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.707    11.774    CIRCUITO/REGout1/E[0]
    SLICE_X2Y24          LDCE                                         f  CIRCUITO/REGout1/q_reg[1]/G





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O3_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout3/q_reg[2]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.158ns (57.906%)  route 0.115ns (42.094%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O3_reg[2]/G
    SLICE_X0Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CIRCUITO/DEMUX2/O3_reg[2]/Q
                         net (fo=1, routed)           0.115     0.273    CIRCUITO/REGout3/D[2]
    SLICE_X1Y24          LDCE                                         r  CIRCUITO/REGout3/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.820     8.235    CIRCUITO/CONT2/clk_IBUF
    SLICE_X1Y24          LUT5 (Prop_lut5_I1_O)        0.055     8.290 f  CIRCUITO/CONT2/q_reg[3]_i_1__2/O
                         net (fo=4, routed)           0.167     8.456    CIRCUITO/REGout3/E[0]
    SLICE_X1Y24          LDCE                                         f  CIRCUITO/REGout3/q_reg[2]/G

Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout1/q_reg[0]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O1_reg[0]/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CIRCUITO/DEMUX2/O1_reg[0]/Q
                         net (fo=1, routed)           0.116     0.274    CIRCUITO/REGout1/D[0]
    SLICE_X2Y24          LDCE                                         r  CIRCUITO/REGout1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.672     8.086    CIRCUITO/CONT2/clk_IBUF
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.056     8.142 f  CIRCUITO/CONT2/q_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.395     8.537    CIRCUITO/REGout1/E[0]
    SLICE_X2Y24          LDCE                                         f  CIRCUITO/REGout1/q_reg[0]/G

Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout2/q_reg[0]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.178ns (64.028%)  route 0.100ns (35.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O2_reg[0]/G
    SLICE_X2Y23          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CIRCUITO/DEMUX2/O2_reg[0]/Q
                         net (fo=1, routed)           0.100     0.278    CIRCUITO/REGout2/D[0]
    SLICE_X1Y23          LDCE                                         r  CIRCUITO/REGout2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.870     8.284    CIRCUITO/CONT2/clk_IBUF
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.055     8.339 f  CIRCUITO/CONT2/q_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.218     8.557    CIRCUITO/REGout2/E[0]
    SLICE_X1Y23          LDCE                                         f  CIRCUITO/REGout2/q_reg[0]/G

Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout3/q_reg[1]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.178ns (63.744%)  route 0.101ns (36.256%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O3_reg[1]/G
    SLICE_X2Y23          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CIRCUITO/DEMUX2/O3_reg[1]/Q
                         net (fo=1, routed)           0.101     0.279    CIRCUITO/REGout3/D[1]
    SLICE_X1Y24          LDCE                                         r  CIRCUITO/REGout3/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.820     8.235    CIRCUITO/CONT2/clk_IBUF
    SLICE_X1Y24          LUT5 (Prop_lut5_I1_O)        0.055     8.290 f  CIRCUITO/CONT2/q_reg[3]_i_1__2/O
                         net (fo=4, routed)           0.167     8.456    CIRCUITO/REGout3/E[0]
    SLICE_X1Y24          LDCE                                         f  CIRCUITO/REGout3/q_reg[1]/G

Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O4_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout4/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.158ns (49.231%)  route 0.163ns (50.769%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O4_reg[3]/G
    SLICE_X0Y24          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CIRCUITO/DEMUX2/O4_reg[3]/Q
                         net (fo=1, routed)           0.163     0.321    CIRCUITO/REGout4/D[3]
    SLICE_X3Y22          LDCE                                         r  CIRCUITO/REGout4/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.785     8.199    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.055     8.254 f  CIRCUITO/CONT2/q_reg[3]_i_1/O
                         net (fo=4, routed)           0.247     8.501    CIRCUITO/REGout4/E[0]
    SLICE_X3Y22          LDCE                                         f  CIRCUITO/REGout4/q_reg[3]/G

Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O4_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout4/q_reg[1]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.109%)  route 0.170ns (48.891%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O4_reg[1]/G
    SLICE_X2Y23          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CIRCUITO/DEMUX2/O4_reg[1]/Q
                         net (fo=1, routed)           0.170     0.348    CIRCUITO/REGout4/D[1]
    SLICE_X3Y22          LDCE                                         r  CIRCUITO/REGout4/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.785     8.199    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.055     8.254 f  CIRCUITO/CONT2/q_reg[3]_i_1/O
                         net (fo=4, routed)           0.247     8.501    CIRCUITO/REGout4/E[0]
    SLICE_X3Y22          LDCE                                         f  CIRCUITO/REGout4/q_reg[1]/G

Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O4_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout4/q_reg[0]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.158ns (43.615%)  route 0.204ns (56.385%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O4_reg[0]/G
    SLICE_X3Y24          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CIRCUITO/DEMUX2/O4_reg[0]/Q
                         net (fo=1, routed)           0.204     0.362    CIRCUITO/REGout4/D[0]
    SLICE_X3Y22          LDCE                                         r  CIRCUITO/REGout4/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.785     8.199    CIRCUITO/CONT2/clk_IBUF
    SLICE_X3Y23          LUT5 (Prop_lut5_I2_O)        0.055     8.254 f  CIRCUITO/CONT2/q_reg[3]_i_1/O
                         net (fo=4, routed)           0.247     8.501    CIRCUITO/REGout4/E[0]
    SLICE_X3Y22          LDCE                                         f  CIRCUITO/REGout4/q_reg[0]/G

Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout1/q_reg[3]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.158ns (39.820%)  route 0.239ns (60.180%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O1_reg[3]/G
    SLICE_X0Y24          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CIRCUITO/DEMUX2/O1_reg[3]/Q
                         net (fo=1, routed)           0.239     0.397    CIRCUITO/REGout1/D[3]
    SLICE_X2Y24          LDCE                                         r  CIRCUITO/REGout1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.672     8.086    CIRCUITO/CONT2/clk_IBUF
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.056     8.142 f  CIRCUITO/CONT2/q_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.395     8.537    CIRCUITO/REGout1/E[0]
    SLICE_X2Y24          LDCE                                         f  CIRCUITO/REGout1/q_reg[3]/G

Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout1/q_reg[1]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.178ns (44.720%)  route 0.220ns (55.280%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O1_reg[1]/G
    SLICE_X2Y23          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  CIRCUITO/DEMUX2/O1_reg[1]/Q
                         net (fo=1, routed)           0.220     0.398    CIRCUITO/REGout1/D[1]
    SLICE_X2Y24          LDCE                                         r  CIRCUITO/REGout1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.672     8.086    CIRCUITO/CONT2/clk_IBUF
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.056     8.142 f  CIRCUITO/CONT2/q_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.395     8.537    CIRCUITO/REGout1/E[0]
    SLICE_X2Y24          LDCE                                         f  CIRCUITO/REGout1/q_reg[1]/G

Slack:                    inf
  Source:                 CIRCUITO/DEMUX2/O2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            CIRCUITO/REGout2/q_reg[2]/D
                            (positive level-sensitive latch clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.158ns (32.297%)  route 0.331ns (67.703%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          LDCE                         0.000     0.000 r  CIRCUITO/DEMUX2/O2_reg[2]/G
    SLICE_X0Y23          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CIRCUITO/DEMUX2/O2_reg[2]/Q
                         net (fo=1, routed)           0.331     0.489    CIRCUITO/REGout2/D[2]
    SLICE_X1Y23          LDCE                                         r  CIRCUITO/REGout2/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=16, routed)          2.870     8.284    CIRCUITO/CONT2/clk_IBUF
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.055     8.339 f  CIRCUITO/CONT2/q_reg[3]_i_1__1/O
                         net (fo=4, routed)           0.218     8.557    CIRCUITO/REGout2/E[0]
    SLICE_X1Y23          LDCE                                         f  CIRCUITO/REGout2/q_reg[2]/G





