
Loading design for application trce from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: blank_trb3_periph_blank.prf(1697): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.2.115
Fri Mar 22 17:27:20 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic_orAll/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

71 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.712ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_29_rep1  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.651ns  (29.5% logic, 70.5% route), 25 logic levels.

 Constraint Details:

     13.651ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5220 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 3.712ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5220 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5220 (from clk_100_i)
ROUTE         8     1.131     R66C53A.Q0 to     R73C50A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_29_rep1
CTOOFX_DEL  ---     0.281     R73C50A.C1 to   R73C50A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.000   R73C50A.OFX0 to    R73C50A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1553
FXTOOFX_DE  ---     0.129    R73C50A.FXB to   R73C50A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.853   R73C50A.OFX1 to     R75C53D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1554
CTOOFX_DEL  ---     0.281     R75C53D.C1 to   R75C53D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_31/SLICE_6024
ROUTE         1     0.913   R75C53D.OFX0 to     R67C55C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un532_t
CTOF_DEL    ---     0.147     R67C55C.C1 to     R67C55C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         1     0.360     R67C55C.F1 to     R67C55C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un527_t
CTOF_DEL    ---     0.147     R67C55C.A0 to     R67C55C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         4     0.668     R67C55C.F0 to     R66C57D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_2
CTOF_DEL    ---     0.147     R66C57D.C1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.325     R65C63B.F1 to     R65C63A.D0 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63A.D0 to     R65C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4746
ROUTE         2     0.146     R65C63A.F0 to     R65C63C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R65C63C.D1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.651   (29.5% logic, 70.5% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R66C53A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.621ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_13_rep1  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.560ns  (29.7% logic, 70.3% route), 25 logic levels.

 Constraint Details:

     13.560ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5203 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 3.621ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5203 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R65C52B.CLK to     R65C52B.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5203 (from clk_100_i)
ROUTE         9     1.040     R65C52B.Q0 to     R73C50A.B1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_13_rep1
CTOOFX_DEL  ---     0.281     R73C50A.B1 to   R73C50A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.000   R73C50A.OFX0 to    R73C50A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1553
FXTOOFX_DE  ---     0.129    R73C50A.FXB to   R73C50A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.853   R73C50A.OFX1 to     R75C53D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1554
CTOOFX_DEL  ---     0.281     R75C53D.C1 to   R75C53D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_31/SLICE_6024
ROUTE         1     0.913   R75C53D.OFX0 to     R67C55C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un532_t
CTOF_DEL    ---     0.147     R67C55C.C1 to     R67C55C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         1     0.360     R67C55C.F1 to     R67C55C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un527_t
CTOF_DEL    ---     0.147     R67C55C.A0 to     R67C55C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         4     0.668     R67C55C.F0 to     R66C57D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_2
CTOF_DEL    ---     0.147     R66C57D.C1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.325     R65C63B.F1 to     R65C63A.D0 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63A.D0 to     R65C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4746
ROUTE         2     0.146     R65C63A.F0 to     R65C63C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R65C63C.D1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.560   (29.7% logic, 70.3% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C52B.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_6[4]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.470ns  (29.9% logic, 70.1% route), 25 logic levels.

 Constraint Details:

     13.470ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4971 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.004ns skew and
      0.061ns DIN_SET requirement (totaling 9.935ns) by 3.535ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4971 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R75C53B.CLK to     R75C53B.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4971 (from clk_100_i)
ROUTE        16     0.950     R75C53B.Q0 to     R73C50A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/coincidence_config_2_6[4]
CTOOFX_DEL  ---     0.281     R73C50A.B0 to   R73C50A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.000   R73C50A.OFX0 to    R73C50A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1553
FXTOOFX_DE  ---     0.129    R73C50A.FXB to   R73C50A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.853   R73C50A.OFX1 to     R75C53D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1554
CTOOFX_DEL  ---     0.281     R75C53D.C1 to   R75C53D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_31/SLICE_6024
ROUTE         1     0.913   R75C53D.OFX0 to     R67C55C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un532_t
CTOF_DEL    ---     0.147     R67C55C.C1 to     R67C55C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         1     0.360     R67C55C.F1 to     R67C55C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un527_t
CTOF_DEL    ---     0.147     R67C55C.A0 to     R67C55C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         4     0.668     R67C55C.F0 to     R66C57D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_2
CTOF_DEL    ---     0.147     R66C57D.C1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.325     R65C63B.F1 to     R65C63A.D0 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63A.D0 to     R65C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4746
ROUTE         2     0.146     R65C63A.F0 to     R65C63C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R65C63C.D1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.470   (29.9% logic, 70.1% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4971:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.120 *L_R79C5.CLKOP to    R75C53B.CLK clk_100_i
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.519ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_21_rep1  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.458ns  (29.9% logic, 70.1% route), 25 logic levels.

 Constraint Details:

     13.458ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5212 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 3.519ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5212 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C49B.CLK to     R66C49B.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5212 (from clk_100_i)
ROUTE         9     0.938     R66C49B.Q0 to     R73C50A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_21_rep1
CTOOFX_DEL  ---     0.281     R73C50A.C0 to   R73C50A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.000   R73C50A.OFX0 to    R73C50A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1553
FXTOOFX_DE  ---     0.129    R73C50A.FXB to   R73C50A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.853   R73C50A.OFX1 to     R75C53D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1554
CTOOFX_DEL  ---     0.281     R75C53D.C1 to   R75C53D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_31/SLICE_6024
ROUTE         1     0.913   R75C53D.OFX0 to     R67C55C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un532_t
CTOF_DEL    ---     0.147     R67C55C.C1 to     R67C55C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         1     0.360     R67C55C.F1 to     R67C55C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un527_t
CTOF_DEL    ---     0.147     R67C55C.A0 to     R67C55C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         4     0.668     R67C55C.F0 to     R66C57D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_2
CTOF_DEL    ---     0.147     R66C57D.C1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.325     R65C63B.F1 to     R65C63A.D0 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63A.D0 to     R65C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4746
ROUTE         2     0.146     R65C63A.F0 to     R65C63C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R65C63C.D1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.458   (29.9% logic, 70.1% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R66C49B.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_17_rep1  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.455ns  (29.9% logic, 70.1% route), 25 logic levels.

 Constraint Details:

     13.455ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5207 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 3.516ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5207 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C54A.CLK to     R67C54A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5207 (from clk_100_i)
ROUTE         9     0.935     R67C54A.Q0 to     R73C50B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_17_rep1
CTOOFX_DEL  ---     0.281     R73C50B.C0 to   R73C50B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_18/SLICE_6179
ROUTE         1     0.000   R73C50B.OFX0 to    R73C50A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1550
FXTOOFX_DE  ---     0.129    R73C50A.FXA to   R73C50A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.853   R73C50A.OFX1 to     R75C53D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1554
CTOOFX_DEL  ---     0.281     R75C53D.C1 to   R75C53D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_31/SLICE_6024
ROUTE         1     0.913   R75C53D.OFX0 to     R67C55C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un532_t
CTOF_DEL    ---     0.147     R67C55C.C1 to     R67C55C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         1     0.360     R67C55C.F1 to     R67C55C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un527_t
CTOF_DEL    ---     0.147     R67C55C.A0 to     R67C55C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         4     0.668     R67C55C.F0 to     R66C57D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_2
CTOF_DEL    ---     0.147     R66C57D.C1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.325     R65C63B.F1 to     R65C63A.D0 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63A.D0 to     R65C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4746
ROUTE         2     0.146     R65C63A.F0 to     R65C63C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R65C63C.D1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.455   (29.9% logic, 70.1% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5207:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R67C54A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.460ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_29_rep1  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.399ns  (28.9% logic, 71.1% route), 24 logic levels.

 Constraint Details:

     13.399ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5220 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 3.460ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5220 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C53A.CLK to     R66C53A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5220 (from clk_100_i)
ROUTE         8     1.131     R66C53A.Q0 to     R73C50A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_29_rep1
CTOOFX_DEL  ---     0.281     R73C50A.C1 to   R73C50A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.000   R73C50A.OFX0 to    R73C50A.FXB THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1553
FXTOOFX_DE  ---     0.129    R73C50A.FXB to   R73C50A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.853   R73C50A.OFX1 to     R75C53D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1554
CTOOFX_DEL  ---     0.281     R75C53D.C1 to   R75C53D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_31/SLICE_6024
ROUTE         1     0.913   R75C53D.OFX0 to     R67C55C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un532_t
CTOF_DEL    ---     0.147     R67C55C.C1 to     R67C55C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         1     0.360     R67C55C.F1 to     R67C55C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un527_t
CTOF_DEL    ---     0.147     R67C55C.A0 to     R67C55C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         4     0.668     R67C55C.F0 to     R66C57D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_2
CTOF_DEL    ---     0.147     R66C57D.C1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.366     R65C63B.F1 to     R65C63C.B1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63C.B1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.399   (28.9% logic, 71.1% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R66C53A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.450ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_23_rep1  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.389ns  (29.1% logic, 70.9% route), 24 logic levels.

 Constraint Details:

     13.389ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5214 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 3.450ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5214 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R67C51A.CLK to     R67C51A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5214 (from clk_100_i)
ROUTE         9     1.056     R67C51A.Q0 to     R73C58A.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_23_rep1
CTOOFX_DEL  ---     0.281     R73C58A.B0 to   R73C58A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop3.un289_t_28/SLICE_6334
ROUTE         1     0.562   R73C58A.OFX0 to     R73C58B.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1374
CTOOFX_DEL  ---     0.281     R73C58B.A1 to   R73C58B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop3.un289_t_30/SLICE_6043
ROUTE         1     0.898   R73C58B.OFX0 to     R67C59B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1376
CTOF_DEL    ---     0.147     R67C59B.C1 to     R67C59B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6795
ROUTE         1     0.347     R67C59B.F1 to     R67C59B.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un284_t_0
CTOF_DEL    ---     0.147     R67C59B.B0 to     R67C59B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6795
ROUTE         4     0.929     R67C59B.F0 to     R66C57D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_8_1
CTOF_DEL    ---     0.147     R66C57D.A1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.325     R65C63B.F1 to     R65C63A.D0 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63A.D0 to     R65C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4746
ROUTE         2     0.146     R65C63A.F0 to     R65C63C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R65C63C.D1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.389   (29.1% logic, 70.9% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R67C51A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.423ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_9_rep1  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.362ns  (30.1% logic, 69.9% route), 25 logic levels.

 Constraint Details:

     13.362ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5230 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 3.423ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5230 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C50A.CLK to     R66C50A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5230 (from clk_100_i)
ROUTE         8     0.842     R66C50A.Q0 to     R73C50B.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_9_rep1
CTOOFX_DEL  ---     0.281     R73C50B.A1 to   R73C50B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_18/SLICE_6179
ROUTE         1     0.000   R73C50B.OFX0 to    R73C50A.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1550
FXTOOFX_DE  ---     0.129    R73C50A.FXA to   R73C50A.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_21/SLICE_6178
ROUTE         1     0.853   R73C50A.OFX1 to     R75C53D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1554
CTOOFX_DEL  ---     0.281     R75C53D.C1 to   R75C53D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop6.un532_t_31/SLICE_6024
ROUTE         1     0.913   R75C53D.OFX0 to     R67C55C.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un532_t
CTOF_DEL    ---     0.147     R67C55C.C1 to     R67C55C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         1     0.360     R67C55C.F1 to     R67C55C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un527_t
CTOF_DEL    ---     0.147     R67C55C.A0 to     R67C55C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6791
ROUTE         4     0.668     R67C55C.F0 to     R66C57D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_2
CTOF_DEL    ---     0.147     R66C57D.C1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.325     R65C63B.F1 to     R65C63A.D0 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63A.D0 to     R65C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4746
ROUTE         2     0.146     R65C63A.F0 to     R65C63C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R65C63C.D1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.362   (30.1% logic, 69.9% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R66C50A.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.421ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_4_rep1  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.360ns  (29.1% logic, 70.9% route), 25 logic levels.

 Constraint Details:

     13.360ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5225 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 3.421ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5225 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R69C57C.CLK to     R69C57C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5225 (from clk_100_i)
ROUTE         9     0.979     R69C57C.Q0 to     R69C48B.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_4_rep1
CTOF_DEL    ---     0.147     R69C48B.A0 to     R69C48B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4980
ROUTE         1     0.663     R69C48B.F0 to     R69C53D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un775_t_7_bm_1
CTOOFX_DEL  ---     0.281     R69C53D.C1 to   R69C53D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un775_t_7/SLICE_6070
ROUTE         1     0.000   R69C53D.OFX0 to    R69C53C.FXA THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1725
FXTOOFX_DE  ---     0.129    R69C53C.FXA to   R69C53C.OFX1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop9.un775_t_14/SLICE_6069
ROUTE         1     0.549   R69C53C.OFX1 to     R67C53C.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1733
CTOF_DEL    ---     0.147     R67C53C.B0 to     R67C53C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4979
ROUTE         1     0.648     R67C53C.F0 to     R67C59B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un770_t_0
CTOF_DEL    ---     0.147     R67C59B.C0 to     R67C59B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6795
ROUTE         4     0.929     R67C59B.F0 to     R66C57D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_8_1
CTOF_DEL    ---     0.147     R66C57D.A1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.325     R65C63B.F1 to     R65C63A.D0 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63A.D0 to     R65C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4746
ROUTE         2     0.146     R65C63A.F0 to     R65C63C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R65C63C.D1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.360   (29.1% logic, 70.9% route), 25 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5225:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R69C57C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.411ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_21_rep1  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:              13.350ns  (29.2% logic, 70.8% route), 24 logic levels.

 Constraint Details:

     13.350ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5212 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707 exceeds
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 3.411ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5212 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C49B.CLK to     R66C49B.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5212 (from clk_100_i)
ROUTE         9     1.052     R66C49B.Q0 to     R73C58C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong_21_rep1
CTOOFX_DEL  ---     0.281     R73C58C.D0 to   R73C58C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop3.un289_t_21/SLICE_6132
ROUTE         1     0.527   R73C58C.OFX0 to     R73C58B.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1367
CTOOFX_DEL  ---     0.281     R73C58B.B0 to   R73C58B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop3.un289_t_30/SLICE_6043
ROUTE         1     0.898   R73C58B.OFX0 to     R67C59B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1376
CTOF_DEL    ---     0.147     R67C59B.C1 to     R67C59B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6795
ROUTE         1     0.347     R67C59B.F1 to     R67C59B.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un284_t_0
CTOF_DEL    ---     0.147     R67C59B.B0 to     R67C59B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6795
ROUTE         4     0.929     R67C59B.F0 to     R66C57D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_8_1
CTOF_DEL    ---     0.147     R66C57D.A1 to     R66C57D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.360     R66C57D.F1 to     R66C57D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_1
CTOF_DEL    ---     0.147     R66C57D.A0 to     R66C57D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6818
ROUTE         1     0.457     R66C57D.F0 to     R66C59D.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_4
CTOF_DEL    ---     0.147     R66C59D.C0 to     R66C59D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6788
ROUTE         1     0.663     R66C59D.F0 to     R66C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_6
CTOF_DEL    ---     0.147     R66C63B.C1 to     R66C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.306     R66C63B.F1 to     R66C63B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_8
CTOF_DEL    ---     0.147     R66C63B.D0 to     R66C63B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6785
ROUTE         1     0.139     R66C63B.F0 to     R66C63C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_10
CTOF_DEL    ---     0.147     R66C63C.D0 to     R66C63C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6821
ROUTE         1     0.457     R66C63C.F0 to     R66C65D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_13
CTOF_DEL    ---     0.147     R66C65D.C1 to     R66C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.306     R66C65D.F1 to     R66C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_15
CTOF_DEL    ---     0.147     R66C65D.D0 to     R66C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6776
ROUTE         1     0.319     R66C65D.F0 to     R65C65B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_17
CTOF_DEL    ---     0.147     R65C65B.D1 to     R65C65B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.319     R65C65B.F1 to     R65C65B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_19
CTOF_DEL    ---     0.147     R65C65B.D0 to     R65C65B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6772
ROUTE         1     0.139     R65C65B.F0 to     R65C65D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_21
CTOF_DEL    ---     0.147     R65C65D.D1 to     R65C65D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.306     R65C65D.F1 to     R65C65D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_23
CTOF_DEL    ---     0.147     R65C65D.D0 to     R65C65D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6770
ROUTE         1     0.255     R65C65D.F0 to     R65C65A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_25
CTOF_DEL    ---     0.147     R65C65A.C1 to     R65C65A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.306     R65C65A.F1 to     R65C65A.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_27
CTOF_DEL    ---     0.147     R65C65A.D0 to     R65C65A.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6768
ROUTE         1     0.341     R65C65A.F0 to     R65C63D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_29
CTOF_DEL    ---     0.147     R65C63D.D1 to     R65C63D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.306     R65C63D.F1 to     R65C63D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_31
CTOF_DEL    ---     0.147     R65C63D.D0 to     R65C63D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6766
ROUTE         1     0.255     R65C63D.F0 to     R65C63B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/output_N_13_mux_i_3_33
CTOF_DEL    ---     0.147     R65C63B.C1 to     R65C63B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5287
ROUTE         4     0.325     R65C63B.F1 to     R65C63A.D0 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R65C63A.D0 to     R65C63A.F0 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4746
ROUTE         2     0.146     R65C63A.F0 to     R65C63C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R65C63C.D1 to     R65C63C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707
ROUTE         1     0.000     R65C63C.F1 to    R65C63C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                   13.350   (29.2% logic, 70.8% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_5212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R66C49B.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C63C.CLK clk_100_i
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  72.929MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.742ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.send_reset_words  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.197ns  (26.0% logic, 74.0% route), 5 logic levels.

 Constraint Details:

      3.197ns physical path delay THE_MEDIA_UPLINK/SLICE_3797 to THE_MEDIA_UPLINK/SLICE_3855 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 6.742ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3797 to THE_MEDIA_UPLINK/SLICE_3855:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R109C108B.CLK to   R109C108B.Q0 THE_MEDIA_UPLINK/SLICE_3797 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     1.230   R109C108B.Q0 to   R108C107C.A1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R108C107C.A1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_6879
ROUTE         1     0.527   R108C107C.F1 to   R108C107C.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_14_4
CTOF_DEL    ---     0.147   R108C107C.B0 to   R108C107C.F0 THE_MEDIA_UPLINK/SLICE_6879
ROUTE         2     0.262   R108C107C.F0 to   R108C107A.C1 THE_MEDIA_UPLINK/un40_fifo_rx_din_14
CTOF_DEL    ---     0.147   R108C107A.C1 to   R108C107A.F1 THE_MEDIA_UPLINK/SLICE_3855
ROUTE         1     0.347   R108C107A.F1 to   R108C107A.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_1
CTOF_DEL    ---     0.147   R108C107A.B0 to   R108C107A.F0 THE_MEDIA_UPLINK/SLICE_3855
ROUTE         1     0.000   R108C107A.F0 to  R108C107A.DI0 THE_MEDIA_UPLINK/reset_word_cnt_1_sqmuxa (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.197   (26.0% logic, 74.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3797:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R109C108B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3855:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R108C107A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.852ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.send_reset_words  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.087ns  (26.9% logic, 73.1% route), 5 logic levels.

 Constraint Details:

      3.087ns physical path delay THE_MEDIA_UPLINK/SLICE_3794 to THE_MEDIA_UPLINK/SLICE_3855 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 6.852ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3794 to THE_MEDIA_UPLINK/SLICE_3855:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R109C106B.CLK to   R109C106B.Q0 THE_MEDIA_UPLINK/SLICE_3794 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     1.120   R109C106B.Q0 to   R108C107C.B1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147   R108C107C.B1 to   R108C107C.F1 THE_MEDIA_UPLINK/SLICE_6879
ROUTE         1     0.527   R108C107C.F1 to   R108C107C.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_14_4
CTOF_DEL    ---     0.147   R108C107C.B0 to   R108C107C.F0 THE_MEDIA_UPLINK/SLICE_6879
ROUTE         2     0.262   R108C107C.F0 to   R108C107A.C1 THE_MEDIA_UPLINK/un40_fifo_rx_din_14
CTOF_DEL    ---     0.147   R108C107A.C1 to   R108C107A.F1 THE_MEDIA_UPLINK/SLICE_3855
ROUTE         1     0.347   R108C107A.F1 to   R108C107A.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_1
CTOF_DEL    ---     0.147   R108C107A.B0 to   R108C107A.F0 THE_MEDIA_UPLINK/SLICE_3855
ROUTE         1     0.000   R108C107A.F0 to  R108C107A.DI0 THE_MEDIA_UPLINK/reset_word_cnt_1_sqmuxa (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.087   (26.9% logic, 73.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3794:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R109C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3855:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R108C107A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[3]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.send_reset_words  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.045ns  (27.3% logic, 72.7% route), 5 logic levels.

 Constraint Details:

      3.045ns physical path delay THE_MEDIA_UPLINK/SLICE_3794 to THE_MEDIA_UPLINK/SLICE_3855 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.939ns) by 6.894ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3794 to THE_MEDIA_UPLINK/SLICE_3855:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R109C106B.CLK to   R109C106B.Q1 THE_MEDIA_UPLINK/SLICE_3794 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     1.264   R109C106B.Q1 to   R107C107D.B0 THE_MEDIA_UPLINK/fifo_rx_din[3]
CTOF_DEL    ---     0.147   R107C107D.B0 to   R107C107D.F0 THE_MEDIA_UPLINK/SLICE_7982
ROUTE         1     0.341   R107C107D.F0 to   R108C107C.D0 THE_MEDIA_UPLINK/un40_fifo_rx_din_14_3
CTOF_DEL    ---     0.147   R108C107C.D0 to   R108C107C.F0 THE_MEDIA_UPLINK/SLICE_6879
ROUTE         2     0.262   R108C107C.F0 to   R108C107A.C1 THE_MEDIA_UPLINK/un40_fifo_rx_din_14
CTOF_DEL    ---     0.147   R108C107A.C1 to   R108C107A.F1 THE_MEDIA_UPLINK/SLICE_3855
ROUTE         1     0.347   R108C107A.F1 to   R108C107A.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_1
CTOF_DEL    ---     0.147   R108C107A.B0 to   R108C107A.F0 THE_MEDIA_UPLINK/SLICE_3855
ROUTE         1     0.000   R108C107A.F0 to  R108C107A.DI0 THE_MEDIA_UPLINK/reset_word_cnt_1_sqmuxa (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.045   (27.3% logic, 72.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3794:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R109C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3855:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R108C107A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.912ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.715ns  (19.8% logic, 80.2% route), 3 logic levels.

 Constraint Details:

      2.715ns physical path delay THE_MEDIA_UPLINK/SLICE_3801 to THE_MEDIA_UPLINK/SLICE_3838 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.912ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3801 to THE_MEDIA_UPLINK/SLICE_3838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107A.CLK to   R112C107A.Q1 THE_MEDIA_UPLINK/SLICE_3801 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.057   R112C107A.Q1 to   R108C107B.A1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R108C107B.A1 to   R108C107B.F1 THE_MEDIA_UPLINK/SLICE_3833
ROUTE         3     0.517   R108C107B.F1 to   R109C107D.D0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R109C107D.D0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6880
ROUTE         3     0.604   R109C107D.F0 to  R109C110C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.715   (19.8% logic, 80.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R112C107A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.718 *FF_RX_H_CLK_1 to  R109C110C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.718   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.919ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[7]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.708ns  (19.8% logic, 80.2% route), 3 logic levels.

 Constraint Details:

      2.708ns physical path delay THE_MEDIA_UPLINK/SLICE_3796 to THE_MEDIA_UPLINK/SLICE_3838 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.919ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3796 to THE_MEDIA_UPLINK/SLICE_3838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q1 THE_MEDIA_UPLINK/SLICE_3796 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.011   R112C107B.Q1 to   R108C107D.A1 THE_MEDIA_UPLINK/fifo_rx_din[7]
CTOF_DEL    ---     0.147   R108C107D.A1 to   R108C107D.F1 THE_MEDIA_UPLINK/SLICE_7185
ROUTE         2     0.556   R108C107D.F1 to   R109C107D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R109C107D.B0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6880
ROUTE         3     0.604   R109C107D.F0 to  R109C110C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.708   (19.8% logic, 80.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3796:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R112C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.718 *FF_RX_H_CLK_1 to  R109C110C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.718   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.963ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.715ns  (19.8% logic, 80.2% route), 3 logic levels.

 Constraint Details:

      2.715ns physical path delay THE_MEDIA_UPLINK/SLICE_3801 to THE_MEDIA_UPLINK/SLICE_3839 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.335ns LSR_SET requirement (totaling 9.678ns) by 6.963ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3801 to THE_MEDIA_UPLINK/SLICE_3839:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107A.CLK to   R112C107A.Q1 THE_MEDIA_UPLINK/SLICE_3801 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.057   R112C107A.Q1 to   R108C107B.A1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R108C107B.A1 to   R108C107B.F1 THE_MEDIA_UPLINK/SLICE_3833
ROUTE         3     0.517   R108C107B.F1 to   R109C107D.D0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R109C107D.D0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6880
ROUTE         3     0.604   R109C107D.F0 to  R109C110A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.715   (19.8% logic, 80.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R112C107A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3839:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.718 *FF_RX_H_CLK_1 to  R109C110A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.718   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.970ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[7]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.708ns  (19.8% logic, 80.2% route), 3 logic levels.

 Constraint Details:

      2.708ns physical path delay THE_MEDIA_UPLINK/SLICE_3796 to THE_MEDIA_UPLINK/SLICE_3839 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.335ns LSR_SET requirement (totaling 9.678ns) by 6.970ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3796 to THE_MEDIA_UPLINK/SLICE_3839:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q1 THE_MEDIA_UPLINK/SLICE_3796 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.011   R112C107B.Q1 to   R108C107D.A1 THE_MEDIA_UPLINK/fifo_rx_din[7]
CTOF_DEL    ---     0.147   R108C107D.A1 to   R108C107D.F1 THE_MEDIA_UPLINK/SLICE_7185
ROUTE         2     0.556   R108C107D.F1 to   R109C107D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R109C107D.B0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6880
ROUTE         3     0.604   R109C107D.F0 to  R109C110A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.708   (19.8% logic, 80.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3796:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R112C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3839:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.718 *FF_RX_H_CLK_1 to  R109C110A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.718   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.990ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[17]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.637ns  (20.4% logic, 79.6% route), 3 logic levels.

 Constraint Details:

      2.637ns physical path delay THE_MEDIA_UPLINK/SLICE_3801 to THE_MEDIA_UPLINK/SLICE_3837 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.990ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3801 to THE_MEDIA_UPLINK/SLICE_3837:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107A.CLK to   R112C107A.Q1 THE_MEDIA_UPLINK/SLICE_3801 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.057   R112C107A.Q1 to   R108C107B.A1 THE_MEDIA_UPLINK/fifo_rx_din[17]
CTOF_DEL    ---     0.147   R108C107B.A1 to   R108C107B.F1 THE_MEDIA_UPLINK/SLICE_3833
ROUTE         3     0.517   R108C107B.F1 to   R109C107D.D0 THE_MEDIA_UPLINK/un40_fifo_rx_din_12
CTOF_DEL    ---     0.147   R109C107D.D0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6880
ROUTE         3     0.526   R109C107D.F0 to  R109C109B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.637   (20.4% logic, 79.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3801:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R112C107A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3837:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.718 *FF_RX_H_CLK_1 to  R109C109B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.718   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.992ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_wr_en  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               3.039ns  (12.8% logic, 87.2% route), 2 logic levels.

 Constraint Details:

      3.039ns physical path delay THE_MEDIA_UPLINK/SLICE_3802 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
     10.000ns delay constraint less
     -0.118ns skew and
      0.087ns CE_SET requirement (totaling 10.031ns) by 6.992ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3802 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C108B.CLK to   R112C108B.Q0 THE_MEDIA_UPLINK/SLICE_3802 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.514   R112C108B.Q0 to   R112C108B.B1 THE_MEDIA_UPLINK/fifo_rx_wr_en
CTOF_DEL    ---     0.147   R112C108B.B1 to   R112C108B.F1 THE_MEDIA_UPLINK/SLICE_3802
ROUTE        13     2.135   R112C108B.F1 to *R106C107.OCEA THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wren_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    3.039   (12.8% logic, 87.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3802:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R112C108B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.823 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.997ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[7]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.630ns  (20.4% logic, 79.6% route), 3 logic levels.

 Constraint Details:

      2.630ns physical path delay THE_MEDIA_UPLINK/SLICE_3796 to THE_MEDIA_UPLINK/SLICE_3837 meets
     10.000ns delay constraint less
     -0.013ns skew and
      0.386ns LSR_SET requirement (totaling 9.627ns) by 6.997ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3796 to THE_MEDIA_UPLINK/SLICE_3837:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R112C107B.CLK to   R112C107B.Q1 THE_MEDIA_UPLINK/SLICE_3796 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.011   R112C107B.Q1 to   R108C107D.A1 THE_MEDIA_UPLINK/fifo_rx_din[7]
CTOF_DEL    ---     0.147   R108C107D.A1 to   R108C107D.F1 THE_MEDIA_UPLINK/SLICE_7185
ROUTE         2     0.556   R108C107D.F1 to   R109C107D.B0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R109C107D.B0 to   R109C107D.F0 THE_MEDIA_UPLINK/SLICE_6880
ROUTE         3     0.526   R109C107D.F0 to  R109C109B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.630   (20.4% logic, 79.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3796:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.705 *FF_RX_H_CLK_1 to  R112C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.705   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3837:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     4.718 *FF_RX_H_CLK_1 to  R109C109B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    4.718   (0.0% logic, 100.0% route), 0 logic levels.

Report:  306.937MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[4]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[3]

   Delay:               4.584ns  (8.5% logic, 91.5% route), 2 logic levels.

 Constraint Details:

      4.584ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1734 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.597ns) by 0.013ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1734:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.385     R87C45C.Q0 to     R73C87A.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R73C87A.C0 to     R73C87A.F0 THE_RESET_HANDLER/SLICE_3940
ROUTE         9     1.809     R73C87A.F0 to    R66C98C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    4.584   (8.5% logic, 91.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1734:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R66C98C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[2]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[1]

   Delay:               4.386ns  (8.9% logic, 91.1% route), 2 logic levels.

 Constraint Details:

      4.386ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1733 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.597ns) by 0.211ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1733:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.385     R87C45C.Q0 to     R73C87A.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R73C87A.C0 to     R73C87A.F0 THE_RESET_HANDLER/SLICE_3940
ROUTE         9     1.611     R73C87A.F0 to    R66C98B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    4.386   (8.9% logic, 91.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1733:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R66C98B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.331ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[12]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[11]

   Delay:               4.266ns  (9.1% logic, 90.9% route), 2 logic levels.

 Constraint Details:

      4.266ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1738 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.597ns) by 0.331ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1738:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.385     R87C45C.Q0 to     R73C87A.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R73C87A.C0 to     R73C87A.F0 THE_RESET_HANDLER/SLICE_3940
ROUTE         9     1.491     R73C87A.F0 to   R66C100A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    4.266   (9.1% logic, 90.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to   R66C100A.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.331ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[14]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[13]

   Delay:               4.266ns  (9.1% logic, 90.9% route), 2 logic levels.

 Constraint Details:

      4.266ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1739 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.597ns) by 0.331ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1739:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.385     R87C45C.Q0 to     R73C87A.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R73C87A.C0 to     R73C87A.F0 THE_RESET_HANDLER/SLICE_3940
ROUTE         9     1.491     R73C87A.F0 to   R66C100B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    4.266   (9.1% logic, 90.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1739:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to   R66C100B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[15]  (to clk_200_i_0 +)

   Delay:               4.266ns  (9.1% logic, 90.9% route), 2 logic levels.

 Constraint Details:

      4.266ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1740 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.335ns LSR_SET requirement (totaling 4.648ns) by 0.382ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1740:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.385     R87C45C.Q0 to     R73C87A.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R73C87A.C0 to     R73C87A.F0 THE_RESET_HANDLER/SLICE_3940
ROUTE         9     1.491     R73C87A.F0 to   R66C100C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    4.266   (9.1% logic, 90.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to   R66C100C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[8]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[7]

   Delay:               4.208ns  (9.3% logic, 90.7% route), 2 logic levels.

 Constraint Details:

      4.208ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1736 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.597ns) by 0.389ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1736:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.385     R87C45C.Q0 to     R73C87A.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R73C87A.C0 to     R73C87A.F0 THE_RESET_HANDLER/SLICE_3940
ROUTE         9     1.433     R73C87A.F0 to    R66C99B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    4.208   (9.3% logic, 90.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1736:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R66C99B.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[10]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[9]

   Delay:               4.208ns  (9.3% logic, 90.7% route), 2 logic levels.

 Constraint Details:

      4.208ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1737 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.597ns) by 0.389ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1737:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.385     R87C45C.Q0 to     R73C87A.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R73C87A.C0 to     R73C87A.F0 THE_RESET_HANDLER/SLICE_3940
ROUTE         9     1.433     R73C87A.F0 to    R66C99C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    4.208   (9.3% logic, 90.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1737:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R66C99C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.389ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[6]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[5]

   Delay:               4.208ns  (9.3% logic, 90.7% route), 2 logic levels.

 Constraint Details:

      4.208ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1735 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.386ns LSR_SET requirement (totaling 4.597ns) by 0.389ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_1735:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.385     R87C45C.Q0 to     R73C87A.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R73C87A.C0 to     R73C87A.F0 THE_RESET_HANDLER/SLICE_3940
ROUTE         9     1.433     R73C87A.F0 to    R66C99A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    4.208   (9.3% logic, 90.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1735:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R66C99A.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.460ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               4.188ns  (9.3% logic, 90.7% route), 2 logic levels.

 Constraint Details:

      4.188ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_3939 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.335ns LSR_SET requirement (totaling 4.648ns) by 0.460ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_3939:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.385     R87C45C.Q0 to     R73C87A.C0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R73C87A.C0 to     R73C87A.F0 THE_RESET_HANDLER/SLICE_3940
ROUTE         9     1.413     R73C87A.F0 to    R67C99A.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    4.188   (9.3% logic, 90.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3939:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R67C99A.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.599ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               3.323ns  (11.7% logic, 88.3% route), 2 logic levels.

 Constraint Details:

      3.323ns physical path delay THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_3938 meets
      5.000ns delay constraint less
      0.017ns skew and
      0.061ns DIN_SET requirement (totaling 4.922ns) by 1.599ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3932 to THE_RESET_HANDLER/SLICE_3938:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R87C45C.CLK to     R87C45C.Q0 THE_RESET_HANDLER/SLICE_3932 (from clk_200_i_0)
ROUTE         2     2.933     R87C45C.Q0 to     R66C93C.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R66C93C.D0 to     R66C93C.F0 THE_RESET_HANDLER/SLICE_3938
ROUTE         1     0.000     R66C93C.F0 to    R66C93C.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    3.323   (11.7% logic, 88.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3932:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.120 *L_R79C5.CLKOK to    R87C45C.CLK clk_200_i_0
                  --------
                    1.120   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3938:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.103 *L_R79C5.CLKOK to    R66C93C.CLK clk_200_i_0
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.

Report:  200.521MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;
            860 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.077ns (weighted slack = 2.154ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/res[6]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/LatchAnd3C/ireg/input_reg[0].rst1[0]  (to CLK_PCLK_RIGHT_c -)

   Delay:               1.407ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      1.407ns physical path delay ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1852 to ScatterTrigger/LatchAnd3C/SLICE_1846 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.077ns

 Physical Path Details:

      Data path ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1852 to ScatterTrigger/LatchAnd3C/SLICE_1846:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R83C113A.CLK to    R83C113A.Q0 ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1852 (from CLK_PCLK_RIGHT_c)
ROUTE         2     1.017    R83C113A.Q0 to    R78C115B.B0 ScatterTrigger/LatchAnd3C/res[0]
CTOF_DEL    ---     0.147    R78C115B.B0 to    R78C115B.F0 ScatterTrigger/LatchAnd3C/SLICE_1846
ROUTE         1     0.000    R78C115B.F0 to   R78C115B.DI0 ScatterTrigger/LatchAnd3C/res_i[0] (to CLK_PCLK_RIGHT_c)
                  --------
                    1.407   (27.7% logic, 72.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1852:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to   R83C113A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/LatchAnd3C/SLICE_1846:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to   R78C115B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.262ns (weighted slack = 2.524ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[22].Dline/res[6]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/ireg/input_reg[22].rst1[22]  (to CLK_PCLK_RIGHT_c -)

   Delay:               1.222ns  (31.9% logic, 68.1% route), 2 logic levels.

 Constraint Details:

      1.222ns physical path delay ScatterTrigger/ps6/SLICE_2154 to ScatterTrigger/ps6/SLICE_1913 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.262ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/SLICE_2154 to ScatterTrigger/ps6/SLICE_1913:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R78C102C.CLK to    R78C102C.Q0 ScatterTrigger/ps6/SLICE_2154 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.832    R78C102C.Q0 to    R81C103C.A0 ScatterTrigger/ps6/res[22]
CTOF_DEL    ---     0.147    R81C103C.A0 to    R81C103C.F0 ScatterTrigger/ps6/SLICE_1913
ROUTE         1     0.000    R81C103C.F0 to   R81C103C.DI0 ScatterTrigger/ps6/res_i[22] (to CLK_PCLK_RIGHT_c)
                  --------
                    1.222   (31.9% logic, 68.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/SLICE_2154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.094      U20.PADDI to   R78C102C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/SLICE_1913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.094      U20.PADDI to   R81C103C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.320ns (weighted slack = 2.640ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/res[6]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/ireg/input_reg[14].rst1[14]  (to CLK_PCLK_RIGHT_c -)

   Delay:               1.164ns  (33.5% logic, 66.5% route), 2 logic levels.

 Constraint Details:

      1.164ns physical path delay ScatterTrigger/ps6/SLICE_2146 to ScatterTrigger/ps6/SLICE_1909 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.320ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/SLICE_2146 to ScatterTrigger/ps6/SLICE_1909:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R28C93A.CLK to     R28C93A.Q0 ScatterTrigger/ps6/SLICE_2146 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.774     R28C93A.Q0 to     R28C90C.A0 ScatterTrigger/ps6/res[14]
CTOF_DEL    ---     0.147     R28C90C.A0 to     R28C90C.F0 ScatterTrigger/ps6/SLICE_1909
ROUTE         1     0.000     R28C90C.F0 to    R28C90C.DI0 ScatterTrigger/ps6/res_i[14] (to CLK_PCLK_RIGHT_c)
                  --------
                    1.164   (33.5% logic, 66.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/SLICE_2146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.094      U20.PADDI to    R28C93A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/SLICE_1909:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.094      U20.PADDI to    R28C90C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.341ns (weighted slack = 2.682ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[4].Dline/res[6]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/ireg/input_reg[4].rst1[4]  (to CLK_PCLK_RIGHT_c -)

   Delay:               1.143ns  (34.1% logic, 65.9% route), 2 logic levels.

 Constraint Details:

      1.143ns physical path delay ScatterTrigger/ps6/SLICE_2136 to ScatterTrigger/ps6/SLICE_1904 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.341ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/SLICE_2136 to ScatterTrigger/ps6/SLICE_1904:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R91C71B.CLK to     R91C71B.Q0 ScatterTrigger/ps6/SLICE_2136 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.753     R91C71B.Q0 to     R92C70C.A0 ScatterTrigger/ps6/res[4]
CTOF_DEL    ---     0.147     R92C70C.A0 to     R92C70C.F0 ScatterTrigger/ps6/SLICE_1904
ROUTE         1     0.000     R92C70C.F0 to    R92C70C.DI0 ScatterTrigger/ps6/res_i[4] (to CLK_PCLK_RIGHT_c)
                  --------
                    1.143   (34.1% logic, 65.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/SLICE_2136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to    R91C71B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/SLICE_1904:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to    R92C70C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.363ns (weighted slack = 2.726ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[36].Dline/res[6]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/ireg/input_reg[36].rst1[36]  (to CLK_PCLK_RIGHT_c -)

   Delay:               1.121ns  (34.8% logic, 65.2% route), 2 logic levels.

 Constraint Details:

      1.121ns physical path delay ScatterTrigger/ps6/SLICE_2168 to ScatterTrigger/ps6/SLICE_1920 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 1.363ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/SLICE_2168 to ScatterTrigger/ps6/SLICE_1920:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R84C138A.CLK to    R84C138A.Q0 ScatterTrigger/ps6/SLICE_2168 (from CLK_PCLK_RIGHT_c)
ROUTE         2     0.731    R84C138A.Q0 to    R82C139A.B0 ScatterTrigger/ps6/res[36]
CTOF_DEL    ---     0.147    R82C139A.B0 to    R82C139A.F0 ScatterTrigger/ps6/SLICE_1920
ROUTE         1     0.000    R82C139A.F0 to   R82C139A.DI0 ScatterTrigger/ps6/res_i[36] (to CLK_PCLK_RIGHT_c)
                  --------
                    1.121   (34.8% logic, 65.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/SLICE_2168:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to   R84C138A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/SLICE_1920:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to   R82C139A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.873ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/Blink/count[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/Blink/count[31]  (to CLK_PCLK_RIGHT_c +)

   Delay:               2.079ns  (75.3% logic, 24.7% route), 17 logic levels.

 Constraint Details:

      2.079ns physical path delay ScatterTrigger/Blink/SLICE_976 to ScatterTrigger/Blink/SLICE_991 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.061ns DIN_SET requirement (totaling 4.952ns) by 2.873ns

 Physical Path Details:

      Data path ScatterTrigger/Blink/SLICE_976 to ScatterTrigger/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108B.CLK to    R48C108B.Q0 ScatterTrigger/Blink/SLICE_976 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.514    R48C108B.Q0 to    R48C108B.B0 ScatterTrigger/Blink/count[1]
C0TOFCO_DE  ---     0.377    R48C108B.B0 to   R48C108B.FCO ScatterTrigger/Blink/SLICE_976
ROUTE         1     0.000   R48C108B.FCO to   R48C108C.FCI ScatterTrigger/Blink/count_cry[2]
FCITOFCO_D  ---     0.058   R48C108C.FCI to   R48C108C.FCO ScatterTrigger/Blink/SLICE_977
ROUTE         1     0.000   R48C108C.FCO to   R48C109A.FCI ScatterTrigger/Blink/count_cry[4]
FCITOFCO_D  ---     0.058   R48C109A.FCI to   R48C109A.FCO ScatterTrigger/Blink/SLICE_978
ROUTE         1     0.000   R48C109A.FCO to   R48C109B.FCI ScatterTrigger/Blink/count_cry[6]
FCITOFCO_D  ---     0.058   R48C109B.FCI to   R48C109B.FCO ScatterTrigger/Blink/SLICE_979
ROUTE         1     0.000   R48C109B.FCO to   R48C109C.FCI ScatterTrigger/Blink/count_cry[8]
FCITOFCO_D  ---     0.058   R48C109C.FCI to   R48C109C.FCO ScatterTrigger/Blink/SLICE_980
ROUTE         1     0.000   R48C109C.FCO to   R48C110A.FCI ScatterTrigger/Blink/count_cry[10]
FCITOFCO_D  ---     0.058   R48C110A.FCI to   R48C110A.FCO ScatterTrigger/Blink/SLICE_981
ROUTE         1     0.000   R48C110A.FCO to   R48C110B.FCI ScatterTrigger/Blink/count_cry[12]
FCITOFCO_D  ---     0.058   R48C110B.FCI to   R48C110B.FCO ScatterTrigger/Blink/SLICE_982
ROUTE         1     0.000   R48C110B.FCO to   R48C110C.FCI ScatterTrigger/Blink/count_cry[14]
FCITOFCO_D  ---     0.058   R48C110C.FCI to   R48C110C.FCO ScatterTrigger/Blink/SLICE_983
ROUTE         1     0.000   R48C110C.FCO to   R48C111A.FCI ScatterTrigger/Blink/count_cry[16]
FCITOFCO_D  ---     0.058   R48C111A.FCI to   R48C111A.FCO ScatterTrigger/Blink/SLICE_984
ROUTE         1     0.000   R48C111A.FCO to   R48C111B.FCI ScatterTrigger/Blink/count_cry[18]
FCITOFCO_D  ---     0.058   R48C111B.FCI to   R48C111B.FCO ScatterTrigger/Blink/SLICE_985
ROUTE         1     0.000   R48C111B.FCO to   R48C111C.FCI ScatterTrigger/Blink/count_cry[20]
FCITOFCO_D  ---     0.058   R48C111C.FCI to   R48C111C.FCO ScatterTrigger/Blink/SLICE_986
ROUTE         1     0.000   R48C111C.FCO to   R48C112A.FCI ScatterTrigger/Blink/count_cry[22]
FCITOFCO_D  ---     0.058   R48C112A.FCI to   R48C112A.FCO ScatterTrigger/Blink/SLICE_987
ROUTE         1     0.000   R48C112A.FCO to   R48C112B.FCI ScatterTrigger/Blink/count_cry[24]
FCITOFCO_D  ---     0.058   R48C112B.FCI to   R48C112B.FCO ScatterTrigger/Blink/SLICE_988
ROUTE         1     0.000   R48C112B.FCO to   R48C112C.FCI ScatterTrigger/Blink/count_cry[26]
FCITOFCO_D  ---     0.058   R48C112C.FCI to   R48C112C.FCO ScatterTrigger/Blink/SLICE_989
ROUTE         1     0.000   R48C112C.FCO to   R48C113A.FCI ScatterTrigger/Blink/count_cry[28]
FCITOFCO_D  ---     0.058   R48C113A.FCI to   R48C113A.FCO ScatterTrigger/Blink/SLICE_990
ROUTE         1     0.000   R48C113A.FCO to   R48C113B.FCI ScatterTrigger/Blink/count_cry[30]
FCITOF0_DE  ---     0.133   R48C113B.FCI to    R48C113B.F0 ScatterTrigger/Blink/SLICE_991
ROUTE         1     0.000    R48C113B.F0 to   R48C113B.DI0 ScatterTrigger/Blink/count_s[31] (to CLK_PCLK_RIGHT_c)
                  --------
                    2.079   (75.3% logic, 24.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_976:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.094      U20.PADDI to   R48C108B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to   R48C113B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.887ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/Blink/count[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/Blink/count[30]  (to CLK_PCLK_RIGHT_c +)

   Delay:               2.065ns  (75.1% logic, 24.9% route), 16 logic levels.

 Constraint Details:

      2.065ns physical path delay ScatterTrigger/Blink/SLICE_976 to ScatterTrigger/Blink/SLICE_990 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.061ns DIN_SET requirement (totaling 4.952ns) by 2.887ns

 Physical Path Details:

      Data path ScatterTrigger/Blink/SLICE_976 to ScatterTrigger/Blink/SLICE_990:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108B.CLK to    R48C108B.Q0 ScatterTrigger/Blink/SLICE_976 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.514    R48C108B.Q0 to    R48C108B.B0 ScatterTrigger/Blink/count[1]
C0TOFCO_DE  ---     0.377    R48C108B.B0 to   R48C108B.FCO ScatterTrigger/Blink/SLICE_976
ROUTE         1     0.000   R48C108B.FCO to   R48C108C.FCI ScatterTrigger/Blink/count_cry[2]
FCITOFCO_D  ---     0.058   R48C108C.FCI to   R48C108C.FCO ScatterTrigger/Blink/SLICE_977
ROUTE         1     0.000   R48C108C.FCO to   R48C109A.FCI ScatterTrigger/Blink/count_cry[4]
FCITOFCO_D  ---     0.058   R48C109A.FCI to   R48C109A.FCO ScatterTrigger/Blink/SLICE_978
ROUTE         1     0.000   R48C109A.FCO to   R48C109B.FCI ScatterTrigger/Blink/count_cry[6]
FCITOFCO_D  ---     0.058   R48C109B.FCI to   R48C109B.FCO ScatterTrigger/Blink/SLICE_979
ROUTE         1     0.000   R48C109B.FCO to   R48C109C.FCI ScatterTrigger/Blink/count_cry[8]
FCITOFCO_D  ---     0.058   R48C109C.FCI to   R48C109C.FCO ScatterTrigger/Blink/SLICE_980
ROUTE         1     0.000   R48C109C.FCO to   R48C110A.FCI ScatterTrigger/Blink/count_cry[10]
FCITOFCO_D  ---     0.058   R48C110A.FCI to   R48C110A.FCO ScatterTrigger/Blink/SLICE_981
ROUTE         1     0.000   R48C110A.FCO to   R48C110B.FCI ScatterTrigger/Blink/count_cry[12]
FCITOFCO_D  ---     0.058   R48C110B.FCI to   R48C110B.FCO ScatterTrigger/Blink/SLICE_982
ROUTE         1     0.000   R48C110B.FCO to   R48C110C.FCI ScatterTrigger/Blink/count_cry[14]
FCITOFCO_D  ---     0.058   R48C110C.FCI to   R48C110C.FCO ScatterTrigger/Blink/SLICE_983
ROUTE         1     0.000   R48C110C.FCO to   R48C111A.FCI ScatterTrigger/Blink/count_cry[16]
FCITOFCO_D  ---     0.058   R48C111A.FCI to   R48C111A.FCO ScatterTrigger/Blink/SLICE_984
ROUTE         1     0.000   R48C111A.FCO to   R48C111B.FCI ScatterTrigger/Blink/count_cry[18]
FCITOFCO_D  ---     0.058   R48C111B.FCI to   R48C111B.FCO ScatterTrigger/Blink/SLICE_985
ROUTE         1     0.000   R48C111B.FCO to   R48C111C.FCI ScatterTrigger/Blink/count_cry[20]
FCITOFCO_D  ---     0.058   R48C111C.FCI to   R48C111C.FCO ScatterTrigger/Blink/SLICE_986
ROUTE         1     0.000   R48C111C.FCO to   R48C112A.FCI ScatterTrigger/Blink/count_cry[22]
FCITOFCO_D  ---     0.058   R48C112A.FCI to   R48C112A.FCO ScatterTrigger/Blink/SLICE_987
ROUTE         1     0.000   R48C112A.FCO to   R48C112B.FCI ScatterTrigger/Blink/count_cry[24]
FCITOFCO_D  ---     0.058   R48C112B.FCI to   R48C112B.FCO ScatterTrigger/Blink/SLICE_988
ROUTE         1     0.000   R48C112B.FCO to   R48C112C.FCI ScatterTrigger/Blink/count_cry[26]
FCITOFCO_D  ---     0.058   R48C112C.FCI to   R48C112C.FCO ScatterTrigger/Blink/SLICE_989
ROUTE         1     0.000   R48C112C.FCO to   R48C113A.FCI ScatterTrigger/Blink/count_cry[28]
FCITOF1_DE  ---     0.177   R48C113A.FCI to    R48C113A.F1 ScatterTrigger/Blink/SLICE_990
ROUTE         1     0.000    R48C113A.F1 to   R48C113A.DI1 ScatterTrigger/Blink/count_s[30] (to CLK_PCLK_RIGHT_c)
                  --------
                    2.065   (75.1% logic, 24.9% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_976:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.094      U20.PADDI to   R48C108B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_990:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to   R48C113A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.931ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/Blink/count[3]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/Blink/count[31]  (to CLK_PCLK_RIGHT_c +)

   Delay:               2.021ns  (74.6% logic, 25.4% route), 16 logic levels.

 Constraint Details:

      2.021ns physical path delay ScatterTrigger/Blink/SLICE_977 to ScatterTrigger/Blink/SLICE_991 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.061ns DIN_SET requirement (totaling 4.952ns) by 2.931ns

 Physical Path Details:

      Data path ScatterTrigger/Blink/SLICE_977 to ScatterTrigger/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 ScatterTrigger/Blink/SLICE_977 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.514    R48C108C.Q0 to    R48C108C.B0 ScatterTrigger/Blink/count[3]
C0TOFCO_DE  ---     0.377    R48C108C.B0 to   R48C108C.FCO ScatterTrigger/Blink/SLICE_977
ROUTE         1     0.000   R48C108C.FCO to   R48C109A.FCI ScatterTrigger/Blink/count_cry[4]
FCITOFCO_D  ---     0.058   R48C109A.FCI to   R48C109A.FCO ScatterTrigger/Blink/SLICE_978
ROUTE         1     0.000   R48C109A.FCO to   R48C109B.FCI ScatterTrigger/Blink/count_cry[6]
FCITOFCO_D  ---     0.058   R48C109B.FCI to   R48C109B.FCO ScatterTrigger/Blink/SLICE_979
ROUTE         1     0.000   R48C109B.FCO to   R48C109C.FCI ScatterTrigger/Blink/count_cry[8]
FCITOFCO_D  ---     0.058   R48C109C.FCI to   R48C109C.FCO ScatterTrigger/Blink/SLICE_980
ROUTE         1     0.000   R48C109C.FCO to   R48C110A.FCI ScatterTrigger/Blink/count_cry[10]
FCITOFCO_D  ---     0.058   R48C110A.FCI to   R48C110A.FCO ScatterTrigger/Blink/SLICE_981
ROUTE         1     0.000   R48C110A.FCO to   R48C110B.FCI ScatterTrigger/Blink/count_cry[12]
FCITOFCO_D  ---     0.058   R48C110B.FCI to   R48C110B.FCO ScatterTrigger/Blink/SLICE_982
ROUTE         1     0.000   R48C110B.FCO to   R48C110C.FCI ScatterTrigger/Blink/count_cry[14]
FCITOFCO_D  ---     0.058   R48C110C.FCI to   R48C110C.FCO ScatterTrigger/Blink/SLICE_983
ROUTE         1     0.000   R48C110C.FCO to   R48C111A.FCI ScatterTrigger/Blink/count_cry[16]
FCITOFCO_D  ---     0.058   R48C111A.FCI to   R48C111A.FCO ScatterTrigger/Blink/SLICE_984
ROUTE         1     0.000   R48C111A.FCO to   R48C111B.FCI ScatterTrigger/Blink/count_cry[18]
FCITOFCO_D  ---     0.058   R48C111B.FCI to   R48C111B.FCO ScatterTrigger/Blink/SLICE_985
ROUTE         1     0.000   R48C111B.FCO to   R48C111C.FCI ScatterTrigger/Blink/count_cry[20]
FCITOFCO_D  ---     0.058   R48C111C.FCI to   R48C111C.FCO ScatterTrigger/Blink/SLICE_986
ROUTE         1     0.000   R48C111C.FCO to   R48C112A.FCI ScatterTrigger/Blink/count_cry[22]
FCITOFCO_D  ---     0.058   R48C112A.FCI to   R48C112A.FCO ScatterTrigger/Blink/SLICE_987
ROUTE         1     0.000   R48C112A.FCO to   R48C112B.FCI ScatterTrigger/Blink/count_cry[24]
FCITOFCO_D  ---     0.058   R48C112B.FCI to   R48C112B.FCO ScatterTrigger/Blink/SLICE_988
ROUTE         1     0.000   R48C112B.FCO to   R48C112C.FCI ScatterTrigger/Blink/count_cry[26]
FCITOFCO_D  ---     0.058   R48C112C.FCI to   R48C112C.FCO ScatterTrigger/Blink/SLICE_989
ROUTE         1     0.000   R48C112C.FCO to   R48C113A.FCI ScatterTrigger/Blink/count_cry[28]
FCITOFCO_D  ---     0.058   R48C113A.FCI to   R48C113A.FCO ScatterTrigger/Blink/SLICE_990
ROUTE         1     0.000   R48C113A.FCO to   R48C113B.FCI ScatterTrigger/Blink/count_cry[30]
FCITOF0_DE  ---     0.133   R48C113B.FCI to    R48C113B.F0 ScatterTrigger/Blink/SLICE_991
ROUTE         1     0.000    R48C113B.F0 to   R48C113B.DI0 ScatterTrigger/Blink/count_s[31] (to CLK_PCLK_RIGHT_c)
                  --------
                    2.021   (74.6% logic, 25.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.094      U20.PADDI to   R48C108C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to   R48C113B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.931ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/Blink/count[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/Blink/count[29]  (to CLK_PCLK_RIGHT_c +)

   Delay:               2.021ns  (74.6% logic, 25.4% route), 16 logic levels.

 Constraint Details:

      2.021ns physical path delay ScatterTrigger/Blink/SLICE_976 to ScatterTrigger/Blink/SLICE_990 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.061ns DIN_SET requirement (totaling 4.952ns) by 2.931ns

 Physical Path Details:

      Data path ScatterTrigger/Blink/SLICE_976 to ScatterTrigger/Blink/SLICE_990:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108B.CLK to    R48C108B.Q0 ScatterTrigger/Blink/SLICE_976 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.514    R48C108B.Q0 to    R48C108B.B0 ScatterTrigger/Blink/count[1]
C0TOFCO_DE  ---     0.377    R48C108B.B0 to   R48C108B.FCO ScatterTrigger/Blink/SLICE_976
ROUTE         1     0.000   R48C108B.FCO to   R48C108C.FCI ScatterTrigger/Blink/count_cry[2]
FCITOFCO_D  ---     0.058   R48C108C.FCI to   R48C108C.FCO ScatterTrigger/Blink/SLICE_977
ROUTE         1     0.000   R48C108C.FCO to   R48C109A.FCI ScatterTrigger/Blink/count_cry[4]
FCITOFCO_D  ---     0.058   R48C109A.FCI to   R48C109A.FCO ScatterTrigger/Blink/SLICE_978
ROUTE         1     0.000   R48C109A.FCO to   R48C109B.FCI ScatterTrigger/Blink/count_cry[6]
FCITOFCO_D  ---     0.058   R48C109B.FCI to   R48C109B.FCO ScatterTrigger/Blink/SLICE_979
ROUTE         1     0.000   R48C109B.FCO to   R48C109C.FCI ScatterTrigger/Blink/count_cry[8]
FCITOFCO_D  ---     0.058   R48C109C.FCI to   R48C109C.FCO ScatterTrigger/Blink/SLICE_980
ROUTE         1     0.000   R48C109C.FCO to   R48C110A.FCI ScatterTrigger/Blink/count_cry[10]
FCITOFCO_D  ---     0.058   R48C110A.FCI to   R48C110A.FCO ScatterTrigger/Blink/SLICE_981
ROUTE         1     0.000   R48C110A.FCO to   R48C110B.FCI ScatterTrigger/Blink/count_cry[12]
FCITOFCO_D  ---     0.058   R48C110B.FCI to   R48C110B.FCO ScatterTrigger/Blink/SLICE_982
ROUTE         1     0.000   R48C110B.FCO to   R48C110C.FCI ScatterTrigger/Blink/count_cry[14]
FCITOFCO_D  ---     0.058   R48C110C.FCI to   R48C110C.FCO ScatterTrigger/Blink/SLICE_983
ROUTE         1     0.000   R48C110C.FCO to   R48C111A.FCI ScatterTrigger/Blink/count_cry[16]
FCITOFCO_D  ---     0.058   R48C111A.FCI to   R48C111A.FCO ScatterTrigger/Blink/SLICE_984
ROUTE         1     0.000   R48C111A.FCO to   R48C111B.FCI ScatterTrigger/Blink/count_cry[18]
FCITOFCO_D  ---     0.058   R48C111B.FCI to   R48C111B.FCO ScatterTrigger/Blink/SLICE_985
ROUTE         1     0.000   R48C111B.FCO to   R48C111C.FCI ScatterTrigger/Blink/count_cry[20]
FCITOFCO_D  ---     0.058   R48C111C.FCI to   R48C111C.FCO ScatterTrigger/Blink/SLICE_986
ROUTE         1     0.000   R48C111C.FCO to   R48C112A.FCI ScatterTrigger/Blink/count_cry[22]
FCITOFCO_D  ---     0.058   R48C112A.FCI to   R48C112A.FCO ScatterTrigger/Blink/SLICE_987
ROUTE         1     0.000   R48C112A.FCO to   R48C112B.FCI ScatterTrigger/Blink/count_cry[24]
FCITOFCO_D  ---     0.058   R48C112B.FCI to   R48C112B.FCO ScatterTrigger/Blink/SLICE_988
ROUTE         1     0.000   R48C112B.FCO to   R48C112C.FCI ScatterTrigger/Blink/count_cry[26]
FCITOFCO_D  ---     0.058   R48C112C.FCI to   R48C112C.FCO ScatterTrigger/Blink/SLICE_989
ROUTE         1     0.000   R48C112C.FCO to   R48C113A.FCI ScatterTrigger/Blink/count_cry[28]
FCITOF0_DE  ---     0.133   R48C113A.FCI to    R48C113A.F0 ScatterTrigger/Blink/SLICE_990
ROUTE         1     0.000    R48C113A.F0 to   R48C113A.DI0 ScatterTrigger/Blink/count_s[29] (to CLK_PCLK_RIGHT_c)
                  --------
                    2.021   (74.6% logic, 25.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_976:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.094      U20.PADDI to   R48C108B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_990:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to   R48C113A.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.945ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/Blink/count[1]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/Blink/count[28]  (to CLK_PCLK_RIGHT_c +)

   Delay:               2.007ns  (74.4% logic, 25.6% route), 15 logic levels.

 Constraint Details:

      2.007ns physical path delay ScatterTrigger/Blink/SLICE_976 to ScatterTrigger/Blink/SLICE_989 meets
      5.000ns delay constraint less
     -0.013ns skew and
      0.061ns DIN_SET requirement (totaling 4.952ns) by 2.945ns

 Physical Path Details:

      Data path ScatterTrigger/Blink/SLICE_976 to ScatterTrigger/Blink/SLICE_989:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108B.CLK to    R48C108B.Q0 ScatterTrigger/Blink/SLICE_976 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.514    R48C108B.Q0 to    R48C108B.B0 ScatterTrigger/Blink/count[1]
C0TOFCO_DE  ---     0.377    R48C108B.B0 to   R48C108B.FCO ScatterTrigger/Blink/SLICE_976
ROUTE         1     0.000   R48C108B.FCO to   R48C108C.FCI ScatterTrigger/Blink/count_cry[2]
FCITOFCO_D  ---     0.058   R48C108C.FCI to   R48C108C.FCO ScatterTrigger/Blink/SLICE_977
ROUTE         1     0.000   R48C108C.FCO to   R48C109A.FCI ScatterTrigger/Blink/count_cry[4]
FCITOFCO_D  ---     0.058   R48C109A.FCI to   R48C109A.FCO ScatterTrigger/Blink/SLICE_978
ROUTE         1     0.000   R48C109A.FCO to   R48C109B.FCI ScatterTrigger/Blink/count_cry[6]
FCITOFCO_D  ---     0.058   R48C109B.FCI to   R48C109B.FCO ScatterTrigger/Blink/SLICE_979
ROUTE         1     0.000   R48C109B.FCO to   R48C109C.FCI ScatterTrigger/Blink/count_cry[8]
FCITOFCO_D  ---     0.058   R48C109C.FCI to   R48C109C.FCO ScatterTrigger/Blink/SLICE_980
ROUTE         1     0.000   R48C109C.FCO to   R48C110A.FCI ScatterTrigger/Blink/count_cry[10]
FCITOFCO_D  ---     0.058   R48C110A.FCI to   R48C110A.FCO ScatterTrigger/Blink/SLICE_981
ROUTE         1     0.000   R48C110A.FCO to   R48C110B.FCI ScatterTrigger/Blink/count_cry[12]
FCITOFCO_D  ---     0.058   R48C110B.FCI to   R48C110B.FCO ScatterTrigger/Blink/SLICE_982
ROUTE         1     0.000   R48C110B.FCO to   R48C110C.FCI ScatterTrigger/Blink/count_cry[14]
FCITOFCO_D  ---     0.058   R48C110C.FCI to   R48C110C.FCO ScatterTrigger/Blink/SLICE_983
ROUTE         1     0.000   R48C110C.FCO to   R48C111A.FCI ScatterTrigger/Blink/count_cry[16]
FCITOFCO_D  ---     0.058   R48C111A.FCI to   R48C111A.FCO ScatterTrigger/Blink/SLICE_984
ROUTE         1     0.000   R48C111A.FCO to   R48C111B.FCI ScatterTrigger/Blink/count_cry[18]
FCITOFCO_D  ---     0.058   R48C111B.FCI to   R48C111B.FCO ScatterTrigger/Blink/SLICE_985
ROUTE         1     0.000   R48C111B.FCO to   R48C111C.FCI ScatterTrigger/Blink/count_cry[20]
FCITOFCO_D  ---     0.058   R48C111C.FCI to   R48C111C.FCO ScatterTrigger/Blink/SLICE_986
ROUTE         1     0.000   R48C111C.FCO to   R48C112A.FCI ScatterTrigger/Blink/count_cry[22]
FCITOFCO_D  ---     0.058   R48C112A.FCI to   R48C112A.FCO ScatterTrigger/Blink/SLICE_987
ROUTE         1     0.000   R48C112A.FCO to   R48C112B.FCI ScatterTrigger/Blink/count_cry[24]
FCITOFCO_D  ---     0.058   R48C112B.FCI to   R48C112B.FCO ScatterTrigger/Blink/SLICE_988
ROUTE         1     0.000   R48C112B.FCO to   R48C112C.FCI ScatterTrigger/Blink/count_cry[26]
FCITOF1_DE  ---     0.177   R48C112C.FCI to    R48C112C.F1 ScatterTrigger/Blink/SLICE_989
ROUTE         1     0.000    R48C112C.F1 to   R48C112C.DI1 ScatterTrigger/Blink/count_s[28] (to CLK_PCLK_RIGHT_c)
                  --------
                    2.007   (74.4% logic, 25.6% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_976:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.094      U20.PADDI to   R48C108B.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/Blink/SLICE_989:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     1.107      U20.PADDI to   R48C112C.CLK CLK_PCLK_RIGHT_c
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:  351.370MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3816

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 25.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               3.536ns  (6.9% logic, 93.1% route), 1 logic levels.

 Constraint Details:

      3.536ns physical path delay THE_RESET_HANDLER/SLICE_3938 to THE_RESET_HANDLER/SLICE_3937 meets
     30.000ns delay constraint less
      0.947ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 28.919ns) by 25.383ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3938 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R66C93C.CLK to     R66C93C.Q0 THE_RESET_HANDLER/SLICE_3938 (from clk_200_i_0)
ROUTE         1     3.293     R66C93C.Q0 to      R2C93B.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    3.536   (6.9% logic, 93.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3938:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.103 *L_R79C5.CLKOK to    R66C93C.CLK clk_200_i_0
                  --------
                    3.254   (42.2% logic, 57.8% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C93B.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 26.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               2.893ns  (8.4% logic, 91.6% route), 1 logic levels.

 Constraint Details:

      2.893ns physical path delay THE_RESET_HANDLER/SLICE_3937 to SLICE_5457 meets
     30.000ns delay constraint less
      0.004ns skew and
      0.134ns M_SET requirement (totaling 29.862ns) by 26.969ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3937 to SLICE_5457:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R2C93B.CLK to      R2C93B.Q0 THE_RESET_HANDLER/SLICE_3937 (from clk_100_i)
ROUTE         2     2.650      R2C93B.Q0 to     R53C92C.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    2.893   (8.4% logic, 91.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C93B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_5457:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.103 *L_R79C5.CLKOP to    R53C92C.CLK clk_100_i
                  --------
                    1.103   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay THE_RESET_HANDLER/SLICE_3937 to THE_RESET_HANDLER/SLICE_3937 meets
     30.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 29.866ns) by 29.323ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3937 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R2C93B.CLK to      R2C93B.Q0 THE_RESET_HANDLER/SLICE_3937 (from clk_100_i)
ROUTE         2     0.300      R2C93B.Q0 to      R2C93B.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C93B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.107 *L_R79C5.CLKOP to     R2C93B.CLK clk_100_i
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

Report:    4.617ns is the minimum delay for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 19.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.537ns  (45.3% logic, 54.7% route), 1 logic levels.

 Constraint Details:

      0.537ns physical path delay THE_RESET_HANDLER/SLICE_3940 to THE_RESET_HANDLER/SLICE_3940 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 19.866ns) by 19.329ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3940 to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R73C87A.CLK to     R73C87A.Q0 THE_RESET_HANDLER/SLICE_3940 (from clk_200_i_0)
ROUTE         1     0.294     R73C87A.Q0 to     R73C87A.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.537   (45.3% logic, 54.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R73C87A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.107 *L_R79C5.CLKOK to    R73C87A.CLK clk_200_i_0
                  --------
                    1.107   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 19.504ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               1.313ns  (18.5% logic, 81.5% route), 1 logic levels.

 Constraint Details:

      1.313ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3931 to THE_RESET_HANDLER/SLICE_3940 meets
     20.000ns delay constraint less
     -0.951ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 20.817ns) by 19.504ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3931 to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R75C83A.CLK to     R75C83A.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3931 (from clk_100_i)
ROUTE         2     1.070     R75C83A.Q0 to     R73C87A.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    1.313   (18.5% logic, 81.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3931:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to    R75C83A.CLK clk_100_i
                  --------
                    2.307   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.777       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.951 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.107 *L_R79C5.CLKOK to    R73C87A.CLK clk_200_i_0
                  --------
                    3.258   (42.2% logic, 57.8% route), 2 logic levels.

Report:    0.671ns is the minimum delay for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |  100.000 MHz|   72.929 MHz|  25 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  306.937 MHz|   5  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |  200.000 MHz|  200.521 MHz|   2  
                                        |             |             |
FREQUENCY PORT "CLK_PCLK_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  351.370 MHz|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  500.000 MHz|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     4.617 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     0.671 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_4                   |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_6                   |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_10                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_8                   |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_13                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_15                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_17                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_19                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_21                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_23                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_25                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_27                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_29                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_33                  |       1|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_31                  |       1|    3945|     96.31%
                                        |        |        |
FPGA5_COMM_c[10]                        |       4|    3945|     96.31%
                                        |        |        |
THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/|        |        |
inp_stretch_1[35]                       |       1|    3305|     80.69%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
got_coincidence_1                       |       1|    2054|     50.15%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
output_N_13_mux_i_3_4_1                 |       1|    1891|     46.17%
                                        |        |        |
THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/|        |        |
inp_stretch[35]                         |       2|    1799|     43.92%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
got_coincidence_2                       |       4|     721|     17.60%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
got_coincidence_8_1                     |       4|     701|     17.11%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
got_coincidence_11_0                    |       3|     584|     14.26%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
got_coincidence_10_0                    |       3|     500|     12.21%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
got_coincidence_8_0                     |       4|     481|     11.74%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
un527_t                                 |       1|     455|     11.11%
                                        |        |        |
THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/|        |        |
got_coincidence_11_1                    |       3|     419|     10.23%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: ScatterTrigger/fire   Source: ScatterTrigger/SLICE_6742.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;   Transfers: 90

   Clock Domain: INP_c[11]   Source: INP[11].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[12]   Source: INP[12].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[10]   Source: INP[10].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[0]   Source: INP[0].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[13]   Source: INP[13].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[14]   Source: INP[14].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[15]   Source: INP[15].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[19]   Source: INP[19].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[23]   Source: INP[23].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[24]   Source: INP[24].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[22]   Source: INP[22].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[25]   Source: INP[25].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[20]   Source: INP[20].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[21]   Source: INP[21].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[27]   Source: INP[27].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[16]   Source: INP[16].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[1]   Source: INP[1].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[17]   Source: INP[17].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[18]   Source: INP[18].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[26]   Source: INP[26].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[38]   Source: INP[38].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[33]   Source: INP[33].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[2]   Source: INP[2].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[34]   Source: INP[34].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[39]   Source: INP[39].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[36]   Source: INP[36].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[37]   Source: INP[37].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[31]   Source: INP[31].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[35]   Source: INP[35].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[28]   Source: INP[28].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[30]   Source: INP[30].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[32]   Source: INP[32].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[29]   Source: INP[29].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[4]   Source: INP[4].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[44]   Source: INP[44].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[43]   Source: INP[43].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[7]   Source: INP[7].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[40]   Source: INP[40].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: ScatterTrigger/fire   Source: ScatterTrigger/SLICE_6742.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[6]   Source: INP[6].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[5]   Source: INP[5].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[42]   Source: INP[42].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[3]   Source: INP[3].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[41]   Source: INP[41].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[8]   Source: INP[8].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[9]   Source: INP[9].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[45]   Source: INP[45].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: ScatterTrigger/fire   Source: ScatterTrigger/SLICE_6742.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: ScatterTrigger/fire   Source: ScatterTrigger/SLICE_6742.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 314

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

   Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD
      Covered under: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;   Transfers: 47

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4526
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 8775082
Cumulative negative slack: 8775082

Constraints cover 187150 paths, 29 nets, and 56507 connections (97.59% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.2.115
Fri Mar 22 17:27:25 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset E:/FPGA/trigger_FPGA_MUSE/trig_MUSE__Cosmic_orAll/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

71 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 100.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_correct[1]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.326ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.326ns physical path delay THE_MEDIA_UPLINK/SLICE_3861 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.012ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3861 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C112B.CLK to   R113C112B.Q0 THE_MEDIA_UPLINK/SLICE_3861 (from clk_100_i)
ROUTE         1     0.230   R113C112B.Q0 to *.FF_TX_D_1_21 THE_MEDIA_UPLINK/tx_correct[1] (to clk_100_i)
                  --------
                    0.326   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3861:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R113C112B.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.048ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/buf_BUS_DATA_OUT[3]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1(ASIC)  (to clk_100_i +)

   Delay:               0.220ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.220ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4286 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.048ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4286 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C58A.CLK to     R42C58A.Q1 THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4286 (from clk_100_i)
ROUTE         3     0.124     R42C58A.Q1 to *R_R43C56.DIA3 THE_TOOLS/THE_SPI_RELOAD/spimem_data_in[3] (to clk_100_i)
                  --------
                    0.220   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R42C58A.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R43C56.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.061ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/buf_BUS_DATA_OUT[0]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1(ASIC)  (to clk_100_i +)

   Delay:               0.233ns  (41.2% logic, 58.8% route), 1 logic levels.

 Constraint Details:

      0.233ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4285 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.061ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4285 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R44C58C.CLK to     R44C58C.Q0 THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4285 (from clk_100_i)
ROUTE         3     0.137     R44C58C.Q0 to *R_R43C56.DIA0 THE_TOOLS/THE_SPI_RELOAD/spimem_data_in[0] (to clk_100_i)
                  --------
                    0.233   (41.2% logic, 58.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R44C58C.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R43C56.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.061ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/buf_BUS_DATA_OUT[5]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0(ASIC)  (to clk_100_i +)

   Delay:               0.233ns  (41.2% logic, 58.8% route), 1 logic levels.

 Constraint Details:

      0.233ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4287 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.061ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4287 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R44C60B.CLK to     R44C60B.Q1 THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4287 (from clk_100_i)
ROUTE         3     0.137     R44C60B.Q1 to *R_R43C59.DIA1 THE_TOOLS/THE_SPI_RELOAD/spimem_data_in[5] (to clk_100_i)
                  --------
                    0.233   (41.2% logic, 58.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4287:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R44C60B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R43C59.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/buf_BUS_DATA_OUT[18]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1(ASIC)  (to clk_100_i +)

   Delay:               0.251ns  (38.2% logic, 61.8% route), 1 logic levels.

 Constraint Details:

      0.251ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4294 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.079ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4294 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R41C58B.CLK to     R41C58B.Q0 THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4294 (from clk_100_i)
ROUTE         3     0.155     R41C58B.Q0 to *_R43C56.DIA11 THE_TOOLS/THE_SPI_RELOAD/spimem_data_in[18] (to clk_100_i)
                  --------
                    0.251   (38.2% logic, 61.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R41C58B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R43C56.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/buf_BUS_DATA_OUT[19]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1(ASIC)  (to clk_100_i +)

   Delay:               0.251ns  (38.2% logic, 61.8% route), 1 logic levels.

 Constraint Details:

      0.251ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4294 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.079ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4294 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R41C58B.CLK to     R41C58B.Q1 THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4294 (from clk_100_i)
ROUTE         3     0.155     R41C58B.Q1 to *_R43C56.DIA12 THE_TOOLS/THE_SPI_RELOAD/spimem_data_in[19] (to clk_100_i)
                  --------
                    0.251   (38.2% logic, 61.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_BUS_HANDLER/SLICE_4294:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R41C58B.CLK clk_100_i
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.554 *L_R79C5.CLKOP to *R_R43C56.CLKA clk_100_i
                  --------
                    0.554   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_k[1]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_3874 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.089ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3874 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C112A.CLK to   R112C112A.Q1 THE_MEDIA_UPLINK/SLICE_3874 (from clk_100_i)
ROUTE         1     0.307   R112C112A.Q1 to *.FF_TX_D_1_20 THE_MEDIA_UPLINK/tx_k[1] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3874:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R112C112A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[6]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_3866 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.089ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3866 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C111B.CLK to   R111C111B.Q0 THE_MEDIA_UPLINK/SLICE_3866 (from clk_100_i)
ROUTE         1     0.307   R111C111B.Q0 to *A.FF_TX_D_1_6 THE_MEDIA_UPLINK/tx_data[6] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3866:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R111C111B.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[5]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_3865 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.089ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3865 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C111A.CLK to   R113C111A.Q1 THE_MEDIA_UPLINK/SLICE_3865 (from clk_100_i)
ROUTE         1     0.307   R113C111A.Q1 to *A.FF_TX_D_1_5 THE_MEDIA_UPLINK/tx_data[5] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3865:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R113C111A.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.089ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[0]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.403ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      0.403ns physical path delay THE_MEDIA_UPLINK/SLICE_3862 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.314ns) by 0.089ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3862 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C112B.CLK to   R112C112B.Q0 THE_MEDIA_UPLINK/SLICE_3862 (from clk_100_i)
ROUTE         1     0.307   R112C112B.Q0 to *A.FF_TX_D_1_0 THE_MEDIA_UPLINK/tx_data[0] (to clk_100_i)
                  --------
                    0.403   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3862:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to  R112C112B.CLK clk_100_i
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.510 *L_R79C5.CLKOP to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.510   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.171ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_55  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.284ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3766 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.113ns) by 0.171ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3766 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C108B.CLK to   R108C108B.Q1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3766 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.188   R108C108B.Q1 to *R106C107.ADA5 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/wptr_1 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.284   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3766:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R108C108B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.335 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.335   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.354ns  (27.1% logic, 72.9% route), 1 logic levels.

 Constraint Details:

      0.354ns physical path delay THE_MEDIA_UPLINK/SLICE_3793 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.181ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3793 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C108C.CLK to   R109C108C.Q1 THE_MEDIA_UPLINK/SLICE_3793 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.258   R109C108C.Q1 to *R106C107.DIA1 THE_MEDIA_UPLINK/fifo_rx_din[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.354   (27.1% logic, 72.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3793:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R109C108C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.335 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.335   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/SLICE_3837 to THE_MEDIA_UPLINK/SLICE_3837 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3837 to THE_MEDIA_UPLINK/SLICE_3837:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C109B.CLK to   R109C109B.Q0 THE_MEDIA_UPLINK/SLICE_3837 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         4     0.043   R109C109B.Q0 to   R109C109B.D0 THE_MEDIA_UPLINK/reset_word_cnt[0]
CTOF_DEL    ---     0.058   R109C109B.D0 to   R109C109B.F0 THE_MEDIA_UPLINK/SLICE_3837
ROUTE         1     0.000   R109C109B.F0 to  R109C109B.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3837:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R109C109B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3837:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R109C109B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.198ns  (77.8% logic, 22.2% route), 2 logic levels.

 Constraint Details:

      0.198ns physical path delay THE_MEDIA_UPLINK/SLICE_3839 to THE_MEDIA_UPLINK/SLICE_3839 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.209ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3839 to THE_MEDIA_UPLINK/SLICE_3839:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C110A.CLK to   R109C110A.Q0 THE_MEDIA_UPLINK/SLICE_3839 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         7     0.044   R109C110A.Q0 to   R109C110A.D0 THE_MEDIA_UPLINK/reset_word_cnt[4]
CTOF_DEL    ---     0.058   R109C110A.D0 to   R109C110A.F0 THE_MEDIA_UPLINK/SLICE_3839
ROUTE         1     0.000   R109C110A.F0 to  R109C110A.DI0 THE_MEDIA_UPLINK/un1_reset_word_cnt_1[5] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.198   (77.8% logic, 22.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3839:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R109C110A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3839:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R109C110A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q[3]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q[5]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3780 to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3853 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3780 to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3853:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C113B.CLK to   R112C113B.Q1 THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3780 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R112C113B.Q1 to   R112C113A.M1 THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q_1[3] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3780:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R112C113B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3853:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R112C113A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3780 to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3853 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3780 to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3853:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C113B.CLK to   R112C113B.Q0 THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3780 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R112C113B.Q0 to   R112C113A.M0 THE_MEDIA_UPLINK/THE_RX_K_DELAY/sync_q_1[2] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3780:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R112C113B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_K_DELAY/SLICE_3853:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R112C113A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q[28]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q[44]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3778 to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3851 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3778 to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3851:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C110C.CLK to   R113C110C.Q0 THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3778 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R113C110C.Q0 to   R113C110B.M0 THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q_1[28] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3778:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R113C110C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3851:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R113C110B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q[29]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q[45]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3778 to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3851 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3778 to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3851:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C110C.CLK to   R113C110C.Q1 THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3778 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R113C110C.Q1 to   R113C110B.M1 THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q_1[29] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3778:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R113C110C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3851:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.281 *FF_RX_H_CLK_1 to  R113C110B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.281   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.last_rx[7]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[7]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay THE_MEDIA_UPLINK/SLICE_3831 to THE_MEDIA_UPLINK/SLICE_3796 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3831 to THE_MEDIA_UPLINK/SLICE_3796:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C106C.CLK to   R112C106C.Q1 THE_MEDIA_UPLINK/SLICE_3831 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.079   R112C106C.Q1 to   R112C107B.D1 THE_MEDIA_UPLINK/last_rx[7]
CTOF_DEL    ---     0.058   R112C107B.D1 to   R112C107B.F1 THE_MEDIA_UPLINK/SLICE_3796
ROUTE         1     0.000   R112C107B.F1 to  R112C107B.DI1 THE_MEDIA_UPLINK/fifo_rx_din_3_i_m4[7] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3831:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R112C106C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3796:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R112C107B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.418ns  (23.0% logic, 77.0% route), 1 logic levels.

 Constraint Details:

      0.418ns physical path delay THE_MEDIA_UPLINK/SLICE_3794 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.245ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3794 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C106B.CLK to   R109C106B.Q0 THE_MEDIA_UPLINK/SLICE_3794 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.322   R109C106B.Q0 to *R106C107.DIA2 THE_MEDIA_UPLINK/fifo_rx_din[2] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.418   (23.0% logic, 77.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3794:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.275 *FF_RX_H_CLK_1 to  R109C106B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.275   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.335 *FF_RX_H_CLK_1 to *R106C107.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.335   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 200.000000 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[0]  (to clk_200_i_0 +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3811 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3811 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3811 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3811:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R113C116B.CLK to   R113C116B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3811 (from clk_200_i_0)
ROUTE         4     0.042   R113C116B.Q0 to   R113C116B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[0]
CTOF_DEL    ---     0.058   R113C116B.D0 to   R113C116B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3811
ROUTE         1     0.000   R113C116B.F0 to  R113C116B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/csse_4_0_0 (to clk_200_i_0)
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3811:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R113C116B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3811:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R113C116B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3822 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3822 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3822 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3822:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C115A.CLK to   R110C115A.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3822 (from clk_200_i_0)
ROUTE         4     0.043   R110C115A.Q0 to   R110C115A.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]
CTOF_DEL    ---     0.058   R110C115A.D0 to   R110C115A.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3822
ROUTE         1     0.000   R110C115A.F0 to  R110C115A.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1_RNO[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3822:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R110C115A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3822:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R110C115A.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_RESET_HANDLER/SLICE_3939 to THE_RESET_HANDLER/SLICE_3939 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3939 to THE_RESET_HANDLER/SLICE_3939:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C99A.CLK to     R67C99A.Q0 THE_RESET_HANDLER/SLICE_3939 (from clk_200_i_0)
ROUTE         3     0.043     R67C99A.Q0 to     R67C99A.D0 THE_RESET_HANDLER/reset_cnt[0]
CTOF_DEL    ---     0.058     R67C99A.D0 to     R67C99A.F0 THE_RESET_HANDLER/SLICE_3939
ROUTE         1     0.000     R67C99A.F0 to    R67C99A.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3939:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R67C99A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3939:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.488 *L_R79C5.CLKOK to    R67C99A.CLK clk_200_i_0
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (to clk_200_i_0 +)

   Delay:               0.198ns  (77.8% logic, 22.2% route), 2 logic levels.

 Constraint Details:

      0.198ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3812 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3812 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.209ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3812 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3812:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C116B.CLK to   R112C116B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3812 (from clk_200_i_0)
ROUTE         5     0.044   R112C116B.Q0 to   R112C116B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]
CTOF_DEL    ---     0.058   R112C116B.D0 to   R112C116B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3812
ROUTE         1     0.000   R112C116B.F0 to  R112C116B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/csse_1_0_0 (to clk_200_i_0)
                  --------
                    0.198   (77.8% logic, 22.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3812:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R112C116B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3812:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R112C116B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (to clk_200_i_0 +)

   Delay:               0.198ns  (77.8% logic, 22.2% route), 2 logic levels.

 Constraint Details:

      0.198ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3824 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3824 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.209ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3824 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3824:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C114B.CLK to   R111C114B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3824 (from clk_200_i_0)
ROUTE         8     0.044   R111C114B.Q0 to   R111C114B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]
CTOF_DEL    ---     0.058   R111C114B.D0 to   R111C114B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3824
ROUTE         1     0.000   R111C114B.F0 to  R111C114B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_ns[2] (to clk_200_i_0)
                  --------
                    0.198   (77.8% logic, 22.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3824:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R111C114B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3824:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R111C114B.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[1]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[2]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3933 to THE_RESET_HANDLER/SLICE_3934 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3933 to THE_RESET_HANDLER/SLICE_3934:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R87C46A.CLK to     R87C46A.Q1 THE_RESET_HANDLER/SLICE_3933 (from clk_200_i_0)
ROUTE         1     0.090     R87C46A.Q1 to     R87C46B.M0 THE_RESET_HANDLER/async_sampler[1] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3933:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R87C46A.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3934:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R87C46B.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3810 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3810 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3810 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3810:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R112C115C.CLK to   R112C115C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3810 (from clk_200_i_0)
ROUTE         2     0.071   R112C115C.Q0 to   R112C115C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/counter1[0]
CTOF_DEL    ---     0.058   R112C115C.C0 to   R112C115C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3810
ROUTE         1     0.000   R112C115C.F0 to  R112C115C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/N_18_i_i (to clk_200_i_0)
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3810:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R112C115C.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3810:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.494 *L_R79C5.CLKOK to  R112C115C.CLK clk_200_i_0
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[3]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3934 to THE_RESET_HANDLER/SLICE_3934 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3934 to THE_RESET_HANDLER/SLICE_3934:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R87C46B.CLK to     R87C46B.Q0 THE_RESET_HANDLER/SLICE_3934 (from clk_200_i_0)
ROUTE         2     0.092     R87C46B.Q0 to     R87C46B.M1 THE_RESET_HANDLER/async_sampler[2] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3934:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R87C46B.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3934:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R87C46B.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[5]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[6]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3935 to THE_RESET_HANDLER/SLICE_3936 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3935 to THE_RESET_HANDLER/SLICE_3936:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R87C45B.CLK to     R87C45B.Q1 THE_RESET_HANDLER/SLICE_3935 (from clk_200_i_0)
ROUTE         2     0.096     R87C45B.Q1 to     R87C45A.M0 THE_RESET_HANDLER/async_sampler[5] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3935:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R87C45B.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3936:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R87C45A.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[5]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3935 to THE_RESET_HANDLER/SLICE_3935 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3935 to THE_RESET_HANDLER/SLICE_3935:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R87C45B.CLK to     R87C45B.Q0 THE_RESET_HANDLER/SLICE_3935 (from clk_200_i_0)
ROUTE         2     0.096     R87C45B.Q0 to     R87C45B.M1 THE_RESET_HANDLER/async_sampler[4] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3935:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R87C45B.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3935:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.495 *L_R79C5.CLKOK to    R87C45B.CLK clk_200_i_0
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "CLK_PCLK_RIGHT" 200.000000 MHz ;
            860 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/res[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/res[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/SLICE_2029 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/SLICE_2030 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/SLICE_2029 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/SLICE_2030:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R76C95B.CLK to     R76C95B.Q1 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/SLICE_2029 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R76C95B.Q1 to     R76C96A.D0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/res[2]
CTOF_DEL    ---     0.058     R76C96A.D0 to     R76C96A.F0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/SLICE_2030
ROUTE         1     0.000     R76C96A.F0 to    R76C96A.DI0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/res_12[3] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/SLICE_2029:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R76C95B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[28].Dline/SLICE_2030:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R76C96A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/res[0]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/res[1]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/SLICE_1960 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/SLICE_1961 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/SLICE_1960 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/SLICE_1961:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R27C81B.CLK to     R27C81B.Q0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/SLICE_1960 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R27C81B.Q0 to     R27C81A.D0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/res[0]
CTOF_DEL    ---     0.058     R27C81A.D0 to     R27C81A.F0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/SLICE_1961
ROUTE         1     0.000     R27C81A.F0 to    R27C81A.DI0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/res_10[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/SLICE_1960:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R27C81B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[12].Dline/SLICE_1961:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R27C81A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/res[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/res[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/SLICE_1973 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/SLICE_1974 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/SLICE_1973 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/SLICE_1974:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R28C89A.CLK to     R28C89A.Q1 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/SLICE_1973 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R28C89A.Q1 to     R28C90A.D0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/res[2]
CTOF_DEL    ---     0.058     R28C90A.D0 to     R28C90A.F0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/SLICE_1974
ROUTE         1     0.000     R28C90A.F0 to    R28C90A.DI0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/res_12[3] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/SLICE_1973:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R28C89A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[15].Dline/SLICE_1974:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R28C90A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/res[3]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/res[4]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1993 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1994 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1993 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1994:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R83C116A.CLK to    R83C116A.Q1 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1993 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079    R83C116A.Q1 to    R83C117A.D0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/res[3]
CTOF_DEL    ---     0.058    R83C117A.D0 to    R83C117A.F0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1994
ROUTE         1     0.000    R83C117A.F0 to   R83C117A.DI0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/res_13[4] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.481      U20.PADDI to   R83C116A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[1].Dline/SLICE_1994:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.481      U20.PADDI to   R83C117A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/res[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/res[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1848 to ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1849 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1848 to ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1849:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R84C115A.CLK to    R84C115A.Q1 ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1848 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079    R84C115A.Q1 to    R83C115B.D0 ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/res[2]
CTOF_DEL    ---     0.058    R83C115B.D0 to    R83C115B.F0 ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1849
ROUTE         1     0.000    R83C115B.F0 to   R83C115B.DI0 ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/res_12[3] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1848:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.481      U20.PADDI to   R84C115A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/LatchAnd3C/leadEdgeDelay/Bitwise_Delay[0].Dline/SLICE_1849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.481      U20.PADDI to   R83C115B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/res[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/res[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/SLICE_1969 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/SLICE_1970 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/SLICE_1969 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/SLICE_1970:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R28C92B.CLK to     R28C92B.Q1 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/SLICE_1969 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R28C92B.Q1 to     R28C93B.D0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/res[2]
CTOF_DEL    ---     0.058     R28C93B.D0 to     R28C93B.F0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/SLICE_1970
ROUTE         1     0.000     R28C93B.F0 to    R28C93B.DI0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/res_12[3] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/SLICE_1969:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R28C92B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[14].Dline/SLICE_1970:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R28C93B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/res[2]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/res[3]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/SLICE_1985 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/SLICE_1986 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/SLICE_1985 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/SLICE_1986:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R91C91A.CLK to     R91C91A.Q1 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/SLICE_1985 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R91C91A.Q1 to     R91C91B.D0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/res[2]
CTOF_DEL    ---     0.058     R91C91B.D0 to     R91C91B.F0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/SLICE_1986
ROUTE         1     0.000     R91C91B.F0 to    R91C91B.DI0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/res_12[3] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/SLICE_1985:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R91C91A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[18].Dline/SLICE_1986:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R91C91B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/res[5]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/SLICE_2002 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/SLICE_2003 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/SLICE_2002 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/SLICE_2003:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R87C95B.CLK to     R87C95B.Q1 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/SLICE_2002 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R87C95B.Q1 to     R86C95C.D0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/res[4]
CTOF_DEL    ---     0.058     R86C95C.D0 to     R86C95C.F0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/SLICE_2003
ROUTE         1     0.000     R86C95C.F0 to    R86C95C.DI0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/res_14[5] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/SLICE_2002:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R87C95B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[21].Dline/SLICE_2003:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R86C95C.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/res[4]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/res[5]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/SLICE_2014 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/SLICE_2015 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/SLICE_2014 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/SLICE_2015:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R87C99B.CLK to     R87C99B.Q1 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/SLICE_2014 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R87C99B.Q1 to    R87C100A.D0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/res[4]
CTOF_DEL    ---     0.058    R87C100A.D0 to    R87C100A.F0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/SLICE_2015
ROUTE         1     0.000    R87C100A.F0 to   R87C100A.DI0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/res_14[5] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/SLICE_2014:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R87C99B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[24].Dline/SLICE_2015:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to   R87C100A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/res[0]  (from CLK_PCLK_RIGHT_c +)
   Destination:    FF         Data in        ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/res[1]  (to CLK_PCLK_RIGHT_c +)

   Delay:               0.233ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/SLICE_1956 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/SLICE_1957 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.244ns

 Physical Path Details:

      Data path ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/SLICE_1956 to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/SLICE_1957:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R31C82B.CLK to     R31C82B.Q0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/SLICE_1956 (from CLK_PCLK_RIGHT_c)
ROUTE         1     0.079     R31C82B.Q0 to     R31C83A.D0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/res[0]
CTOF_DEL    ---     0.058     R31C83A.D0 to     R31C83A.F0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/SLICE_1957
ROUTE         1     0.000     R31C83A.F0 to    R31C83A.DI0 ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/res_10[1] (to CLK_PCLK_RIGHT_c)
                  --------
                    0.233   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/SLICE_1956:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R31C82B.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CLK_PCLK_RIGHT to ScatterTrigger/ps6/leadEdgeDelay/Bitwise_Delay[11].Dline/SLICE_1957:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       305     0.475      U20.PADDI to    R31C83A.CLK CLK_PCLK_RIGHT_c
                  --------
                    0.475   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3937 to THE_RESET_HANDLER/SLICE_3937 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3937 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R2C93B.CLK to      R2C93B.Q0 THE_RESET_HANDLER/SLICE_3937 (from clk_100_i)
ROUTE         2     0.092      R2C93B.Q0 to      R2C93B.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C93B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C93B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               1.076ns  (8.9% logic, 91.1% route), 1 logic levels.

 Constraint Details:

      1.076ns physical path delay THE_RESET_HANDLER/SLICE_3937 to SLICE_5457 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.001ns skew requirement (totaling -0.050ns) by 1.126ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3937 to SLICE_5457:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R2C93B.CLK to      R2C93B.Q0 THE_RESET_HANDLER/SLICE_3937 (from clk_100_i)
ROUTE         2     0.980      R2C93B.Q0 to     R53C92C.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    1.076   (8.9% logic, 91.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C93B.CLK clk_100_i
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_5457:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.488 *L_R79C5.CLKOP to    R53C92C.CLK clk_100_i
                  --------
                    0.488   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.882ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               1.293ns  (7.4% logic, 92.6% route), 1 logic levels.

 Constraint Details:

      1.293ns physical path delay THE_RESET_HANDLER/SLICE_3938 to THE_RESET_HANDLER/SLICE_3937 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.540ns skew less
      0.000ns feedback compensation requirement (totaling -0.589ns) by 1.882ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3938 to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R66C93C.CLK to     R66C93C.Q0 THE_RESET_HANDLER/SLICE_3938 (from clk_200_i_0)
ROUTE         1     1.197     R66C93C.Q0 to      R2C93B.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    1.293   (7.4% logic, 92.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3938:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.488 *L_R79C5.CLKOK to    R66C93C.CLK clk_200_i_0
                  --------
                    1.644   (48.1% logic, 51.9% route), 2 logic levels.

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3937:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to     R2C93B.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.065ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               0.427ns  (22.5% logic, 77.5% route), 1 logic levels.

 Constraint Details:

      0.427ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3931 to THE_RESET_HANDLER/SLICE_3940 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -0.541ns skew less
      0.000ns feedback compensation requirement (totaling 0.492ns) by 0.065ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3931 to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R75C83A.CLK to     R75C83A.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3931 (from clk_100_i)
ROUTE         2     0.331     R75C83A.Q0 to     R73C87A.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    0.427   (22.5% logic, 77.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3931:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.489 *L_R79C5.CLKOP to    R75C83A.CLK clk_100_i
                  --------
                    1.104   (22.6% logic, 77.4% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R79C5.CLKFB to *79C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *79C5.CLKINTFB to *L_R79C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R79C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         1     0.366       W1.PADDI to PLL_R79C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.541 PLL_R79C5.CLKI to *L_R79C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.489 *L_R79C5.CLKOK to    R73C87A.CLK clk_200_i_0
                  --------
                    1.645   (48.0% logic, 52.0% route), 2 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3940 to THE_RESET_HANDLER/SLICE_3940 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3940 to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R73C87A.CLK to     R73C87A.Q0 THE_RESET_HANDLER/SLICE_3940 (from clk_200_i_0)
ROUTE         1     0.090     R73C87A.Q0 to     R73C87A.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R73C87A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3940:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.489 *L_R79C5.CLKOK to    R73C87A.CLK clk_200_i_0
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 100.000000    |             |             |
MHz ;                                   |     0.000 ns|     0.012 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.171 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 200.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.207 ns|   2  
                                        |             |             |
FREQUENCY PORT "CLK_PCLK_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
THE_RESET_HANDLER.trb_reset_buffer      |       2|       1|    100.00%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 11 clocks:

Clock Domain: INP_c[9]   Source: INP[9].PAD   Loads: 6
   No transfer within this clock domain is found

Clock Domain: THE_MAIN_PLL/CLKFB_t   Source: THE_MAIN_PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLK_PCLK_RIGHT_c   Source: CLK_PCLK_RIGHT.PAD   Loads: 305
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

   Clock Domain: INP_c[45]   Source: INP[45].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

Clock Domain: ScatterTrigger/fire   Source: ScatterTrigger/SLICE_6742.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1   Loads: 62
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Not reported because source and destination domains are unrelated.

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 4526
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
   Covered under: FREQUENCY NET "clk_100_i" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.


Timing summary (Hold):
---------------

Timing errors: 1  Score: 65
Cumulative negative slack: 65

Constraints cover 187150 paths, 29 nets, and 56507 connections (97.59% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 1 (hold)
Score: 8775082 (setup), 65 (hold)
Cumulative negative slack: 8775147 (8775082+65)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

