#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task		(0x18)
#define image_1_initialization_task		(0x18)
#define image_1_start_task_processing_wakeup_request		(0x4C)
#define image_1_processing_wakeup_request		(0x4C)
#define image_1_start_task_cpu_rx_wakeup_request		(0x30C0)
#define image_1_cpu_rx_wakeup_request		(0x30C0)
#define image_1_start_task_debug_routine		(0x2B78)
#define image_1_debug_routine		(0x2B78)
#define image_1_start_task_cpu_rx_update_fifo_wakeup_request		(0x3088)
#define image_1_cpu_rx_update_fifo_wakeup_request		(0x3088)
#define image_1_start_task_cpu_recycle_wakeup_request		(0x3640)
#define image_1_cpu_recycle_wakeup_request		(0x3640)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request		(0x3798)
#define image_1_interrupt_coalescing_1st_wakeup_request		(0x3798)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request		(0x33C0)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request		(0x33C0)
#define image_1_start_task_cpu_rx_copy_wakeup_request		(0x2CDC)
#define image_1_cpu_rx_copy_wakeup_request		(0x2CDC)
#define image_1_start_task_cpu_rx_copy_update_fifo_wakeup_request		(0x2CA4)
#define image_1_cpu_rx_copy_update_fifo_wakeup_request		(0x2CA4)
#define image_1_debug_routine_handler		(0xC)
#define image_1_rule_based_resolution_invoke_bridge_ds		(0x698)
#define image_1_mcast_repl_0_header_update		(0x7BC)
#define image_1_mcast_repl_res_loop_header_update		(0x85C)
#define image_1_processing_drop_packet		(0x8BC)
#define image_1_processing_header_update		(0x94C)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align		(0x9EC)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align		(0x9F4)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align		(0x9FC)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align		(0xA10)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align		(0xA20)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align		(0xA30)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align		(0xA50)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align		(0xA5C)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align		(0xA80)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align		(0xA8C)
#define image_1_processing_header_update_length_calc		(0xA98)
#define image_1_processing_done		(0xB2C)
#define image_1_mcast_resolution_common_actions_done		(0xC98)
#define image_1_mcast_exception		(0xF94)
#define image_1_action_nat_ds		(0x1450)
#define image_1_action_nat_us		(0x14F8)
#define image_1_action_ttl_decrement		(0x15A0)
#define image_1_action_gre_remark		(0x161C)
#define image_1_action_exception		(0x1620)
#define image_1_action_dscp_remarking_rule_based		(0x1650)
#define image_1_action_dscp_remarking_flow_based		(0x16C8)
#define image_1_action_outer_pbits_remarking_ds		(0x1740)
#define image_1_action_outer_pbits_remarking_us		(0x17D4)
#define image_1_action_pbits_remarking_rule_based		(0x1868)
#define image_1_action_inner_pbits_remarking_ds		(0x18B8)
#define image_1_action_inner_pbits_remarking_us		(0x194C)
#define image_1_action_pppoe		(0x19E0)
#define image_1_action_dslite		(0x1A1C)
#define image_1_action_l2gre		(0x1C90)
#define image_1_action_default		(0x1C94)
#define image_1_action_vlan_rule_base		(0x1CA0)
#define image_1_action_vlan_iptv		(0x1CB4)
#define image_1_action_tc_to_queue_iptv		(0x1CC0)
#define image_1_action_tc_to_queue_ds_rule_based		(0x1D04)
#define image_1_action_tc_to_queue_us_rule_based		(0x1D48)
#define image_1_action_iptv_exception		(0x1D9C)
#define image_1_action_pbit_to_queue_ds_rule_based		(0x1DA0)
#define image_1_action_pbit_to_queue_us_rule_based		(0x1E0C)
#define image_1_action_pbit_to_gem_us_rule_based		(0x1E78)
#define image_1_action_dei_rule_based		(0x1ED0)
#define image_1_action_no_fwd		(0x1EEC)
#define image_1_action_drop_precedence_rule_based		(0x1F1C)
#define image_1_action_llc_snap_set_len		(0x1FC8)
#define image_1_tcam_cmd_parser_1		(0x2074)
#define image_1_tcam_cmd_parser_2		(0x2080)
#define image_1_tcam_cmd_parser_4		(0x208C)
#define image_1_tcam_cmd_parser_6		(0x2098)
#define image_1_tcam_cmd_parser_8		(0x20B8)
#define image_1_tcam_cmd_packet		(0x20C4)
#define image_1_tcam_cmd_l3_hdr		(0x20D8)
#define image_1_tcam_cmd_l4_hdr		(0x20E8)
#define image_1_tcam_cmd_ingress_port		(0x2140)
#define image_1_tcam_cmd_gem_flow		(0x214C)
#define image_1_tcam_cmd_src_ip		(0x2158)
#define image_1_tcam_cmd_dst_ip		(0x2180)
#define image_1_gpe_cmd_replace_16		(0x2380)
#define image_1_gpe_cmd_replace_32		(0x2388)
#define image_1_gpe_cmd_replace_bits_16		(0x23A0)
#define image_1_gpe_cmd_copy_bits_16		(0x23C0)
#define image_1_gpe_cmd_skip_if		(0x23F0)
#define image_1_gpe_vlan_action_cmd_drop		(0x2410)
#define image_1_gpe_vlan_action_cmd_dscp		(0x2414)
#define image_1_gpe_vlan_action_cmd_mac_hdr_copy		(0x2460)
#define image_1_cpu_mcast_execution_engine_done		(0x34D4)

#endif
