set ::env(PROJECT_NAME) syn2
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/syn2/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/syn2/rtl/syn2.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
