; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-p7:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@assertFunc_1 = internal constant [8 x i8] c"unknown\00"
@assertFile_1 = internal constant [87 x i8] c"/tmp/torchinductor_yxiao986/62/c62mf55x64z3ssx6th5abyhuxsj3lppn3w6iybmasfn7nprrdxpd.py\00"
@assertMessage_1 = internal constant [66 x i8] c"index out of bounds: 0 <= tl.broadcast_to(tmp28, [XBLOCK]) < 8192\00"
@assertFunc_0 = internal constant [8 x i8] c"unknown\00"
@assertFile_0 = internal constant [87 x i8] c"/tmp/torchinductor_yxiao986/62/c62mf55x64z3ssx6th5abyhuxsj3lppn3w6iybmasfn7nprrdxpd.py\00"
@assertMessage_0 = internal constant [66 x i8] c"index out of bounds: 0 <= tl.broadcast_to(tmp10, [XBLOCK]) < 8192\00"

; Function Attrs: noreturn
declare !dbg !5 void @__assertfail(ptr, ptr, i32, ptr, i64) local_unnamed_addr #0

define ptx_kernel void @triton_poi_fused_cat_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4, ptr addrspace(1) readnone captures(none) %5) local_unnamed_addr #1 !dbg !9 {
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !10
  %8 = shl i32 %7, 10, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl nuw nsw i32 %9, 3, !dbg !12
  %11 = and i32 %10, 1016, !dbg !12
  %12 = or disjoint i32 %11, %8, !dbg !13
  %13 = icmp slt i32 %12, %4, !dbg !14
  %14 = sdiv i32 %12, 64, !dbg !15
  %15 = mul i32 %14, 64, !dbg !16
  %.decomposed = sub i32 %12, %15, !dbg !16
  %16 = srem i32 %14, 9, !dbg !17
  %17 = sdiv i32 %12, 576, !dbg !18
  %18 = icmp slt i32 %.decomposed, 32, !dbg !19
  %19 = shl nsw i32 %16, 6, !dbg !20
  %20 = mul i32 %17, 960, !dbg !21
  %21 = add i32 %19, %20, !dbg !22
  %22 = add i32 %21, %.decomposed, !dbg !23
  %23 = sext i32 %22 to i64, !dbg !24
  %24 = getelementptr half, ptr addrspace(1) %0, i64 %23, !dbg !24
  %25 = and i1 %18, %13, !dbg !25
  %26 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %24, i1 %25) #4, !dbg !26
  %27 = sext i32 %17 to i64, !dbg !27
  %28 = getelementptr i64, ptr addrspace(1) %1, i64 %27, !dbg !27
  %29 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %25) #4, !dbg !28
  %30 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %25) #4, !dbg !28
  %31 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %25) #4, !dbg !28
  %32 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %25) #4, !dbg !28
  %33 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %25) #4, !dbg !28
  %34 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %25) #4, !dbg !28
  %35 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %25) #4, !dbg !28
  %36 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %25) #4, !dbg !28
  %37 = lshr i64 %29, 50, !dbg !29
  %38 = and i64 %37, 8192, !dbg !29
  %39 = add i64 %38, %29, !dbg !29
  %40 = icmp ugt i64 %39, 8191, !dbg !30
  %.not1 = and i1 %25, %40, !dbg !31
  br i1 %.not1, label %41, label %42, !dbg !31

41:                                               ; preds = %6
  tail call void @__assertfail(ptr nonnull @assertMessage_0, ptr nonnull @assertFile_0, i32 37, ptr nonnull @assertFunc_0, i64 1), !dbg !31
  unreachable, !dbg !31

42:                                               ; preds = %6
  %43 = sext i32 %.decomposed to i64, !dbg !19
  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !31
  %.idx = shl i64 %39, 7, !dbg !32
  %44 = getelementptr i8, ptr addrspace(1) %2, i64 %.idx, !dbg !32
  %45 = getelementptr half, ptr addrspace(1) %44, i64 %43, !dbg !32
  %46 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %45, i1 %25) #4, !dbg !33
  %47 = or disjoint i32 %19, 32, !dbg !34
  %48 = add i32 %47, %20, !dbg !35
  %49 = add i32 %48, %.decomposed, !dbg !36
  %50 = sext i32 %49 to i64, !dbg !37
  %51 = getelementptr half, ptr addrspace(1) %0, i64 %50, !dbg !37
  %52 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %51, i1 %25) #4, !dbg !38
  %53 = getelementptr i8, ptr addrspace(1) %44, i64 64, !dbg !39
  %54 = getelementptr half, ptr addrspace(1) %53, i64 %43, !dbg !39
  %55 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %54, i1 %25) #4, !dbg !40
  %56 = icmp sgt i32 %.decomposed, 31, !dbg !41
  %57 = add nsw i32 %.decomposed, -32, !dbg !42
  %58 = add i32 %48, %57, !dbg !43
  %59 = sext i32 %58 to i64, !dbg !44
  %60 = getelementptr half, ptr addrspace(1) %0, i64 %59, !dbg !44
  %61 = and i1 %56, %13, !dbg !45
  %62 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %60, i1 %61) #4, !dbg !46
  %63 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %61) #4, !dbg !47
  %64 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %61) #4, !dbg !47
  %65 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %61) #4, !dbg !47
  %66 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %61) #4, !dbg !47
  %67 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %61) #4, !dbg !47
  %68 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %61) #4, !dbg !47
  %69 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %61) #4, !dbg !47
  %70 = tail call i64 asm sideeffect "mov.u64 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b64 { $0 }, [ $1 + 0 ];", "=l,l,b"(ptr addrspace(1) %28, i1 %61) #4, !dbg !47
  %71 = lshr i64 %63, 50, !dbg !48
  %72 = and i64 %71, 8192, !dbg !48
  %73 = add i64 %72, %63, !dbg !48
  %74 = icmp ugt i64 %73, 8191, !dbg !49
  %.not2 = and i1 %61, %74, !dbg !50
  br i1 %.not2, label %75, label %76, !dbg !50

75:                                               ; preds = %42
  tail call void @__assertfail(ptr nonnull @assertMessage_1, ptr nonnull @assertFile_1, i32 55, ptr nonnull @assertFunc_1, i64 1), !dbg !50
  unreachable, !dbg !50

76:                                               ; preds = %42
  %77 = extractvalue { i32, i32, i32, i32 } %62, 3, !dbg !46
  %78 = bitcast i32 %77 to <2 x half>, !dbg !46
  %79 = extractvalue { i32, i32, i32, i32 } %62, 2, !dbg !46
  %80 = bitcast i32 %79 to <2 x half>, !dbg !46
  %81 = extractvalue { i32, i32, i32, i32 } %62, 1, !dbg !46
  %82 = bitcast i32 %81 to <2 x half>, !dbg !46
  %83 = extractvalue { i32, i32, i32, i32 } %62, 0, !dbg !46
  %84 = bitcast i32 %83 to <2 x half>, !dbg !46
  %85 = extractvalue { i32, i32, i32, i32 } %26, 3, !dbg !26
  %86 = bitcast i32 %85 to <2 x half>, !dbg !26
  %87 = extractvalue { i32, i32, i32, i32 } %46, 3, !dbg !33
  %88 = bitcast i32 %87 to <2 x half>, !dbg !33
  %89 = extractvalue { i32, i32, i32, i32 } %52, 3, !dbg !38
  %90 = bitcast i32 %89 to <2 x half>, !dbg !38
  %91 = extractvalue { i32, i32, i32, i32 } %55, 3, !dbg !40
  %92 = bitcast i32 %91 to <2 x half>, !dbg !40
  %93 = extractvalue { i32, i32, i32, i32 } %26, 2, !dbg !26
  %94 = bitcast i32 %93 to <2 x half>, !dbg !26
  %95 = extractvalue { i32, i32, i32, i32 } %46, 2, !dbg !33
  %96 = bitcast i32 %95 to <2 x half>, !dbg !33
  %97 = extractvalue { i32, i32, i32, i32 } %52, 2, !dbg !38
  %98 = bitcast i32 %97 to <2 x half>, !dbg !38
  %99 = extractvalue { i32, i32, i32, i32 } %55, 2, !dbg !40
  %100 = bitcast i32 %99 to <2 x half>, !dbg !40
  %101 = extractvalue { i32, i32, i32, i32 } %26, 1, !dbg !26
  %102 = bitcast i32 %101 to <2 x half>, !dbg !26
  %103 = extractvalue { i32, i32, i32, i32 } %46, 1, !dbg !33
  %104 = bitcast i32 %103 to <2 x half>, !dbg !33
  %105 = extractvalue { i32, i32, i32, i32 } %52, 1, !dbg !38
  %106 = bitcast i32 %105 to <2 x half>, !dbg !38
  %107 = extractvalue { i32, i32, i32, i32 } %55, 1, !dbg !40
  %108 = bitcast i32 %107 to <2 x half>, !dbg !40
  %109 = extractvalue { i32, i32, i32, i32 } %26, 0, !dbg !26
  %110 = bitcast i32 %109 to <2 x half>, !dbg !26
  %111 = extractvalue { i32, i32, i32, i32 } %46, 0, !dbg !33
  %112 = bitcast i32 %111 to <2 x half>, !dbg !33
  %113 = extractvalue { i32, i32, i32, i32 } %52, 0, !dbg !38
  %114 = bitcast i32 %113 to <2 x half>, !dbg !38
  %115 = extractvalue { i32, i32, i32, i32 } %55, 0, !dbg !40
  %116 = bitcast i32 %115 to <2 x half>, !dbg !40
  tail call void @llvm.nvvm.barrier.cta.sync.aligned.all(i32 0), !dbg !50
  %117 = sext i32 %57 to i64, !dbg !51
  %.idx3 = shl i64 %73, 7, !dbg !52
  %118 = getelementptr i8, ptr addrspace(1) %2, i64 %.idx3, !dbg !52
  %119 = getelementptr half, ptr addrspace(1) %118, i64 %117, !dbg !52
  %120 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %119, i1 %61) #4, !dbg !53
  %121 = extractvalue { i32, i32, i32, i32 } %120, 0, !dbg !53
  %122 = bitcast i32 %121 to <2 x half>, !dbg !53
  %123 = extractvalue { i32, i32, i32, i32 } %120, 1, !dbg !53
  %124 = bitcast i32 %123 to <2 x half>, !dbg !53
  %125 = extractvalue { i32, i32, i32, i32 } %120, 2, !dbg !53
  %126 = bitcast i32 %125 to <2 x half>, !dbg !53
  %127 = extractvalue { i32, i32, i32, i32 } %120, 3, !dbg !53
  %128 = bitcast i32 %127 to <2 x half>, !dbg !53
  %129 = add i32 %21, %57, !dbg !54
  %130 = sext i32 %129 to i64, !dbg !55
  %131 = getelementptr half, ptr addrspace(1) %0, i64 %130, !dbg !55
  %132 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %131, i1 %61) #4, !dbg !56
  %133 = extractvalue { i32, i32, i32, i32 } %132, 0, !dbg !56
  %134 = bitcast i32 %133 to <2 x half>, !dbg !56
  %135 = extractvalue { i32, i32, i32, i32 } %132, 1, !dbg !56
  %136 = bitcast i32 %135 to <2 x half>, !dbg !56
  %137 = extractvalue { i32, i32, i32, i32 } %132, 2, !dbg !56
  %138 = bitcast i32 %137 to <2 x half>, !dbg !56
  %139 = extractvalue { i32, i32, i32, i32 } %132, 3, !dbg !56
  %140 = bitcast i32 %139 to <2 x half>, !dbg !56
  %141 = getelementptr i8, ptr addrspace(1) %118, i64 64, !dbg !57
  %142 = getelementptr half, ptr addrspace(1) %141, i64 %117, !dbg !57
  %143 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, $4;\0A\09mov.u32 $1, $5;\0A\09mov.u32 $2, $6;\0A\09mov.u32 $3, $7;\0A\09@$9 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $8 + 0 ];", "=r,=r,=r,=r,r,r,r,r,l,b"(i32 0, i32 0, i32 0, i32 0, ptr addrspace(1) %142, i1 %61) #4, !dbg !58
  %144 = extractvalue { i32, i32, i32, i32 } %143, 0, !dbg !58
  %145 = bitcast i32 %144 to <2 x half>, !dbg !58
  %146 = extractvalue { i32, i32, i32, i32 } %143, 1, !dbg !58
  %147 = bitcast i32 %146 to <2 x half>, !dbg !58
  %148 = extractvalue { i32, i32, i32, i32 } %143, 2, !dbg !58
  %149 = bitcast i32 %148 to <2 x half>, !dbg !58
  %150 = extractvalue { i32, i32, i32, i32 } %143, 3, !dbg !58
  %151 = bitcast i32 %150 to <2 x half>, !dbg !58
  %152 = sext i32 %12 to i64, !dbg !59
  %153 = getelementptr half, ptr addrspace(1) %3, i64 %152, !dbg !59
  %154 = fpext <2 x half> %84 to <2 x float>, !dbg !60
  %155 = fpext <2 x half> %110 to <2 x float>, !dbg !61
  %156 = fpext <2 x half> %112 to <2 x float>, !dbg !62
  %157 = fmul <2 x float> %155, %156, !dbg !63
  %158 = fpext <2 x half> %114 to <2 x float>, !dbg !64
  %159 = fpext <2 x half> %116 to <2 x float>, !dbg !65
  %160 = fmul <2 x float> %158, %159, !dbg !66
  %161 = fsub <2 x float> %157, %160, !dbg !67
  %162 = fpext <2 x half> %122 to <2 x float>, !dbg !68
  %163 = fmul <2 x float> %154, %162, !dbg !69
  %164 = fpext <2 x half> %134 to <2 x float>, !dbg !70
  %165 = fpext <2 x half> %145 to <2 x float>, !dbg !71
  %166 = fmul <2 x float> %164, %165, !dbg !72
  %167 = fadd <2 x float> %163, %166, !dbg !73
  %168 = insertelement <2 x i1> poison, i1 %18, i64 0, !dbg !74
  %169 = shufflevector <2 x i1> %168, <2 x i1> poison, <2 x i32> zeroinitializer, !dbg !74
  %170 = select <2 x i1> %169, <2 x float> %161, <2 x float> %167, !dbg !74
  %171 = fptrunc <2 x float> %170 to <2 x half>, !dbg !75
  %172 = fpext <2 x half> %82 to <2 x float>, !dbg !60
  %173 = fpext <2 x half> %102 to <2 x float>, !dbg !61
  %174 = fpext <2 x half> %104 to <2 x float>, !dbg !62
  %175 = fmul <2 x float> %173, %174, !dbg !63
  %176 = fpext <2 x half> %106 to <2 x float>, !dbg !64
  %177 = fpext <2 x half> %108 to <2 x float>, !dbg !65
  %178 = fmul <2 x float> %176, %177, !dbg !66
  %179 = fsub <2 x float> %175, %178, !dbg !67
  %180 = fpext <2 x half> %124 to <2 x float>, !dbg !68
  %181 = fmul <2 x float> %172, %180, !dbg !69
  %182 = fpext <2 x half> %136 to <2 x float>, !dbg !70
  %183 = fpext <2 x half> %147 to <2 x float>, !dbg !71
  %184 = fmul <2 x float> %182, %183, !dbg !72
  %185 = fadd <2 x float> %181, %184, !dbg !73
  %186 = select <2 x i1> %169, <2 x float> %179, <2 x float> %185, !dbg !74
  %187 = fptrunc <2 x float> %186 to <2 x half>, !dbg !75
  %188 = fpext <2 x half> %80 to <2 x float>, !dbg !60
  %189 = fpext <2 x half> %94 to <2 x float>, !dbg !61
  %190 = fpext <2 x half> %96 to <2 x float>, !dbg !62
  %191 = fmul <2 x float> %189, %190, !dbg !63
  %192 = fpext <2 x half> %98 to <2 x float>, !dbg !64
  %193 = fpext <2 x half> %100 to <2 x float>, !dbg !65
  %194 = fmul <2 x float> %192, %193, !dbg !66
  %195 = fsub <2 x float> %191, %194, !dbg !67
  %196 = fpext <2 x half> %126 to <2 x float>, !dbg !68
  %197 = fmul <2 x float> %188, %196, !dbg !69
  %198 = fpext <2 x half> %138 to <2 x float>, !dbg !70
  %199 = fpext <2 x half> %149 to <2 x float>, !dbg !71
  %200 = fmul <2 x float> %198, %199, !dbg !72
  %201 = fadd <2 x float> %197, %200, !dbg !73
  %202 = select <2 x i1> %169, <2 x float> %195, <2 x float> %201, !dbg !74
  %203 = fptrunc <2 x float> %202 to <2 x half>, !dbg !75
  %204 = fpext <2 x half> %78 to <2 x float>, !dbg !60
  %205 = fpext <2 x half> %86 to <2 x float>, !dbg !61
  %206 = fpext <2 x half> %88 to <2 x float>, !dbg !62
  %207 = fmul <2 x float> %205, %206, !dbg !63
  %208 = fpext <2 x half> %90 to <2 x float>, !dbg !64
  %209 = fpext <2 x half> %92 to <2 x float>, !dbg !65
  %210 = fmul <2 x float> %208, %209, !dbg !66
  %211 = fsub <2 x float> %207, %210, !dbg !67
  %212 = fpext <2 x half> %128 to <2 x float>, !dbg !68
  %213 = fmul <2 x float> %204, %212, !dbg !69
  %214 = fpext <2 x half> %140 to <2 x float>, !dbg !70
  %215 = fpext <2 x half> %151 to <2 x float>, !dbg !71
  %216 = fmul <2 x float> %214, %215, !dbg !72
  %217 = fadd <2 x float> %213, %216, !dbg !73
  %218 = select <2 x i1> %169, <2 x float> %211, <2 x float> %217, !dbg !74
  %219 = fptrunc <2 x float> %218 to <2 x half>, !dbg !75
  %220 = bitcast <2 x half> %171 to i32, !dbg !75
  %221 = bitcast <2 x half> %187 to i32, !dbg !75
  %222 = bitcast <2 x half> %203 to i32, !dbg !75
  %223 = bitcast <2 x half> %219 to i32, !dbg !75
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %220, i32 %221, i32 %222, i32 %223, ptr addrspace(1) %153, i1 %13) #4, !dbg !75
  ret void, !dbg !76
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 2147483647) i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef range(i32 0, 1024) i32 @llvm.nvvm.read.ptx.sreg.tid.x() #2

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier.cta.sync.aligned.all(i32) #3

attributes #0 = { noreturn }
attributes #1 = { "nvvm.reqntid"="128" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #3 = { convergent nocallback nounwind }
attributes #4 = { nounwind }

!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!2, !3}
!llvm.ident = !{!4}

!0 = distinct !DICompileUnit(language: DW_LANG_C, file: !1, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!1 = !DIFile(filename: "c62mf55x64z3ssx6th5abyhuxsj3lppn3w6iybmasfn7nprrdxpd.py", directory: "/tmp/torchinductor_yxiao986/62")
!2 = !{i32 2, !"Debug Info Version", i32 3}
!3 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!4 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!5 = !DISubprogram(name: "__assertfail", linkageName: "__assertfail", scope: !6, file: !6, type: !7, spFlags: DISPFlagOptimized)
!6 = !DIFile(filename: "<unknown>", directory: "")
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = distinct !DISubprogram(name: "triton_poi_fused_cat_3", linkageName: "triton_poi_fused_cat_3", scope: !1, file: !1, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !0)
!10 = !DILocation(line: 19, column: 28, scope: !9)
!11 = !DILocation(line: 19, column: 33, scope: !9)
!12 = !DILocation(line: 20, column: 36, scope: !9)
!13 = !DILocation(line: 20, column: 23, scope: !9)
!14 = !DILocation(line: 21, column: 21, scope: !9)
!15 = !DILocation(line: 23, column: 21, scope: !9)
!16 = !DILocation(line: 22, column: 19, scope: !9)
!17 = !DILocation(line: 23, column: 27, scope: !9)
!18 = !DILocation(line: 24, column: 19, scope: !9)
!19 = !DILocation(line: 30, column: 18, scope: !9)
!20 = !DILocation(line: 31, column: 33, scope: !9)
!21 = !DILocation(line: 31, column: 42, scope: !9)
!22 = !DILocation(line: 31, column: 38, scope: !9)
!23 = !DILocation(line: 31, column: 48, scope: !9)
!24 = !DILocation(line: 31, column: 30, scope: !9)
!25 = !DILocation(line: 31, column: 61, scope: !9)
!26 = !DILocation(line: 31, column: 54, scope: !9)
!27 = !DILocation(line: 32, column: 30, scope: !9)
!28 = !DILocation(line: 32, column: 35, scope: !9)
!29 = !DILocation(line: 36, column: 33, scope: !9)
!30 = !DILocation(line: 37, column: 65, scope: !9)
!31 = !DILocation(line: 37, column: 126, scope: !9)
!32 = !DILocation(line: 38, column: 31, scope: !9)
!33 = !DILocation(line: 38, column: 49, scope: !9)
!34 = !DILocation(line: 40, column: 36, scope: !9)
!35 = !DILocation(line: 40, column: 44, scope: !9)
!36 = !DILocation(line: 40, column: 54, scope: !9)
!37 = !DILocation(line: 40, column: 31, scope: !9)
!38 = !DILocation(line: 40, column: 60, scope: !9)
!39 = !DILocation(line: 41, column: 31, scope: !9)
!40 = !DILocation(line: 41, column: 54, scope: !9)
!41 = !DILocation(line: 46, column: 20, scope: !9)
!42 = !DILocation(line: 49, column: 62, scope: !9)
!43 = !DILocation(line: 49, column: 54, scope: !9)
!44 = !DILocation(line: 49, column: 31, scope: !9)
!45 = !DILocation(line: 49, column: 76, scope: !9)
!46 = !DILocation(line: 49, column: 68, scope: !9)
!47 = !DILocation(line: 50, column: 36, scope: !9)
!48 = !DILocation(line: 54, column: 35, scope: !9)
!49 = !DILocation(line: 55, column: 65, scope: !9)
!50 = !DILocation(line: 55, column: 127, scope: !9)
!51 = !DILocation(line: 56, column: 43, scope: !9)
!52 = !DILocation(line: 56, column: 31, scope: !9)
!53 = !DILocation(line: 56, column: 57, scope: !9)
!54 = !DILocation(line: 58, column: 49, scope: !9)
!55 = !DILocation(line: 58, column: 31, scope: !9)
!56 = !DILocation(line: 58, column: 63, scope: !9)
!57 = !DILocation(line: 59, column: 31, scope: !9)
!58 = !DILocation(line: 59, column: 62, scope: !9)
!59 = !DILocation(line: 65, column: 25, scope: !9)
!60 = !DILocation(line: 49, column: 127, scope: !9)
!61 = !DILocation(line: 31, column: 112, scope: !9)
!62 = !DILocation(line: 38, column: 107, scope: !9)
!63 = !DILocation(line: 39, column: 19, scope: !9)
!64 = !DILocation(line: 40, column: 118, scope: !9)
!65 = !DILocation(line: 41, column: 112, scope: !9)
!66 = !DILocation(line: 42, column: 20, scope: !9)
!67 = !DILocation(line: 43, column: 20, scope: !9)
!68 = !DILocation(line: 56, column: 116, scope: !9)
!69 = !DILocation(line: 57, column: 20, scope: !9)
!70 = !DILocation(line: 58, column: 122, scope: !9)
!71 = !DILocation(line: 59, column: 121, scope: !9)
!72 = !DILocation(line: 60, column: 20, scope: !9)
!73 = !DILocation(line: 61, column: 20, scope: !9)
!74 = !DILocation(line: 0, scope: !9)
!75 = !DILocation(line: 65, column: 37, scope: !9)
!76 = !DILocation(line: 65, column: 4, scope: !9)
