#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 20 15:27:57 2018
# Process ID: 15564
# Current directory: D:/PANDA/Study/VE270/HW/HW5/HW5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1364 D:\PANDA\Study\VE270\HW\HW5\HW5\HW5.xpr
# Log file: D:/PANDA/Study/VE270/HW/HW5/HW5/vivado.log
# Journal file: D:/PANDA/Study/VE270/HW/HW5/HW5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q2test.v
set_property is_enabled false [get_files  D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q5.v]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q2.v]
export_ip_user_files -of_objects  [get_files D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q5test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q5test.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Q5test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Q5test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q2test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q2test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 66a8a6c98fd04f84b42002b75e7374d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q5test_behav xil_defaultlib.Q5test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Q5test_behav -key {Behavioral:sim_1:Functional:Q5test} -tclbatch {Q5test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Q5test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Q5test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 932.848 ; gain = 19.422
export_ip_user_files -of_objects  [get_files D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q2test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q2test.v
set_property is_enabled false [get_files  D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q2.v]
set_property is_enabled true [get_files  D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q3.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q3test.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Q3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Q3_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 66a8a6c98fd04f84b42002b75e7374d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q3_behav xil_defaultlib.Q3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Q3
Compiling module xil_defaultlib.glbl
Built simulation snapshot Q3_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim/xsim.dir/Q3_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim/xsim.dir/Q3_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 15:32:01 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 15:32:01 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 945.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Q3_behav -key {Behavioral:sim_1:Functional:Q3} -tclbatch {Q3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Q3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Q3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 955.086 ; gain = 9.898
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Q3test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Q3test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 66a8a6c98fd04f84b42002b75e7374d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q3test_behav xil_defaultlib.Q3test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Q3test_behav -key {Behavioral:sim_1:Functional:Q3test} -tclbatch {Q3test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Q3test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Q3test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property is_enabled false [get_files  D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q3test.v]
export_ip_user_files -of_objects  [get_files D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q3test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q3test.v
set_property is_enabled false [get_files  D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q3.v]
set_property is_enabled true [get_files  D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q4.v]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q4test.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Q4test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Q4test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 66a8a6c98fd04f84b42002b75e7374d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q4test_behav xil_defaultlib.Q4test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Q4test_behav -key {Behavioral:sim_1:Functional:Q4test} -tclbatch {Q4test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Q4test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Q4test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q4.v]
export_ip_user_files -of_objects  [get_files D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q4test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q4test.v
add_files -norecurse D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q1.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q1test.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Q1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Q1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 66a8a6c98fd04f84b42002b75e7374d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q1_behav xil_defaultlib.Q1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Q1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Q1_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim/xsim.dir/Q1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim/xsim.dir/Q1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 15:37:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 15:37:19 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 982.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Q1_behav -key {Behavioral:sim_1:Functional:Q1} -tclbatch {Q1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Q1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Q1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 991.027 ; gain = 8.582
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Q1test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Q1test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q1
WARNING: [VRFC 10-965] invalid size of integer constant literal [D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sources_1/new/Q1.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.srcs/sim_1/new/Q1test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q1test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 66a8a6c98fd04f84b42002b75e7374d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Q1test_behav xil_defaultlib.Q1test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Q1
Compiling module xil_defaultlib.Q1test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Q1test_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim/xsim.dir/Q1test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim/xsim.dir/Q1test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 20 15:38:56 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 20 15:38:56 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PANDA/Study/VE270/HW/HW5/HW5/HW5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Q1test_behav -key {Behavioral:sim_1:Functional:Q1test} -tclbatch {Q1test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Q1test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Q1test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1011.094 ; gain = 8.770
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.832 ; gain = 0.000
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.832 ; gain = 0.000
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.832 ; gain = 0.000
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 20 15:40:49 2018...
