
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../source/top.v;  hierarchy 	-libdir ../source/clk  	-libdir ../source/dds  	-libdir ../source/fifo 	-libdir ../source/i2s  	-libdir ../source/midi  	-libdir ../source/ram  	-libdir ../source/uart;	synth_ice40 -noflatten; 	write_blif fpga-audio.blif; 	write_json fpga-audio.json;' --

1. Executing Verilog-2005 frontend: ../source/top.v
Parsing Verilog input from `../source/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing Verilog-2005 frontend: ../source/uart/uart_tx.v
Parsing Verilog input from `../source/uart/uart_tx.v' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.
Parameter \CLK_RATE = 24576000

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \CLK_RATE = 24576000
Generating RTLIL representation for module `$paramod\uart_tx\CLK_RATE=24576000'.

2.3. Executing Verilog-2005 frontend: ../source/uart/uart_rx.v
Parsing Verilog input from `../source/uart/uart_rx.v' to AST representation.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.
Parameter \CLK_RATE = 24576000

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \CLK_RATE = 24576000
Generating RTLIL representation for module `$paramod\uart_rx\CLK_RATE=24576000'.

2.5. Executing Verilog-2005 frontend: ../source/clk/pll.v
Parsing Verilog input from `../source/clk/pll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: ../source/i2s/i2s_tx.v
Parsing Verilog input from `../source/i2s/i2s_tx.v' to AST representation.
Generating RTLIL representation for module `\i2s_tx'.
Successfully finished Verilog frontend.
Parameter \DAT_WDTH = 24
Parameter \WS_RATE = 48000
Parameter \SCK_RATE = 3072000
Parameter \CLK_RATE = 24576000

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s_tx'.
Parameter \DAT_WDTH = 24
Parameter \WS_RATE = 48000
Parameter \SCK_RATE = 3072000
Parameter \CLK_RATE = 24576000
Generating RTLIL representation for module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.

2.8. Executing Verilog-2005 frontend: ../source/midi/midi_fsm.v
Parsing Verilog input from `../source/midi/midi_fsm.v' to AST representation.
Generating RTLIL representation for module `\midi_fsm'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: ../source/dds/dds.v
Parsing Verilog input from `../source/dds/dds.v' to AST representation.
Generating RTLIL representation for module `\dds'.
Successfully finished Verilog frontend.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\dds'.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4
Generating RTLIL representation for module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4
Found cached RTLIL representation for module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.

2.11. Executing Verilog-2005 frontend: ../source/dds/sine_lookup.v
Parsing Verilog input from `../source/dds/sine_lookup.v' to AST representation.
Generating RTLIL representation for module `\sine_lookup'.
Successfully finished Verilog frontend.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4

2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\sine_lookup'.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4
Generating RTLIL representation for module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.

2.13. Executing Verilog-2005 frontend: ../source/dds/note_lookup.v
Parsing Verilog input from `../source/dds/note_lookup.v' to AST representation.
Generating RTLIL representation for module `\note_lookup'.
Successfully finished Verilog frontend.
Parameter \DATA_WDTH = 16
Parameter \ADDR_WDTH = 7

2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\note_lookup'.
Parameter \DATA_WDTH = 16
Parameter \ADDR_WDTH = 7
Generating RTLIL representation for module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Parameter \DATA_WDTH = 24
Parameter \ADDR_WDTH = 12
Parameter \CNTR_WDTH = 4
Found cached RTLIL representation for module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Parameter \DATA_WDTH = 16
Parameter \ADDR_WDTH = 7
Found cached RTLIL representation for module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Warning: Resizing cell port top.midi_fsm_u1.velocity_values from 14 bits to 28 bits.
Warning: Resizing cell port top.midi_fsm_u1.note_values from 14 bits to 28 bits.

3. Executing SYNTH_ICE40 pass.

3.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

3.2. Executing HIERARCHY pass (managing design hierarchy).

3.2.1. Finding top of design hierarchy..
root of   0 design levels: $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7
root of   0 design levels: note_lookup         
root of   0 design levels: $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
root of   0 design levels: sine_lookup         
root of   1 design levels: $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
root of   1 design levels: dds                 
root of   0 design levels: midi_fsm            
root of   0 design levels: $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
root of   0 design levels: i2s_tx              
root of   1 design levels: pll                 
root of   0 design levels: $paramod\uart_rx\CLK_RATE=24576000
root of   0 design levels: uart_rx             
root of   0 design levels: $paramod\uart_tx\CLK_RATE=24576000
root of   0 design levels: uart_tx             
root of   2 design levels: top                 
Automatically selected top as design top module.

3.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\uart_tx\CLK_RATE=24576000
Used module:     $paramod\uart_rx\CLK_RATE=24576000
Used module:     \pll
Used module:     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
Used module:     \midi_fsm
Used module:     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7

3.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\uart_tx\CLK_RATE=24576000
Used module:     $paramod\uart_rx\CLK_RATE=24576000
Used module:     \pll
Used module:     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
Used module:     \midi_fsm
Used module:     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7
Removing unused module `\note_lookup'.
Removing unused module `\sine_lookup'.
Removing unused module `\dds'.
Removing unused module `\i2s_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\uart_tx'.
Removed 6 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$proc$../source/dds/note_lookup.v:0$220'.
Removing empty process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:0$212'.
Cleaned up 0 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$../source/midi/midi_fsm.v:82$167 in module midi_fsm.
Marked 1 switch rules as full_case in process $proc$../source/i2s/i2s_tx.v:64$138 in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Marked 1 switch rules as full_case in process $proc$../source/i2s/i2s_tx.v:49$131 in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Marked 1 switch rules as full_case in process $proc$../source/i2s/i2s_tx.v:37$125 in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Marked 2 switch rules as full_case in process $proc$../source/uart/uart_rx.v:43$86 in module $paramod\uart_rx\CLK_RATE=24576000.
Marked 2 switch rules as full_case in process $proc$../source/uart/uart_tx.v:34$44 in module $paramod\uart_tx\CLK_RATE=24576000.
Removed a total of 0 dead cases.

3.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 38 assignments to connections.

3.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:18$186'.
  Set init value: \sine_lookup = 16'0000000000000000
Found init rule in `\midi_fsm.$proc$../source/midi/midi_fsm.v:34$178'.
  Set init value: \one_hot_reg = 2'00
Found init rule in `\midi_fsm.$proc$../source/midi/midi_fsm.v:32$177'.
  Set init value: \note_val_reg = 7'0000000
Found init rule in `\midi_fsm.$proc$../source/midi/midi_fsm.v:22$176'.
  Set init value: \midi_fsm_state = 2'00
Found init rule in `\midi_fsm.$proc$../source/midi/midi_fsm.v:17$175'.
  Set init value: \midi_fsm_msg = 3'000
Found init rule in `\midi_fsm.$proc$../source/midi/midi_fsm.v:0$174'.
  Set init value: \velocity_values = 28'0000000000000000000000000000
Found init rule in `\midi_fsm.$proc$../source/midi/midi_fsm.v:0$173'.
  Set init value: \note_values = 28'0000000000000000000000000000
Found init rule in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:34$148'.
  Set init value: \ws_counter = 5'00000
Found init rule in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:29$147'.
  Set init value: \sck_counter = 2'00
Found init rule in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$146'.
  Set init value: \ws = 1'0
Found init rule in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$145'.
  Set init value: \sck = 1'0
Found init rule in `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:35$100'.
  Set init value: \rx_reg = 4'1111
Found init rule in `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:32$99'.
  Set init value: \serial_counter = 12'100111111111
Found init rule in `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:20$98'.
  Set init value: \state = 5'00000
Found init rule in `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:31$68'.
  Set init value: \serial_counter = 12'100111111111
Found init rule in `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:19$67'.
  Set init value: \state = 2'00

3.3.5. Executing PROC_ARST pass (detect async resets in processes).

3.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$proc$../source/dds/note_lookup.v:15$217'.
Creating decoders for process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:32$209'.
Creating decoders for process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:28$208'.
Creating decoders for process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:27$205'.
Creating decoders for process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:18$186'.
Creating decoders for process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:14$185'.
Creating decoders for process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:37$183'.
     1/1: $0\sine_lookup[15:0]
Creating decoders for process `\midi_fsm.$proc$../source/midi/midi_fsm.v:34$178'.
Creating decoders for process `\midi_fsm.$proc$../source/midi/midi_fsm.v:32$177'.
Creating decoders for process `\midi_fsm.$proc$../source/midi/midi_fsm.v:22$176'.
Creating decoders for process `\midi_fsm.$proc$../source/midi/midi_fsm.v:17$175'.
Creating decoders for process `\midi_fsm.$proc$../source/midi/midi_fsm.v:0$174'.
Creating decoders for process `\midi_fsm.$proc$../source/midi/midi_fsm.v:0$173'.
Creating decoders for process `\midi_fsm.$proc$../source/midi/midi_fsm.v:82$167'.
     1/6: $0\one_hot_reg[1:0]
     2/6: $0\note_val_reg[6:0]
     3/6: $0\midi_fsm_state[1:0]
     4/6: $0\midi_fsm_msg[2:0]
     5/6: $0\velocity_values[27:0]
     6/6: $0\note_values[27:0]
Creating decoders for process `\midi_fsm.$proc$../source/midi/midi_fsm.v:70$162'.
Creating decoders for process `\midi_fsm.$proc$../source/midi/midi_fsm.v:54$154'.
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:34$148'.
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:29$147'.
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$146'.
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$145'.
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$138'.
     1/3: $0\left_buff[23:0]
     2/3: $0\right_buff[23:0]
     3/3: $0\sd[0:0]
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$131'.
     1/2: $0\ws_counter[4:0]
     2/2: $0\ws[0:0]
Creating decoders for process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$125'.
     1/2: $0\sck[0:0]
     2/2: $0\sck_counter[1:0]
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:35$100'.
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:32$99'.
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:20$98'.
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$86'.
     1/4: $0\serial_counter[11:0]
     2/4: $0\shift_counter[2:0]
     3/4: $0\shift_register[7:0]
     4/4: $0\state[4:0]
Creating decoders for process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:38$85'.
Creating decoders for process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:31$68'.
Creating decoders for process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:19$67'.
Creating decoders for process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$44'.
     1/4: $0\serial_counter[11:0]
     2/4: $0\shift_counter[2:0]
     3/4: $0\shift_register[7:0]
     4/4: $0\state[1:0]
Creating decoders for process `\top.$proc$../source/top.v:169$14'.
Creating decoders for process `\top.$proc$../source/top.v:154$9'.
     1/1: $0\led5[0:0]

3.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\sine_addr_inv' from process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:27$205'.
No latch inferred for signal `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\note_lookup' from process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:14$185'.
No latch inferred for signal `\midi_fsm.\next_note_values' from process `\midi_fsm.$proc$../source/midi/midi_fsm.v:70$162'.
No latch inferred for signal `\midi_fsm.\next_velocity_values' from process `\midi_fsm.$proc$../source/midi/midi_fsm.v:70$162'.
No latch inferred for signal `\midi_fsm.\i' from process `\midi_fsm.$proc$../source/midi/midi_fsm.v:70$162'.
No latch inferred for signal `\midi_fsm.\compare_val' from process `\midi_fsm.$proc$../source/midi/midi_fsm.v:54$154'.
No latch inferred for signal `\midi_fsm.\note_val' from process `\midi_fsm.$proc$../source/midi/midi_fsm.v:54$154'.
No latch inferred for signal `\midi_fsm.\one_hot' from process `\midi_fsm.$proc$../source/midi/midi_fsm.v:54$154'.
No latch inferred for signal `\midi_fsm.\i' from process `\midi_fsm.$proc$../source/midi/midi_fsm.v:54$154'.
No latch inferred for signal `\top.\led1' from process `\top.$proc$../source/top.v:169$14'.
No latch inferred for signal `\top.\led2' from process `\top.$proc$../source/top.v:169$14'.
No latch inferred for signal `\top.\led3' from process `\top.$proc$../source/top.v:169$14'.
No latch inferred for signal `\top.\led4' from process `\top.$proc$../source/top.v:169$14'.

3.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.\note_value' using process `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$proc$../source/dds/note_lookup.v:15$217'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\sine_data' using process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:32$209'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\delayed_sine_neg' using process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:28$208'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\sine' using process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:37$183'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\step_size' using process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:37$183'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.\sine_lookup' using process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:37$183'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\midi_fsm.\note_values' using process `\midi_fsm.$proc$../source/midi/midi_fsm.v:82$167'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\midi_fsm.\velocity_values' using process `\midi_fsm.$proc$../source/midi/midi_fsm.v:82$167'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\midi_fsm.\midi_fsm_msg' using process `\midi_fsm.$proc$../source/midi/midi_fsm.v:82$167'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `\midi_fsm.\midi_fsm_state' using process `\midi_fsm.$proc$../source/midi/midi_fsm.v:82$167'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `\midi_fsm.\note_val_reg' using process `\midi_fsm.$proc$../source/midi/midi_fsm.v:82$167'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\midi_fsm.\one_hot_reg' using process `\midi_fsm.$proc$../source/midi/midi_fsm.v:82$167'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\sd' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$138'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\right_buff' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$138'.
  created $dff cell `$procdff$732' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\left_buff' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$138'.
  created $dff cell `$procdff$733' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\ws' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$131'.
  created $dff cell `$procdff$734' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\ws_counter' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$131'.
  created $dff cell `$procdff$735' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\sck' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$125'.
  created $dff cell `$procdff$736' with positive edge clock.
Creating register for signal `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.\sck_counter' using process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$125'.
  created $dff cell `$procdff$737' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\state' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$86'.
  created $dff cell `$procdff$738' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\shift_register' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$86'.
  created $dff cell `$procdff$739' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\shift_counter' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$86'.
  created $dff cell `$procdff$740' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\serial_counter' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$86'.
  created $dff cell `$procdff$741' with positive edge clock.
Creating register for signal `$paramod\uart_rx\CLK_RATE=24576000.\rx_reg' using process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:38$85'.
  created $dff cell `$procdff$742' with positive edge clock.
Creating register for signal `$paramod\uart_tx\CLK_RATE=24576000.\state' using process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$44'.
  created $dff cell `$procdff$743' with positive edge clock.
Creating register for signal `$paramod\uart_tx\CLK_RATE=24576000.\shift_register' using process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$44'.
  created $dff cell `$procdff$744' with positive edge clock.
Creating register for signal `$paramod\uart_tx\CLK_RATE=24576000.\shift_counter' using process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$44'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `$paramod\uart_tx\CLK_RATE=24576000.\serial_counter' using process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$44'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\top.\led5' using process `\top.$proc$../source/top.v:154$9'.
  created $dff cell `$procdff$747' with positive edge clock.

3.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$proc$../source/dds/note_lookup.v:15$217'.
Removing empty process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:32$209'.
Removing empty process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:28$208'.
Removing empty process `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/sine_lookup.v:27$205'.
Removing empty process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:18$186'.
Removing empty process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:14$185'.
Found and cleaned up 1 empty switch in `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:37$183'.
Removing empty process `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$proc$../source/dds/dds.v:37$183'.
Removing empty process `midi_fsm.$proc$../source/midi/midi_fsm.v:34$178'.
Removing empty process `midi_fsm.$proc$../source/midi/midi_fsm.v:32$177'.
Removing empty process `midi_fsm.$proc$../source/midi/midi_fsm.v:22$176'.
Removing empty process `midi_fsm.$proc$../source/midi/midi_fsm.v:17$175'.
Removing empty process `midi_fsm.$proc$../source/midi/midi_fsm.v:0$174'.
Removing empty process `midi_fsm.$proc$../source/midi/midi_fsm.v:0$173'.
Found and cleaned up 4 empty switches in `\midi_fsm.$proc$../source/midi/midi_fsm.v:82$167'.
Removing empty process `midi_fsm.$proc$../source/midi/midi_fsm.v:82$167'.
Removing empty process `midi_fsm.$proc$../source/midi/midi_fsm.v:70$162'.
Removing empty process `midi_fsm.$proc$../source/midi/midi_fsm.v:54$154'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:34$148'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:29$147'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$146'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:0$145'.
Found and cleaned up 3 empty switches in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$138'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:64$138'.
Found and cleaned up 2 empty switches in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$131'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:49$131'.
Found and cleaned up 1 empty switch in `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$125'.
Removing empty process `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$proc$../source/i2s/i2s_tx.v:37$125'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:35$100'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:32$99'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:20$98'.
Found and cleaned up 7 empty switches in `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$86'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:43$86'.
Removing empty process `$paramod\uart_rx\CLK_RATE=24576000.$proc$../source/uart/uart_rx.v:38$85'.
Removing empty process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:31$68'.
Removing empty process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:19$67'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$44'.
Removing empty process `$paramod\uart_tx\CLK_RATE=24576000.$proc$../source/uart/uart_tx.v:34$44'.
Removing empty process `top.$proc$../source/top.v:169$14'.
Found and cleaned up 1 empty switch in `\top.$proc$../source/top.v:154$9'.
Removing empty process `top.$proc$../source/top.v:154$9'.
Cleaned up 25 empty switches.

3.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module midi_fsm.
<suppressed ~3 debug messages>
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~4 debug messages>
Optimizing module pll.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~6 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~12 debug messages>
Optimizing module top.
<suppressed ~11 debug messages>

3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 142 unused wires.
<suppressed ~14 debug messages>

3.6. Executing CHECK pass (checking for obvious problems).
checking module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
checking module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
checking module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
checking module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
checking module $paramod\uart_rx\CLK_RATE=24576000..
checking module $paramod\uart_tx\CLK_RATE=24576000..
checking module midi_fsm..
checking module pll..
checking module top..
Warning: Wire top.\note_value_4 [6] is used but has no driver.
Warning: Wire top.\note_value_4 [5] is used but has no driver.
Warning: Wire top.\note_value_4 [4] is used but has no driver.
Warning: Wire top.\note_value_4 [3] is used but has no driver.
Warning: Wire top.\note_value_4 [2] is used but has no driver.
Warning: Wire top.\note_value_4 [1] is used but has no driver.
Warning: Wire top.\note_value_4 [0] is used but has no driver.
Warning: Wire top.\note_value_3 [6] is used but has no driver.
Warning: Wire top.\note_value_3 [5] is used but has no driver.
Warning: Wire top.\note_value_3 [4] is used but has no driver.
Warning: Wire top.\note_value_3 [3] is used but has no driver.
Warning: Wire top.\note_value_3 [2] is used but has no driver.
Warning: Wire top.\note_value_3 [1] is used but has no driver.
Warning: Wire top.\note_value_3 [0] is used but has no driver.
found and reported 14 problems.

3.7. Executing OPT pass (performing simple optimizations).

3.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
<suppressed ~42 debug messages>
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 23 cells.

3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$../source/uart/uart_rx.v:83$95.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \midi_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 1 multiplexer ports.
<suppressed ~26 debug messages>

3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \midi_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~4 debug messages>

3.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.7.9. Rerunning OPT passes. (Maybe there is more to do..)

3.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \midi_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \midi_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.7.16. Finished OPT passes. (There is nothing left to do.)

3.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:42$128 ($sub).
Removed top 30 bits (of 32) from port Y of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:42$128 ($sub).
Removed top 31 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:55$134 ($sub).
Removed top 27 bits (of 32) from port Y of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:55$134 ($sub).
Removed top 28 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$lt$../source/i2s/i2s_tx.v:74$139 ($lt).
Removed top 28 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:77$140 ($sub).
Removed top 26 bits (of 32) from port Y of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:77$140 ($sub).
Removed top 26 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$shiftx$../source/i2s/i2s_tx.v:0$141 ($shiftx).
Removed top 26 bits (of 32) from port B of cell $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$shiftx$../source/i2s/i2s_tx.v:0$143 ($shiftx).
Removed top 30 bits (of 32) from wire $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:42$128_Y.
Removed top 27 bits (of 32) from wire $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$sub$../source/i2s/i2s_tx.v:55$134_Y.
Removed top 25 address bits (of 32) from memory init port $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.$meminit$\rom$../source/dds/note_lookup.v:0$219 (rom).
Removed top 22 address bits (of 32) from memory init port $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$meminit$\rom$../source/dds/sine_lookup.v:0$211 (rom).
Removed top 8 bits (of 32) from port A of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$not$../source/dds/sine_lookup.v:25$201 ($not).
Removed top 31 bits (of 32) from port B of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$add$../source/dds/sine_lookup.v:25$202 ($add).
Removed top 8 bits (of 32) from mux cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$ternary$../source/dds/sine_lookup.v:25$204 ($mux).
Removed top 8 bits (of 32) from port Y of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$add$../source/dds/sine_lookup.v:25$202 ($add).
Removed top 8 bits (of 32) from port A of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$add$../source/dds/sine_lookup.v:25$202 ($add).
Removed top 8 bits (of 32) from port Y of cell $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$not$../source/dds/sine_lookup.v:25$201 ($not).
Removed top 8 bits (of 32) from wire $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$add$../source/dds/sine_lookup.v:25$202_Y.
Removed top 9 bits (of 32) from wire $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$not$../source/dds/sine_lookup.v:25$201_Y.
Removed top 31 bits (of 32) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:51$88 ($sub).
Removed top 20 bits (of 32) from port Y of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:51$88 ($sub).
Removed top 2 bits (of 3) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$eq$../source/uart/uart_rx.v:58$89 ($eq).
Removed top 1 bits (of 2) from mux cell $paramod\uart_rx\CLK_RATE=24576000.$ternary$../source/uart/uart_rx.v:75$91 ($mux).
Removed top 31 bits (of 32) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:76$93 ($sub).
Removed top 28 bits (of 32) from port Y of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:76$93 ($sub).
Removed top 29 bits (of 32) from mux cell $paramod\uart_rx\CLK_RATE=24576000.$ternary$../source/uart/uart_rx.v:76$94 ($mux).
Removed top 3 bits (of 5) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$procmux$654_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$procmux$670_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell $paramod\uart_rx\CLK_RATE=24576000.$procmux$676_CMP0 ($eq).
Removed top 1 bits (of 4) from port Y of cell $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:76$93 ($sub).
Removed top 20 bits (of 32) from wire $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:51$88_Y.
Removed top 29 bits (of 32) from wire $paramod\uart_rx\CLK_RATE=24576000.$sub$../source/uart/uart_rx.v:76$93_Y.
Removed top 29 bits (of 32) from wire $paramod\uart_rx\CLK_RATE=24576000.$ternary$../source/uart/uart_rx.v:76$94_Y.
Removed top 31 bits (of 32) from port B of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:40$47 ($sub).
Removed top 20 bits (of 32) from port Y of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:40$47 ($sub).
Removed top 1 bits (of 2) from mux cell $paramod\uart_tx\CLK_RATE=24576000.$ternary$../source/uart/uart_tx.v:63$49 ($mux).
Removed top 31 bits (of 32) from port B of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:64$51 ($sub).
Removed top 28 bits (of 32) from port Y of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:64$51 ($sub).
Removed top 29 bits (of 32) from mux cell $paramod\uart_tx\CLK_RATE=24576000.$ternary$../source/uart/uart_tx.v:64$52 ($mux).
Removed top 29 bits (of 32) from mux cell $paramod\uart_tx\CLK_RATE=24576000.$ternary$../source/uart/uart_tx.v:72$58 ($mux).
Removed top 1 bits (of 2) from port B of cell $paramod\uart_tx\CLK_RATE=24576000.$procmux$713_CMP0 ($eq).
Removed top 1 bits (of 4) from port Y of cell $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:64$51 ($sub).
Removed top 20 bits (of 32) from wire $paramod\uart_tx\CLK_RATE=24576000.$sub$../source/uart/uart_tx.v:40$47_Y.
Removed top 1 bits (of 2) from port B of cell midi_fsm.$eq$../source/midi/midi_fsm.v:87$171 ($eq).
Removed top 2 bits (of 24) from port A of cell top.$add$../source/top.v:51$3 ($add).
Removed top 2 bits (of 24) from port B of cell top.$add$../source/top.v:51$3 ($add).
Removed top 1 bits (of 24) from port Y of cell top.$add$../source/top.v:51$3 ($add).

3.9. Executing PEEPOPT pass (run peephole optimizers).

3.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~4 debug messages>

3.11. Executing SHARE pass (SAT-based resource sharing).

3.12. Executing TECHMAP pass (map to technology primitives).

3.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx:
  creating $macc model for $sub$../source/i2s/i2s_tx.v:42$128 ($sub).
  creating $macc model for $sub$../source/i2s/i2s_tx.v:55$134 ($sub).
  creating $macc model for $sub$../source/i2s/i2s_tx.v:77$140 ($sub).
  creating $alu model for $macc $sub$../source/i2s/i2s_tx.v:77$140.
  creating $alu model for $macc $sub$../source/i2s/i2s_tx.v:55$134.
  creating $alu model for $macc $sub$../source/i2s/i2s_tx.v:42$128.
  creating $alu model for $lt$../source/i2s/i2s_tx.v:74$139 ($lt): new $alu
  creating $alu cell for $lt$../source/i2s/i2s_tx.v:74$139: $auto$alumacc.cc:485:replace_alu$757
  creating $alu cell for $sub$../source/i2s/i2s_tx.v:42$128: $auto$alumacc.cc:485:replace_alu$768
  creating $alu cell for $sub$../source/i2s/i2s_tx.v:55$134: $auto$alumacc.cc:485:replace_alu$771
  creating $alu cell for $sub$../source/i2s/i2s_tx.v:77$140: $auto$alumacc.cc:485:replace_alu$774
  created 4 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4:
  creating $macc model for $add$../source/dds/dds.v:42$184 ($add).
  creating $alu model for $macc $add$../source/dds/dds.v:42$184.
  creating $alu cell for $add$../source/dds/dds.v:42$184: $auto$alumacc.cc:485:replace_alu$777
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4:
  creating $macc model for $add$../source/dds/sine_lookup.v:25$202 ($add).
  creating $alu model for $macc $add$../source/dds/sine_lookup.v:25$202.
  creating $alu cell for $add$../source/dds/sine_lookup.v:25$202: $auto$alumacc.cc:485:replace_alu$780
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\uart_rx\CLK_RATE=24576000:
  creating $macc model for $sub$../source/uart/uart_rx.v:51$88 ($sub).
  creating $macc model for $sub$../source/uart/uart_rx.v:76$93 ($sub).
  creating $alu model for $macc $sub$../source/uart/uart_rx.v:76$93.
  creating $alu model for $macc $sub$../source/uart/uart_rx.v:51$88.
  creating $alu cell for $sub$../source/uart/uart_rx.v:51$88: $auto$alumacc.cc:485:replace_alu$783
  creating $alu cell for $sub$../source/uart/uart_rx.v:76$93: $auto$alumacc.cc:485:replace_alu$786
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\uart_tx\CLK_RATE=24576000:
  creating $macc model for $sub$../source/uart/uart_tx.v:40$47 ($sub).
  creating $macc model for $sub$../source/uart/uart_tx.v:64$51 ($sub).
  creating $alu model for $macc $sub$../source/uart/uart_tx.v:64$51.
  creating $alu model for $macc $sub$../source/uart/uart_tx.v:40$47.
  creating $alu cell for $sub$../source/uart/uart_tx.v:40$47: $auto$alumacc.cc:485:replace_alu$789
  creating $alu cell for $sub$../source/uart/uart_tx.v:64$51: $auto$alumacc.cc:485:replace_alu$792
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module midi_fsm:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module pll:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$../source/top.v:51$3 ($add).
  creating $alu model for $macc $add$../source/top.v:51$3.
  creating $alu cell for $add$../source/top.v:51$3: $auto$alumacc.cc:485:replace_alu$795
  created 1 $alu and 0 $macc cells.

3.16. Executing OPT pass (performing simple optimizations).

3.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~1 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 1 cells.

3.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \midi_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \midi_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.16.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

3.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.16.9. Rerunning OPT passes. (Maybe there is more to do..)

3.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \midi_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \midi_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.16.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.16.16. Finished OPT passes. (There is nothing left to do.)

3.17. Executing FSM pass (extract and optimize FSM).

3.17.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod\uart_rx\CLK_RATE=24576000.state as FSM state register:
    Register has an initialization value.
Not marking $paramod\uart_tx\CLK_RATE=24576000.state as FSM state register:
    Register has an initialization value.
Not marking midi_fsm.midi_fsm_state as FSM state register:
    Register has an initialization value.

3.17.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.17.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.17.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.17.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.17.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.17.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY pass.

3.19.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.19.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memrd$\rom$../source/dds/note_lookup.v:16$218' in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7': merged data $dff to cell.
Checking cell `$memrd$\rom$../source/dds/sine_lookup.v:33$210' in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4': merged data $dff to cell.

3.19.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

3.19.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.19.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\rom' in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7':
  $meminit$\rom$../source/dds/note_lookup.v:0$219 ($meminit)
  $memrd$\rom$../source/dds/note_lookup.v:16$218 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\rom' in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4':
  $meminit$\rom$../source/dds/sine_lookup.v:0$211 ($meminit)
  $memrd$\rom$../source/dds/sine_lookup.v:33$210 ($memrd)

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.21. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.rom:
  Properties: ports=1 bits=2048 rports=1 wports=0 dbits=16 abits=7 words=128
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=128 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=128 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=128 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=384 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=896 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1920 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=384 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=896 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1920 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=384 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=896 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1920 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=25, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=1, acells=1
    Selected rule 1.1 with efficiency 50.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: rom.0.0.0
Processing $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.rom:
  Properties: ports=1 bits=24576 rports=1 wports=0 dbits=24 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=75
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=75
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=75
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=75
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=12, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=6, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=6, acells=2
    Efficiency for rule 1.1: efficiency=75, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: rom.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: rom.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: rom.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: rom.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: rom.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: rom.5.0.0

3.22. Executing TECHMAP pass (map to technology primitives).

3.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

3.22.2. Continuing TECHMAP pass.
Using template $paramod$e60413b1145b04c505ac31ef8d07167bbec45fbe\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$57a205f237f67d25f4eb041c3fea76288088f4f1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$708869f4acf3d18afffc320c4738e82f023f9ed5\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6b9f15ab716c5546615db0f6f9d0793095e0a1b2\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$25967e0114e41bde094bbb4d569bb887acf2f751\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f757cb0785142f9cf219c475229062996548755f\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a7428817fca5d7fedc12f4930684c47b03aff92b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$04df1e44ae594a1d77f0dc9d3c474675297b9daa\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6974b6d2bcf91a0ca9a07890a95f0482e4bff26a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c254c6b2b2980726c620641ab553e6b92543054b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$7faea0c0a6e1e154c47a45065a161bd45d8cb218\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6150c7322fc317501a9acdec43a21db177329f87\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d34432ff7d1689a672d82c5e98f773bc31dab1a4\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$e72a81241743dc040600401b0436798814dd8394\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~472 debug messages>

3.23. Executing ICE40_BRAMINIT pass.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
<suppressed ~6 debug messages>
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~46 debug messages>
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~1 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~1 debug messages>
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.
<suppressed ~9 debug messages>

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 3 unused cells and 174 unused wires.
<suppressed ~8 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.26. Executing OPT pass (performing simple optimizations).

3.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \midi_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
    Consolidated identical input bits for $mux cell $ternary$../source/uart/uart_tx.v:71$55:
      Old ports: A=2'11, B=2'00, Y=$ternary$../source/uart/uart_tx.v:71$55_Y
      New ports: A=1'1, B=1'0, Y=$ternary$../source/uart/uart_tx.v:71$55_Y [0]
      New connections: $ternary$../source/uart/uart_tx.v:71$55_Y [1] = $ternary$../source/uart/uart_tx.v:71$55_Y [0]
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \midi_fsm.
    Consolidated identical input bits for $mux cell $procmux$584:
      Old ports: A=2'00, B=2'10, Y=$procmux$584_Y
      New ports: A=1'0, B=1'1, Y=$procmux$584_Y [1]
      New connections: $procmux$584_Y [0] = 1'0
  Optimizing cells in module \midi_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 2 changes.

3.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.26.9. Rerunning OPT passes. (Maybe there is more to do..)

3.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_rx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\uart_tx\CLK_RATE=24576000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \midi_fsm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pll..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~26 debug messages>

3.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Optimizing cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
  Optimizing cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
  Optimizing cells in module $paramod\uart_rx\CLK_RATE=24576000.
  Optimizing cells in module $paramod\uart_tx\CLK_RATE=24576000.
  Optimizing cells in module \midi_fsm.
  Optimizing cells in module \pll.
  Optimizing cells in module \top.
Performed a total of 0 changes.

3.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.26.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.26.16. Finished OPT passes. (There is nothing left to do.)

3.27. Executing ICE40_WRAPCARRY pass (wrap carries).

3.28. Executing TECHMAP pass (map to technology primitives).

3.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

3.28.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=22\B_WIDTH=22\Y_WIDTH=23 for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod$3f0ecdef151918fd9eeba2cfb7a02da1018df760\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod$d7435f80cc257d933cdf8fb2120ccd97e9a19d21\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$8ac8a4949991d46abddac886049bdb67ffd2ac0e\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$023186f8ed31e89dc1e5b4c6d259e028485372eb\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$2d03ba234b20dfc6980d10af12ca9f536dd049d2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:c08d05912d1e39f5af2283514e07ff6555712512$paramod$55a1d5b5334d04c89e63505d16368e03d94dee57\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=24\Y_WIDTH=24 for cells of type $alu.
No more expansions possible.
<suppressed ~890 debug messages>

3.29. Executing OPT pass (performing simple optimizations).

3.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~56 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~16 debug messages>
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~73 debug messages>
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~127 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~79 debug messages>
Optimizing module midi_fsm.
<suppressed ~129 debug messages>
Optimizing module pll.
Optimizing module top.
<suppressed ~23 debug messages>

3.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
<suppressed ~27 debug messages>
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
<suppressed ~12 debug messages>
Finding identical cells in module `\midi_fsm'.
<suppressed ~3 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 21 cells.

3.29.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 115 unused cells and 434 unused wires.
<suppressed ~123 debug messages>

3.29.5. Finished fast OPT passes.

3.30. Executing ICE40_OPT pass (performing simple optimizations).

3.30.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$757.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$757.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$771.slice[0].carry: CO=\ws_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$774.slice[0].carry: CO=\ws_counter [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$774.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$774.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$auto$alumacc.cc:485:replace_alu$780.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$780.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\uart_rx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$783.slice[0].carry: CO=\serial_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\uart_rx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$786.slice[0].carry: CO=\shift_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\uart_tx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$789.slice[0].carry: CO=\serial_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) $paramod\uart_tx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$792.slice[0].carry: CO=\shift_counter [0]

3.30.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~4 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
<suppressed ~3 debug messages>
Optimizing module pll.
Optimizing module top.

3.30.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

3.30.6. Rerunning OPT passes. (Removed registers in this run.)

3.30.7. Running ICE40 specific optimizations.

3.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.30.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.30.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.30.12. Finished OPT passes. (There is nothing left to do.)

3.31. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2213 to $_DFFE_PP_ for $0\sd[0:0] -> \sd.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2214 to $_DFFE_PP_ for $0\right_buff[23:0] [0] -> \right_buff [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2215 to $_DFFE_PP_ for $0\right_buff[23:0] [1] -> \right_buff [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2216 to $_DFFE_PP_ for $0\right_buff[23:0] [2] -> \right_buff [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2217 to $_DFFE_PP_ for $0\right_buff[23:0] [3] -> \right_buff [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2218 to $_DFFE_PP_ for $0\right_buff[23:0] [4] -> \right_buff [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2219 to $_DFFE_PP_ for $0\right_buff[23:0] [5] -> \right_buff [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2220 to $_DFFE_PP_ for $0\right_buff[23:0] [6] -> \right_buff [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2221 to $_DFFE_PP_ for $0\right_buff[23:0] [7] -> \right_buff [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2222 to $_DFFE_PP_ for $0\right_buff[23:0] [8] -> \right_buff [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2223 to $_DFFE_PP_ for $0\right_buff[23:0] [9] -> \right_buff [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2224 to $_DFFE_PP_ for $0\right_buff[23:0] [10] -> \right_buff [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2225 to $_DFFE_PP_ for $0\right_buff[23:0] [11] -> \right_buff [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2226 to $_DFFE_PP_ for $0\right_buff[23:0] [12] -> \right_buff [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2227 to $_DFFE_PP_ for $0\right_buff[23:0] [13] -> \right_buff [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2228 to $_DFFE_PP_ for $0\right_buff[23:0] [14] -> \right_buff [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2229 to $_DFFE_PP_ for $0\right_buff[23:0] [15] -> \right_buff [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2230 to $_DFFE_PP_ for $0\right_buff[23:0] [16] -> \right_buff [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2231 to $_DFFE_PP_ for $0\right_buff[23:0] [17] -> \right_buff [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2232 to $_DFFE_PP_ for $0\right_buff[23:0] [18] -> \right_buff [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2233 to $_DFFE_PP_ for $0\right_buff[23:0] [19] -> \right_buff [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2234 to $_DFFE_PP_ for $0\right_buff[23:0] [20] -> \right_buff [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2235 to $_DFFE_PP_ for $0\right_buff[23:0] [21] -> \right_buff [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2236 to $_DFFE_PP_ for $0\right_buff[23:0] [22] -> \right_buff [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2237 to $_DFFE_PP_ for $0\right_buff[23:0] [23] -> \right_buff [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2238 to $_DFFE_PP_ for $0\left_buff[23:0] [0] -> \left_buff [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2239 to $_DFFE_PP_ for $0\left_buff[23:0] [1] -> \left_buff [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2240 to $_DFFE_PP_ for $0\left_buff[23:0] [2] -> \left_buff [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2241 to $_DFFE_PP_ for $0\left_buff[23:0] [3] -> \left_buff [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2242 to $_DFFE_PP_ for $0\left_buff[23:0] [4] -> \left_buff [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2243 to $_DFFE_PP_ for $0\left_buff[23:0] [5] -> \left_buff [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2244 to $_DFFE_PP_ for $0\left_buff[23:0] [6] -> \left_buff [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2245 to $_DFFE_PP_ for $0\left_buff[23:0] [7] -> \left_buff [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2246 to $_DFFE_PP_ for $0\left_buff[23:0] [8] -> \left_buff [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2247 to $_DFFE_PP_ for $0\left_buff[23:0] [9] -> \left_buff [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2248 to $_DFFE_PP_ for $0\left_buff[23:0] [10] -> \left_buff [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2249 to $_DFFE_PP_ for $0\left_buff[23:0] [11] -> \left_buff [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2250 to $_DFFE_PP_ for $0\left_buff[23:0] [12] -> \left_buff [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2251 to $_DFFE_PP_ for $0\left_buff[23:0] [13] -> \left_buff [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2252 to $_DFFE_PP_ for $0\left_buff[23:0] [14] -> \left_buff [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2253 to $_DFFE_PP_ for $0\left_buff[23:0] [15] -> \left_buff [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2254 to $_DFFE_PP_ for $0\left_buff[23:0] [16] -> \left_buff [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2255 to $_DFFE_PP_ for $0\left_buff[23:0] [17] -> \left_buff [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2256 to $_DFFE_PP_ for $0\left_buff[23:0] [18] -> \left_buff [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2257 to $_DFFE_PP_ for $0\left_buff[23:0] [19] -> \left_buff [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2258 to $_DFFE_PP_ for $0\left_buff[23:0] [20] -> \left_buff [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2259 to $_DFFE_PP_ for $0\left_buff[23:0] [21] -> \left_buff [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2260 to $_DFFE_PP_ for $0\left_buff[23:0] [22] -> \left_buff [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2261 to $_DFFE_PP_ for $0\left_buff[23:0] [23] -> \left_buff [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2262 to $_DFFE_PP_ for $0\ws[0:0] -> \ws.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2263 to $_DFFE_PP_ for $0\ws_counter[4:0] [0] -> \ws_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2264 to $_DFFE_PP_ for $0\ws_counter[4:0] [1] -> \ws_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2265 to $_DFFE_PP_ for $0\ws_counter[4:0] [2] -> \ws_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2266 to $_DFFE_PP_ for $0\ws_counter[4:0] [3] -> \ws_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2267 to $_DFFE_PP_ for $0\ws_counter[4:0] [4] -> \ws_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2268 to $_DFFE_PP_ for $0\sck[0:0] -> \sck.
Transforming FF to FF+Enable cells in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2487 to $_DFFE_PP_ for $0\sine_lookup[15:0] [0] -> \sine_lookup [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2488 to $_DFFE_PP_ for $0\sine_lookup[15:0] [1] -> \sine_lookup [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2489 to $_DFFE_PP_ for $0\sine_lookup[15:0] [2] -> \sine_lookup [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2490 to $_DFFE_PP_ for $0\sine_lookup[15:0] [3] -> \sine_lookup [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2491 to $_DFFE_PP_ for $0\sine_lookup[15:0] [4] -> \sine_lookup [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2492 to $_DFFE_PP_ for $0\sine_lookup[15:0] [5] -> \sine_lookup [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2493 to $_DFFE_PP_ for $0\sine_lookup[15:0] [6] -> \sine_lookup [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2494 to $_DFFE_PP_ for $0\sine_lookup[15:0] [7] -> \sine_lookup [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2495 to $_DFFE_PP_ for $0\sine_lookup[15:0] [8] -> \sine_lookup [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2496 to $_DFFE_PP_ for $0\sine_lookup[15:0] [9] -> \sine_lookup [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2497 to $_DFFE_PP_ for $0\sine_lookup[15:0] [10] -> \sine_lookup [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2498 to $_DFFE_PP_ for $0\sine_lookup[15:0] [11] -> \sine_lookup [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2499 to $_DFFE_PP_ for $0\sine_lookup[15:0] [12] -> \sine_lookup [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2500 to $_DFFE_PP_ for $0\sine_lookup[15:0] [13] -> \sine_lookup [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2501 to $_DFFE_PP_ for $0\sine_lookup[15:0] [14] -> \sine_lookup [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2502 to $_DFFE_PP_ for $0\sine_lookup[15:0] [15] -> \sine_lookup [15].
Transforming FF to FF+Enable cells in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7:
Transforming FF to FF+Enable cells in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4:
Transforming FF to FF+Enable cells in module $paramod\uart_rx\CLK_RATE=24576000:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1930 to $_DFFE_PP_ for $0\state[4:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1931 to $_DFFE_PP_ for $0\state[4:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1932 to $_DFFE_PP_ for $0\state[4:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1933 to $_DFFE_PP_ for $0\state[4:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1934 to $_DFFE_PP_ for $0\state[4:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1935 to $_DFFE_PP_ for $0\shift_register[7:0] [0] -> \shift_register [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1936 to $_DFFE_PP_ for $0\shift_register[7:0] [1] -> \shift_register [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1937 to $_DFFE_PP_ for $0\shift_register[7:0] [2] -> \shift_register [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1938 to $_DFFE_PP_ for $0\shift_register[7:0] [3] -> \shift_register [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1939 to $_DFFE_PP_ for $0\shift_register[7:0] [4] -> \shift_register [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1940 to $_DFFE_PP_ for $0\shift_register[7:0] [5] -> \shift_register [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1941 to $_DFFE_PP_ for $0\shift_register[7:0] [6] -> \shift_register [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1942 to $_DFFE_PP_ for $0\shift_register[7:0] [7] -> \shift_register [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1943 to $_DFFE_PP_ for $0\shift_counter[2:0] [0] -> \shift_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1944 to $_DFFE_PP_ for $0\shift_counter[2:0] [1] -> \shift_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1945 to $_DFFE_PP_ for $0\shift_counter[2:0] [2] -> \shift_counter [2].
Transforming FF to FF+Enable cells in module $paramod\uart_tx\CLK_RATE=24576000:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1582 to $_DFFE_PP_ for $0\state[1:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1583 to $_DFFE_PP_ for $0\state[1:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1584 to $_DFFE_PP_ for $0\shift_register[7:0] [0] -> \shift_register [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1585 to $_DFFE_PP_ for $0\shift_register[7:0] [1] -> \shift_register [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1586 to $_DFFE_PP_ for $0\shift_register[7:0] [2] -> \shift_register [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1587 to $_DFFE_PP_ for $0\shift_register[7:0] [3] -> \shift_register [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1588 to $_DFFE_PP_ for $0\shift_register[7:0] [4] -> \shift_register [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1589 to $_DFFE_PP_ for $0\shift_register[7:0] [5] -> \shift_register [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1590 to $_DFFE_PP_ for $0\shift_register[7:0] [6] -> \shift_register [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1591 to $_DFFE_PP_ for $0\shift_register[7:0] [7] -> \shift_register [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1592 to $_DFFE_PP_ for $0\shift_counter[2:0] [0] -> \shift_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1593 to $_DFFE_PP_ for $0\shift_counter[2:0] [1] -> \shift_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1594 to $_DFFE_PP_ for $0\shift_counter[2:0] [2] -> \shift_counter [2].
Transforming FF to FF+Enable cells in module midi_fsm:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1368 to $_DFFE_PP_ for $0\note_values[27:0] [0] -> \note_values [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1369 to $_DFFE_PP_ for $0\note_values[27:0] [1] -> \note_values [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1370 to $_DFFE_PP_ for $0\note_values[27:0] [2] -> \note_values [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1371 to $_DFFE_PP_ for $0\note_values[27:0] [3] -> \note_values [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1372 to $_DFFE_PP_ for $0\note_values[27:0] [4] -> \note_values [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1373 to $_DFFE_PP_ for $0\note_values[27:0] [5] -> \note_values [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1374 to $_DFFE_PP_ for $0\note_values[27:0] [6] -> \note_values [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1375 to $_DFFE_PP_ for $0\note_values[27:0] [7] -> \note_values [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1376 to $_DFFE_PP_ for $0\note_values[27:0] [8] -> \note_values [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1377 to $_DFFE_PP_ for $0\note_values[27:0] [9] -> \note_values [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1378 to $_DFFE_PP_ for $0\note_values[27:0] [10] -> \note_values [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1379 to $_DFFE_PP_ for $0\note_values[27:0] [11] -> \note_values [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1380 to $_DFFE_PP_ for $0\note_values[27:0] [12] -> \note_values [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1381 to $_DFFE_PP_ for $0\note_values[27:0] [13] -> \note_values [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1382 to $_DFFE_PP_ for $0\note_values[27:0] [14] -> \note_values [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1383 to $_DFFE_PP_ for $0\note_values[27:0] [15] -> \note_values [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1384 to $_DFFE_PP_ for $0\note_values[27:0] [16] -> \note_values [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1385 to $_DFFE_PP_ for $0\note_values[27:0] [17] -> \note_values [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1386 to $_DFFE_PP_ for $0\note_values[27:0] [18] -> \note_values [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1387 to $_DFFE_PP_ for $0\note_values[27:0] [19] -> \note_values [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1388 to $_DFFE_PP_ for $0\note_values[27:0] [20] -> \note_values [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1389 to $_DFFE_PP_ for $0\note_values[27:0] [21] -> \note_values [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1390 to $_DFFE_PP_ for $0\note_values[27:0] [22] -> \note_values [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1391 to $_DFFE_PP_ for $0\note_values[27:0] [23] -> \note_values [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1392 to $_DFFE_PP_ for $0\note_values[27:0] [24] -> \note_values [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1393 to $_DFFE_PP_ for $0\note_values[27:0] [25] -> \note_values [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1394 to $_DFFE_PP_ for $0\note_values[27:0] [26] -> \note_values [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1395 to $_DFFE_PP_ for $0\note_values[27:0] [27] -> \note_values [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1396 to $_DFFE_PP_ for $0\velocity_values[27:0] [0] -> \velocity_values [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1397 to $_DFFE_PP_ for $0\velocity_values[27:0] [1] -> \velocity_values [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1398 to $_DFFE_PP_ for $0\velocity_values[27:0] [2] -> \velocity_values [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1399 to $_DFFE_PP_ for $0\velocity_values[27:0] [3] -> \velocity_values [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1400 to $_DFFE_PP_ for $0\velocity_values[27:0] [4] -> \velocity_values [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1401 to $_DFFE_PP_ for $0\velocity_values[27:0] [5] -> \velocity_values [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1402 to $_DFFE_PP_ for $0\velocity_values[27:0] [6] -> \velocity_values [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1403 to $_DFFE_PP_ for $0\velocity_values[27:0] [7] -> \velocity_values [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1404 to $_DFFE_PP_ for $0\velocity_values[27:0] [8] -> \velocity_values [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1405 to $_DFFE_PP_ for $0\velocity_values[27:0] [9] -> \velocity_values [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1406 to $_DFFE_PP_ for $0\velocity_values[27:0] [10] -> \velocity_values [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1407 to $_DFFE_PP_ for $0\velocity_values[27:0] [11] -> \velocity_values [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1408 to $_DFFE_PP_ for $0\velocity_values[27:0] [12] -> \velocity_values [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1409 to $_DFFE_PP_ for $0\velocity_values[27:0] [13] -> \velocity_values [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1410 to $_DFFE_PP_ for $0\velocity_values[27:0] [14] -> \velocity_values [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1411 to $_DFFE_PP_ for $0\velocity_values[27:0] [15] -> \velocity_values [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1412 to $_DFFE_PP_ for $0\velocity_values[27:0] [16] -> \velocity_values [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1413 to $_DFFE_PP_ for $0\velocity_values[27:0] [17] -> \velocity_values [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1414 to $_DFFE_PP_ for $0\velocity_values[27:0] [18] -> \velocity_values [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1415 to $_DFFE_PP_ for $0\velocity_values[27:0] [19] -> \velocity_values [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1416 to $_DFFE_PP_ for $0\velocity_values[27:0] [20] -> \velocity_values [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1417 to $_DFFE_PP_ for $0\velocity_values[27:0] [21] -> \velocity_values [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1418 to $_DFFE_PP_ for $0\velocity_values[27:0] [22] -> \velocity_values [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1419 to $_DFFE_PP_ for $0\velocity_values[27:0] [23] -> \velocity_values [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1420 to $_DFFE_PP_ for $0\velocity_values[27:0] [24] -> \velocity_values [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1421 to $_DFFE_PP_ for $0\velocity_values[27:0] [25] -> \velocity_values [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1422 to $_DFFE_PP_ for $0\velocity_values[27:0] [26] -> \velocity_values [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1423 to $_DFFE_PP_ for $0\velocity_values[27:0] [27] -> \velocity_values [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1424 to $_DFFE_PP_ for $0\midi_fsm_msg[2:0] [0] -> \midi_fsm_msg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1427 to $_DFFE_PP_ for $0\midi_fsm_state[1:0] [0] -> \midi_fsm_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1428 to $_DFFE_PP_ for $0\midi_fsm_state[1:0] [1] -> \midi_fsm_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1429 to $_DFFE_PP_ for $0\note_val_reg[6:0] [0] -> \note_val_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1430 to $_DFFE_PP_ for $0\note_val_reg[6:0] [1] -> \note_val_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1431 to $_DFFE_PP_ for $0\note_val_reg[6:0] [2] -> \note_val_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1432 to $_DFFE_PP_ for $0\note_val_reg[6:0] [3] -> \note_val_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1433 to $_DFFE_PP_ for $0\note_val_reg[6:0] [4] -> \note_val_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1434 to $_DFFE_PP_ for $0\note_val_reg[6:0] [5] -> \note_val_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1435 to $_DFFE_PP_ for $0\note_val_reg[6:0] [6] -> \note_val_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1436 to $_DFFE_PP_ for $0\one_hot_reg[1:0] [0] -> \one_hot_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1437 to $_DFFE_PP_ for $0\one_hot_reg[1:0] [1] -> \one_hot_reg [1].
Transforming FF to FF+Enable cells in module pll:
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$919 to $_DFFE_PP_ for $0\led5[0:0] -> \led5.

3.32. Executing TECHMAP pass (map to technology primitives).

3.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

3.32.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~241 debug messages>

3.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~115 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~32 debug messages>
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~56 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~26 debug messages>
Optimizing module midi_fsm.
<suppressed ~1042 debug messages>
Optimizing module pll.
Optimizing module top.
<suppressed ~2 debug messages>

3.34. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$771.slice[0].carry ($lut).
Mapping $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.$auto$alumacc.cc:485:replace_alu$774.slice[0].carry ($lut).
Mapping $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.$auto$alumacc.cc:485:replace_alu$780.slice[0].carry ($lut).
Mapping $paramod\uart_rx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$783.slice[0].carry ($lut).
Mapping $paramod\uart_rx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$786.slice[0].carry ($lut).
Mapping $paramod\uart_tx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$792.slice[0].carry ($lut).
Mapping $paramod\uart_tx\CLK_RATE=24576000.$auto$alumacc.cc:485:replace_alu$789.slice[0].carry ($lut).

3.35. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2270 (SB_DFF): \sck_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2269 (SB_DFF): \sck_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2262 (SB_DFFE): \ws = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2264 (SB_DFFE): \ws_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2265 (SB_DFFE): \ws_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2266 (SB_DFFE): \ws_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2263 (SB_DFFE): \ws_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2268 (SB_DFFE): \sck = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2267 (SB_DFFE): \ws_counter [4] = 0
Handling FF init values in $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2487 (SB_DFFE): \sine_lookup [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2502 (SB_DFFE): \sine_lookup [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2488 (SB_DFFE): \sine_lookup [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2489 (SB_DFFE): \sine_lookup [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2490 (SB_DFFE): \sine_lookup [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2491 (SB_DFFE): \sine_lookup [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2492 (SB_DFFE): \sine_lookup [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2493 (SB_DFFE): \sine_lookup [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2494 (SB_DFFE): \sine_lookup [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2495 (SB_DFFE): \sine_lookup [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2496 (SB_DFFE): \sine_lookup [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2497 (SB_DFFE): \sine_lookup [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2498 (SB_DFFE): \sine_lookup [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2499 (SB_DFFE): \sine_lookup [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2500 (SB_DFFE): \sine_lookup [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2501 (SB_DFFE): \sine_lookup [14] = 0
Handling FF init values in $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Handling FF init values in $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Handling FF init values in $paramod\uart_rx\CLK_RATE=24576000.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1957 (SB_DFF): \serial_counter [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1958 (SB_DFF): \rx_reg [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1930 (SB_DFFE): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1931 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1932 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1933 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1934 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1947 (SB_DFF): \serial_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1948 (SB_DFF): \serial_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1949 (SB_DFF): \serial_counter [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1950 (SB_DFF): \serial_counter [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1951 (SB_DFF): \serial_counter [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1952 (SB_DFF): \serial_counter [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1953 (SB_DFF): \serial_counter [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1954 (SB_DFF): \serial_counter [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1955 (SB_DFF): \serial_counter [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1956 (SB_DFF): \serial_counter [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1959 (SB_DFF): \rx_reg [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1960 (SB_DFF): \rx_reg [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1961 (SB_DFF): \rx_reg [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1946 (SB_DFF): \serial_counter [0] = 1
Handling FF init values in $paramod\uart_tx\CLK_RATE=24576000.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1606 (SB_DFF): \serial_counter [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1595 (SB_DFF): \serial_counter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1582 (SB_DFFE): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1583 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1596 (SB_DFF): \serial_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1597 (SB_DFF): \serial_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1598 (SB_DFF): \serial_counter [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1599 (SB_DFF): \serial_counter [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1600 (SB_DFF): \serial_counter [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1601 (SB_DFF): \serial_counter [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1602 (SB_DFF): \serial_counter [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1603 (SB_DFF): \serial_counter [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1604 (SB_DFF): \serial_counter [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1605 (SB_DFF): \serial_counter [10] = 0
Handling FF init values in midi_fsm.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1437 (SB_DFFE): \one_hot_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1436 (SB_DFFE): \one_hot_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1369 (SB_DFFE): \note_values [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1370 (SB_DFFE): \note_values [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1371 (SB_DFFE): \note_values [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1372 (SB_DFFE): \note_values [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1373 (SB_DFFE): \note_values [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1374 (SB_DFFE): \note_values [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1375 (SB_DFFE): \note_values [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1376 (SB_DFFE): \note_values [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1377 (SB_DFFE): \note_values [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1378 (SB_DFFE): \note_values [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1379 (SB_DFFE): \note_values [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1380 (SB_DFFE): \note_values [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1381 (SB_DFFE): \note_values [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1382 (SB_DFFE): \note_values [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1383 (SB_DFFE): \note_values [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1384 (SB_DFFE): \note_values [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1385 (SB_DFFE): \note_values [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1386 (SB_DFFE): \note_values [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1387 (SB_DFFE): \note_values [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1388 (SB_DFFE): \note_values [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1389 (SB_DFFE): \note_values [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1390 (SB_DFFE): \note_values [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1391 (SB_DFFE): \note_values [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1392 (SB_DFFE): \note_values [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1393 (SB_DFFE): \note_values [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1394 (SB_DFFE): \note_values [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1368 (SB_DFFE): \note_values [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1395 (SB_DFFE): \note_values [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1397 (SB_DFFE): \velocity_values [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1398 (SB_DFFE): \velocity_values [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1399 (SB_DFFE): \velocity_values [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1400 (SB_DFFE): \velocity_values [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1401 (SB_DFFE): \velocity_values [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1402 (SB_DFFE): \velocity_values [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1403 (SB_DFFE): \velocity_values [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1404 (SB_DFFE): \velocity_values [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1405 (SB_DFFE): \velocity_values [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1406 (SB_DFFE): \velocity_values [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1407 (SB_DFFE): \velocity_values [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1408 (SB_DFFE): \velocity_values [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1409 (SB_DFFE): \velocity_values [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1410 (SB_DFFE): \velocity_values [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1411 (SB_DFFE): \velocity_values [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1412 (SB_DFFE): \velocity_values [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1413 (SB_DFFE): \velocity_values [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1414 (SB_DFFE): \velocity_values [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1415 (SB_DFFE): \velocity_values [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1416 (SB_DFFE): \velocity_values [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1417 (SB_DFFE): \velocity_values [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1418 (SB_DFFE): \velocity_values [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1419 (SB_DFFE): \velocity_values [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1420 (SB_DFFE): \velocity_values [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1421 (SB_DFFE): \velocity_values [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1422 (SB_DFFE): \velocity_values [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1396 (SB_DFFE): \velocity_values [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1424 (SB_DFFE): \midi_fsm_msg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1423 (SB_DFFE): \velocity_values [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1427 (SB_DFFE): \midi_fsm_state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1428 (SB_DFFE): \midi_fsm_state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1430 (SB_DFFE): \note_val_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1431 (SB_DFFE): \note_val_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1432 (SB_DFFE): \note_val_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1433 (SB_DFFE): \note_val_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1434 (SB_DFFE): \note_val_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1429 (SB_DFFE): \note_val_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1435 (SB_DFFE): \note_val_reg [6] = 0
Handling FF init values in pll.
Handling FF init values in top.

3.36. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
  Merging $auto$simplemap.cc:277:simplemap_mux$2150 (A=1'1, B=$auto$wreduce.cc:460:run$748 [1], S=$auto$simplemap.cc:168:logic_reduce$2154) into $auto$simplemap.cc:420:simplemap_dff$2270 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2112 (A=1'0, B=$ternary$../source/i2s/i2s_tx.v:77$144_Y, S=$auto$rtlil.cc:1933:Or$765) into $auto$simplemap.cc:420:simplemap_dff$2213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2149 (A=1'1, B=$auto$rtlil.cc:2060:NotGate$2698, S=$auto$simplemap.cc:168:logic_reduce$2154) into $auto$simplemap.cc:420:simplemap_dff$2269 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2080 (A=1'1, B=$auto$wreduce.cc:460:run$749 [1], S=$auto$simplemap.cc:168:logic_reduce$2168) into $auto$simplemap.cc:420:simplemap_dff$2264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2081 (A=1'1, B=$auto$wreduce.cc:460:run$749 [2], S=$auto$simplemap.cc:168:logic_reduce$2168) into $auto$simplemap.cc:420:simplemap_dff$2265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2082 (A=1'1, B=$auto$wreduce.cc:460:run$749 [3], S=$auto$simplemap.cc:168:logic_reduce$2168) into $auto$simplemap.cc:420:simplemap_dff$2266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2079 (A=1'1, B=$auto$simplemap.cc:309:simplemap_lut$8228, S=$auto$simplemap.cc:168:logic_reduce$2168) into $auto$simplemap.cc:420:simplemap_dff$2263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$2083 (A=1'1, B=$auto$wreduce.cc:460:run$749 [4], S=$auto$simplemap.cc:168:logic_reduce$2168) into $auto$simplemap.cc:420:simplemap_dff$2267 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\uart_rx\CLK_RATE=24576000.
  Merging $auto$simplemap.cc:277:simplemap_mux$1830 (A=1'0, B=$procmux$644_Y [9], S=$auto$simplemap.cc:168:logic_reduce$1752) into $auto$simplemap.cc:420:simplemap_dff$1955 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1831 (A=1'1, B=$procmux$644_Y [10], S=$auto$simplemap.cc:168:logic_reduce$1752) into $auto$simplemap.cc:420:simplemap_dff$1956 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in $paramod\uart_tx\CLK_RATE=24576000.
  Merging $auto$simplemap.cc:277:simplemap_mux$1522 (A=$auto$wreduce.cc:460:run$755 [9], B=1'0, S=$logic_or$../source/uart/uart_tx.v:37$46_Y) into $auto$simplemap.cc:420:simplemap_dff$1604 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$1523 (A=$auto$wreduce.cc:460:run$755 [10], B=1'0, S=$logic_or$../source/uart/uart_tx.v:37$46_Y) into $auto$simplemap.cc:420:simplemap_dff$1605 (SB_DFF).
Merging set/reset $_MUX_ cells into SB_FFs in midi_fsm.
  Merging $auto$simplemap.cc:277:simplemap_mux$1138 (A=$eq$../source/midi/midi_fsm.v:87$171_Y, B=1'0, S=$logic_and$../source/midi/midi_fsm.v:84$170_Y) into $auto$simplemap.cc:420:simplemap_dff$1428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1259 (A=1'0, B=\new_byte_value [1], S=\midi_fsm_msg [0]) into $auto$simplemap.cc:420:simplemap_dff$1430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1260 (A=1'0, B=\new_byte_value [2], S=\midi_fsm_msg [0]) into $auto$simplemap.cc:420:simplemap_dff$1431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1261 (A=1'0, B=\new_byte_value [3], S=\midi_fsm_msg [0]) into $auto$simplemap.cc:420:simplemap_dff$1432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1262 (A=1'0, B=\new_byte_value [4], S=\midi_fsm_msg [0]) into $auto$simplemap.cc:420:simplemap_dff$1433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1263 (A=1'0, B=\new_byte_value [5], S=\midi_fsm_msg [0]) into $auto$simplemap.cc:420:simplemap_dff$1434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1258 (A=1'0, B=\new_byte_value [0], S=\midi_fsm_msg [0]) into $auto$simplemap.cc:420:simplemap_dff$1429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$1264 (A=1'0, B=\new_byte_value [6], S=\midi_fsm_msg [0]) into $auto$simplemap.cc:420:simplemap_dff$1435 (SB_DFFE).
Merging set/reset $_MUX_ cells into SB_FFs in pll.
Merging set/reset $_MUX_ cells into SB_FFs in top.

3.37. Executing ICE40_OPT pass (performing simple optimizations).

3.37.1. Running ICE40 specific optimizations.

3.37.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
<suppressed ~29 debug messages>
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
<suppressed ~17 debug messages>
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~47 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
<suppressed ~49 debug messages>
Optimizing module midi_fsm.
<suppressed ~7 debug messages>
Optimizing module pll.
Optimizing module top.

3.37.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
<suppressed ~39 debug messages>
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
<suppressed ~102 debug messages>
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
<suppressed ~9 debug messages>
Finding identical cells in module `\midi_fsm'.
<suppressed ~3291 debug messages>
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 1148 cells.

3.37.4. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..
Removed 21 unused cells and 2824 unused wires.
<suppressed ~29 debug messages>

3.37.6. Rerunning OPT passes. (Removed registers in this run.)

3.37.7. Running ICE40 specific optimizations.

3.37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
<suppressed ~1 debug messages>
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.37.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.37.10. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.37.12. Rerunning OPT passes. (Removed registers in this run.)

3.37.13. Running ICE40 specific optimizations.

3.37.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx.
Optimizing module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7.
Optimizing module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4.
Optimizing module $paramod\uart_rx\CLK_RATE=24576000.
Optimizing module $paramod\uart_tx\CLK_RATE=24576000.
Optimizing module midi_fsm.
Optimizing module pll.
Optimizing module top.

3.37.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx'.
Finding identical cells in module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7'.
Finding identical cells in module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4'.
Finding identical cells in module `$paramod\uart_rx\CLK_RATE=24576000'.
Finding identical cells in module `$paramod\uart_tx\CLK_RATE=24576000'.
Finding identical cells in module `\midi_fsm'.
Finding identical cells in module `\pll'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

3.37.16. Executing OPT_RMDFF pass (remove dff with constant values).

3.37.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
Finding unused cells or wires in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
Finding unused cells or wires in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
Finding unused cells or wires in module $paramod\uart_rx\CLK_RATE=24576000..
Finding unused cells or wires in module $paramod\uart_tx\CLK_RATE=24576000..
Finding unused cells or wires in module \midi_fsm..
Finding unused cells or wires in module \pll..
Finding unused cells or wires in module \top..

3.37.18. Finished OPT passes. (There is nothing left to do.)

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

3.38.2. Continuing TECHMAP pass.
No more expansions possible.

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `$paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx' to `<abc-temp-dir>/input.blif'..
Extracted 77 gates and 136 wires to a netlist network with 59 inputs and 16 outputs.

3.39.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      18.
ABC: Participating nodes from both networks       =      38.
ABC: Participating nodes from the first network   =      17. (  30.91 % of nodes)
ABC: Participating nodes from the second network  =      21. (  38.18 % of nodes)
ABC: Node pairs (any polarity)                    =      17. (  30.91 % of names can be moved)
ABC: Node pairs (same polarity)                   =      17. (  30.91 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       54
ABC RESULTS:        internal signals:       61
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       16
Removing temp directory.

3.39.2. Extracting gate netlist of module `$paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.3. Extracting gate netlist of module `$paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.4. Extracting gate netlist of module `$paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4' to `<abc-temp-dir>/input.blif'..
Extracted 67 gates and 126 wires to a netlist network with 59 inputs and 57 outputs.

3.39.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      58.
ABC: Participating nodes from both networks       =     114.
ABC: Participating nodes from the first network   =      57. (  98.28 % of nodes)
ABC: Participating nodes from the second network  =      57. (  98.28 % of nodes)
ABC: Node pairs (any polarity)                    =      57. (  98.28 % of names can be moved)
ABC: Node pairs (same polarity)                   =      57. (  98.28 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       57
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:       57
Removing temp directory.

3.39.5. Extracting gate netlist of module `$paramod\uart_rx\CLK_RATE=24576000' to `<abc-temp-dir>/input.blif'..
Extracted 158 gates and 198 wires to a netlist network with 38 inputs and 37 outputs.

3.39.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      41.
ABC: Participating nodes from both networks       =     125.
ABC: Participating nodes from the first network   =      43. (  81.13 % of nodes)
ABC: Participating nodes from the second network  =      82. ( 154.72 % of nodes)
ABC: Node pairs (any polarity)                    =      43. (  81.13 % of names can be moved)
ABC: Node pairs (same polarity)                   =      41. (  77.36 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       49
ABC RESULTS:        internal signals:      123
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       37
Removing temp directory.

3.39.6. Extracting gate netlist of module `$paramod\uart_tx\CLK_RATE=24576000' to `<abc-temp-dir>/input.blif'..
Extracted 156 gates and 203 wires to a netlist network with 45 inputs and 39 outputs.

3.39.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      55.
ABC: Participating nodes from both networks       =     128.
ABC: Participating nodes from the first network   =      55. (  83.33 % of nodes)
ABC: Participating nodes from the second network  =      73. ( 110.61 % of nodes)
ABC: Node pairs (any polarity)                    =      55. (  83.33 % of names can be moved)
ABC: Node pairs (same polarity)                   =      40. (  60.61 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.6.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       64
ABC RESULTS:        internal signals:      119
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       39
Removing temp directory.

3.39.7. Extracting gate netlist of module `\midi_fsm' to `<abc-temp-dir>/input.blif'..
Extracted 77 gates and 106 wires to a netlist network with 28 inputs and 10 outputs.

3.39.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      18.
ABC: Participating nodes from both networks       =      40.
ABC: Participating nodes from the first network   =      17. (  62.96 % of nodes)
ABC: Participating nodes from the second network  =      23. (  85.19 % of nodes)
ABC: Node pairs (any polarity)                    =      17. (  62.96 % of names can be moved)
ABC: Node pairs (same polarity)                   =      13. (  48.15 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.7.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       26
ABC RESULTS:        internal signals:       68
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       10
Removing temp directory.

3.39.8. Extracting gate netlist of module `\pll' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

3.39.9. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 4 outputs.

3.39.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       7.
ABC: Participating nodes from both networks       =      12.
ABC: Participating nodes from the first network   =       6. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       6. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =       6. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  50.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.39.9.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        7
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:        4
Removing temp directory.

3.40. Executing ICE40_WRAPCARRY pass (wrap carries).

3.41. Executing TECHMAP pass (map to technology primitives).

3.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

3.41.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 13 unused cells and 545 unused wires.

3.42. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:       59
  1-LUT                8
  2-LUT               11
  3-LUT                9
  4-LUT               31

Eliminating LUTs.
Number of LUTs:       59
  1-LUT                8
  2-LUT               11
  3-LUT                9
  4-LUT               31

Combining LUTs.
Number of LUTs:       59
  1-LUT                8
  2-LUT               11
  3-LUT                9
  4-LUT               31
Discovering LUTs.
Number of LUTs:       16
  2-LUT                1
  3-LUT               15

Eliminating LUTs.
Number of LUTs:       16
  2-LUT                1
  3-LUT               15

Combining LUTs.
Number of LUTs:       16
  2-LUT                1
  3-LUT               15
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       80
  1-LUT               24
  2-LUT               33
  3-LUT               23

Eliminating LUTs.
Number of LUTs:       80
  1-LUT               24
  2-LUT               33
  3-LUT               23

Combining LUTs.
Number of LUTs:       56
  1-LUT               23
  2-LUT               10
  3-LUT                1
  4-LUT               22
Discovering LUTs.
Number of LUTs:       62
  1-LUT               12
  2-LUT               19
  3-LUT               19
  4-LUT               12

Eliminating LUTs.
Number of LUTs:       62
  1-LUT               12
  2-LUT               19
  3-LUT               19
  4-LUT               12

Combining LUTs.
Number of LUTs:       50
  1-LUT               11
  2-LUT                6
  3-LUT               12
  4-LUT               21
Discovering LUTs.
Number of LUTs:       77
  1-LUT               11
  2-LUT               26
  3-LUT               20
  4-LUT               20

Eliminating LUTs.
Number of LUTs:       77
  1-LUT               11
  2-LUT               26
  3-LUT               20
  4-LUT               20

Combining LUTs.
Number of LUTs:       67
  1-LUT               10
  2-LUT                8
  3-LUT               29
  4-LUT               20
Discovering LUTs.
Number of LUTs:       26
  1-LUT                1
  2-LUT                6
  3-LUT                7
  4-LUT               12

Eliminating LUTs.
Number of LUTs:       26
  1-LUT                1
  2-LUT                6
  3-LUT                7
  4-LUT               12

Combining LUTs.
Number of LUTs:       26
  1-LUT                1
  2-LUT                6
  3-LUT                7
  4-LUT               12
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       30
  2-LUT                2
  3-LUT               23
  4-LUT                5

Eliminating LUTs.
Number of LUTs:       30
  2-LUT                2
  3-LUT               23
  4-LUT                5

Combining LUTs.
Number of LUTs:       30
  2-LUT                2
  3-LUT               23
  4-LUT                5

Eliminated 0 LUTs.
Combined 46 LUTs.
<suppressed ~1988 debug messages>

3.43. Executing TECHMAP pass (map to technology primitives).

3.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110110001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101001100110 for cells of type $lut.
No more expansions possible.
<suppressed ~1227 debug messages>
Removed 0 unused cells and 652 unused wires.

3.44. Executing AUTONAME pass.
Renamed 704 objects in module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx (17 iterations).
Renamed 120 objects in module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4 (4 iterations).
Renamed 180 objects in module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4 (6 iterations).
Renamed 695 objects in module $paramod\uart_rx\CLK_RATE=24576000 (19 iterations).
Renamed 936 objects in module $paramod\uart_tx\CLK_RATE=24576000 (20 iterations).
Renamed 226 objects in module midi_fsm (12 iterations).
Renamed 187 objects in module top (7 iterations).
<suppressed ~863 debug messages>

3.45. Executing HIERARCHY pass (managing design hierarchy).

3.45.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7
Used module:         $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
Used module:     \midi_fsm
Used module:     \pll
Used module:     $paramod\uart_rx\CLK_RATE=24576000
Used module:     $paramod\uart_tx\CLK_RATE=24576000

3.45.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:         $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7
Used module:         $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4
Used module:     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
Used module:     \midi_fsm
Used module:     \pll
Used module:     $paramod\uart_rx\CLK_RATE=24576000
Used module:     $paramod\uart_tx\CLK_RATE=24576000
Removed 0 unused modules.

3.46. Printing statistics.

=== $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx ===

   Number of wires:                 69
   Number of wire bits:            205
   Number of public wires:          69
   Number of public wire bits:     205
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                124
     SB_CARRY                        7
     SB_DFFE                        50
     SB_DFFESR                       1
     SB_DFFESS                       5
     SB_DFFSS                        2
     SB_LUT4                        59

=== $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4 ===

   Number of wires:                 11
   Number of wire bits:            144
   Number of public wires:          11
   Number of public wire bits:     144
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 89
     $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7      1
     $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4      1
     SB_CARRY                       15
     SB_DFF                         40
     SB_DFFE                        16
     SB_LUT4                        16

=== $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7 ===

   Number of wires:                  3
   Number of wire bits:             24
   Number of public wires:           3
   Number of public wire bits:      24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_RAM40_4K                     1

=== $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4 ===

   Number of wires:                 40
   Number of wire bits:            235
   Number of public wires:          40
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 85
     SB_CARRY                       22
     SB_DFF                          1
     SB_LUT4                        56
     SB_RAM40_4K                     6

=== $paramod\uart_rx\CLK_RATE=24576000 ===

   Number of wires:                 62
   Number of wire bits:            115
   Number of public wires:          62
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     SB_CARRY                       11
     SB_DFF                         14
     SB_DFFE                        16
     SB_DFFSR                        1
     SB_DFFSS                        1
     SB_LUT4                        50

=== $paramod\uart_tx\CLK_RATE=24576000 ===

   Number of wires:                 66
   Number of wire bits:            148
   Number of public wires:          66
   Number of public wire bits:     148
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     SB_CARRY                       11
     SB_DFF                         10
     SB_DFFE                        13
     SB_DFFSR                        2
     SB_LUT4                        67

=== midi_fsm ===

   Number of wires:                 37
   Number of wire bits:            167
   Number of public wires:          37
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 94
     SB_DFFE                        60
     SB_DFFESR                       8
     SB_LUT4                        26

=== pll ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     SB_PLL40_CORE                   1

=== top ===

   Number of wires:                 36
   Number of wire bits:            242
   Number of public wires:          36
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx      1
     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4      2
     $paramod\uart_rx\CLK_RATE=24576000      1
     $paramod\uart_tx\CLK_RATE=24576000      1
     SB_CARRY                       22
     SB_DFFE                         1
     SB_LUT4                        30
     midi_fsm                        1
     pll                             1

=== design hierarchy ===

   top                               1
     $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx      1
     $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4      2
       $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7      1
       $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4      1
     $paramod\uart_rx\CLK_RATE=24576000      1
     $paramod\uart_tx\CLK_RATE=24576000      1
     midi_fsm                        1
     pll                             1

   Number of wires:                381
   Number of wire bits:           1686
   Number of public wires:         381
   Number of public wire bits:    1686
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                814
     SB_CARRY                      125
     SB_DFF                        106
     SB_DFFE                       172
     SB_DFFESR                       9
     SB_DFFESS                       5
     SB_DFFSR                        3
     SB_DFFSS                        3
     SB_LUT4                       376
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    14

3.47. Executing CHECK pass (checking for obvious problems).
checking module $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx..
checking module $paramod\dds\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
checking module $paramod\note_lookup\DATA_WDTH=16\ADDR_WDTH=7..
checking module $paramod\sine_lookup\DATA_WDTH=24\ADDR_WDTH=12\CNTR_WDTH=4..
checking module $paramod\uart_rx\CLK_RATE=24576000..
checking module $paramod\uart_tx\CLK_RATE=24576000..
checking module midi_fsm..
checking module pll..
checking module top..
found and reported 0 problems.

4. Executing BLIF backend.

5. Executing JSON backend.

Warnings: 16 unique messages, 16 total
End of script. Logfile hash: 8989a762a3, CPU: user 2.21s system 0.22s, MEM: 143.90 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 27% 7x techmap (0 sec), 16% 22x opt_expr (0 sec), ...
