/dts-v1/;
/plugin/;

#include <dt-bindings/power/rk3568-power.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>

/ {
	metadata {
		title = "Enable Veye 2MP Cameras on Zero3W";
		compatible = "radxa,zero3";
		category = "camera";
		exclusive = "csi2_dphy0";
		description = "Enable Veye 2MP Cameras on CAM0.";
	};


	fragment@0 {
		target-path = "/";

		__overlay__ {
			camera_pwdn_gpio: camera-pwdn-gpio {
				compatible = "regulator-fixed";
				regulator-name = "camera_pwdn_gpio";
				regulator-always-on;
				regulator-boot-on;
				enable-active-high;
				gpio = <&gpio1 RK_PC6 GPIO_ACTIVE_HIGH>;
				pinctrl-names = "default";
				pinctrl-0 = <&cam_pwdn_gpio>;
			};
			
			clk_cam_4m: CLK_CIF_OUT {
				status = "okay";
				compatible = "fixed-clock";
				clock-frequency = <400000>;
				clock-output-names = "clk_cam_4m";
				#clock-cells = <0>;
			};


		};
	};

	fragment@1 {
		target = <&i2c2>;

		__overlay__ {
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <&i2c2m1_xfer>;

			#address-cells = <1>;
			#size-cells = <0>;

			veyecam2m: veyecam2m@3b {
				status = "okay";
				compatible = "veye,veyecam2m";
				reg = <0x3b>;

				clocks = <&clk_cam_4m>;
				clock-names = "xclk";
				power-domains = <&power RK3568_PD_VI>;
				pinctrl-names = "default";
				pinctrl-0 = <&cif_clk>;
				
				reset-gpios = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>;
				pwdn-gpios = <&gpio3 RK_PC6 GPIO_ACTIVE_LOW>;
				
				rockchip,camera-module-index = <0>;
				rockchip,camera-module-facing = "back";
				rockchip,camera-module-name = "veyecam2m";
				rockchip,camera-module-lens-name = "default";

				port {
					veyecam2m_out: endpoint {
						remote-endpoint = <&mipi_in_ucam3>;
						data-lanes = <1 2>;
					};
				};
			};
		};
	};

	fragment@2 {
		target = <&csi2_dphy_hw>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@3 {
		target = <&csi2_dphy0>;

		__overlay__ {
			status = "okay";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					#address-cells = <1>;
					#size-cells = <0>;

					mipi_in_ucam3: endpoint@4 {
						reg = <4>;
						remote-endpoint = <&veyecam2m_out>;
						data-lanes = <1 2>;
					};
				};

				port@1 {
					reg = <1>;
					#address-cells = <1>;
					#size-cells = <0>;

					csidphy_out: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&isp0_in>;
					};
				};
			};
		};
	};

	fragment@4 {
		target = <&rkisp_vir0>;

		__overlay__ {
			status = "okay";

			port {
				#address-cells = <1>;
				#size-cells = <0>;

				isp0_in: endpoint@0 {
					reg = <0>;
					remote-endpoint = <&csidphy_out>;
				};
			};
		};
	};

	fragment@5 {
		target = <&pinctrl>;

		__overlay__ {
			status = "okay";
			camera {
				cam_pwdn_gpio: cam-pwdn-gpio {
					rockchip,pins = <3 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up>;
				};
			};
		};
	};
};
