# Synopsys Constraint Checker(syntax only), version mapact, Build 1920R, built Nov 17 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu May 03 17:49:20 2018


##### DESIGN INFO #######################################################

Top View:                "PSU_Top_Level"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                   Requested     Requested     Clock        Clock                   Clock
Clock                                   Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------
PSU_Top_Level|clk                       100.0 MHz     10.000        inferred     Inferred_clkgroup_0     7065 
spi_clk_11_0|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_5     32   
spi_clk_11_1|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3     32   
spi_clk_11_2|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     32   
spi_clk_11_3|cur_clk_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     32   
spi_clk_20|cur_clk_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_4     32   
==============================================================================================================
