Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 11 13:51:18 2020
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'xdma_and_ram_xdma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of xdma_and_ram_xdma_0_0 (xilinx.com:ip:xdma:4.0) from (Rev. 70877) to (Rev. 1)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'runbit_fix' is no longer present on the upgraded IP 'xdma_and_ram_xdma_0_0', and cannot be set to 'false'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:xdma:4.0 -user_name xdma_and_ram_xdma_0_0
set_property -dict "\
  CONFIG.BASEADDR {0x00001000} \
  CONFIG.CLK.SYS_CLK.ASSOCIATED_BUSIF {} \
  CONFIG.CLK.SYS_CLK.ASSOCIATED_RESET {} \
  CONFIG.CLK.SYS_CLK.CLK_DOMAIN {xdma_and_ram_util_ds_buf_0_IBUF_DS_ODIV2} \
  CONFIG.CLK.SYS_CLK.FREQ_HZ {100000000} \
  CONFIG.CLK.SYS_CLK.PHASE {0.000} \
  CONFIG.CLK.axi_aclk.ASSOCIATED_BUSIF {M_AXI:S_AXI_B:M_AXI_LITE:S_AXI_LITE:s_axil_dvsec:s_axil_bram:s_axil_ats:M_AXI_BYPASS:M_AXI_B:S_AXIS_C2H_0:S_AXIS_C2H_1:S_AXIS_C2H_2:S_AXIS_C2H_3:M_AXIS_H2C_0:M_AXIS_H2C_1:M_AXIS_H2C_2:M_AXIS_H2C_3:sc0_ats_m_axis_cq:sc0_ats_m_axis_rc:sc0_ats_s_axis_cc:sc0_ats_s_axis_rq:sc1_ats_m_axis_cq:sc1_ats_m_axis_rc:sc1_ats_s_axis_cc:sc1_ats_s_axis_rq} \
  CONFIG.CLK.axi_aclk.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.CLK.axi_aclk.CLK_DOMAIN {xdma_and_ram_xdma_0_0_axi_aclk} \
  CONFIG.CLK.axi_aclk.FREQ_HZ {250000000} \
  CONFIG.CLK.axi_aclk.PHASE {0.000} \
  CONFIG.CLK.sys_clk_gt.ASSOCIATED_BUSIF {} \
  CONFIG.CLK.sys_clk_gt.ASSOCIATED_RESET {} \
  CONFIG.CLK.sys_clk_gt.CLK_DOMAIN {xdma_and_ram_util_ds_buf_0_IBUF_OUT} \
  CONFIG.CLK.sys_clk_gt.FREQ_HZ {100000000} \
  CONFIG.CLK.sys_clk_gt.PHASE {0.000} \
  CONFIG.Component_Name {xdma_and_ram_xdma_0_0} \
  CONFIG.HIGHADDR {0x00001FFF} \
  CONFIG.INS_LOSS_NYQ {15} \
  CONFIG.MSI_X_OPTIONS {None} \
  CONFIG.M_AXI.ADDR_WIDTH {64} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {xdma_and_ram_xdma_0_0_axi_aclk} \
  CONFIG.M_AXI.DATA_WIDTH {256} \
  CONFIG.M_AXI.FREQ_HZ {250000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {0} \
  CONFIG.M_AXI.HAS_BURST.VALUE_SRC {CONSTANT} \
  CONFIG.M_AXI.HAS_CACHE {1} \
  CONFIG.M_AXI.HAS_LOCK {1} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {0} \
  CONFIG.M_AXI.HAS_REGION {0} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {4} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {256} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {32} \
  CONFIG.M_AXI.NUM_READ_THREADS {2} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {2} \
  CONFIG.M_AXI.PHASE {0.000} \
  CONFIG.M_AXI.PROTOCOL {AXI4} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.PCIE_BOARD_INTERFACE {Custom} \
  CONFIG.PF0_DEVICE_ID_mqdma {9038} \
  CONFIG.PF0_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF0_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF0_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF0_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF0_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF0_REVISION_ID_mqdma {00} \
  CONFIG.PF0_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF0_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF0_SRIOV_FUNC_DEP_LINK {0000} \
  CONFIG.PF0_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF0_SRIOV_VF_DEVICE_ID {0000} \
  CONFIG.PF0_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF0_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF1_DEVICE_ID_mqdma {0007} \
  CONFIG.PF1_INTERRUPT_PIN {NONE} \
  CONFIG.PF1_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF1_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF1_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF1_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF1_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF1_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF1_REVISION_ID {00} \
  CONFIG.PF1_REVISION_ID_mqdma {00} \
  CONFIG.PF1_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF1_SRIOV_CAP_VER {1} \
  CONFIG.PF1_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF1_SRIOV_FUNC_DEP_LINK {0001} \
  CONFIG.PF1_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF1_SRIOV_VF_DEVICE_ID {0000} \
  CONFIG.PF1_SUBSYSTEM_ID {0007} \
  CONFIG.PF1_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF1_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF1_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF1_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PF2_DEVICE_ID_mqdma {9038} \
  CONFIG.PF2_INTERRUPT_PIN {NONE} \
  CONFIG.PF2_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF2_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF2_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF2_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF2_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF2_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF2_REVISION_ID {00} \
  CONFIG.PF2_REVISION_ID_mqdma {00} \
  CONFIG.PF2_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF2_SRIOV_CAP_VER {1} \
  CONFIG.PF2_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF2_SRIOV_FUNC_DEP_LINK {0002} \
  CONFIG.PF2_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF2_SRIOV_VF_DEVICE_ID {0000} \
  CONFIG.PF2_SUBSYSTEM_ID {0007} \
  CONFIG.PF2_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF2_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF2_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF2_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PF3_DEVICE_ID_mqdma {9038} \
  CONFIG.PF3_INTERRUPT_PIN {NONE} \
  CONFIG.PF3_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF3_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF3_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF3_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF3_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF3_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF3_REVISION_ID {00} \
  CONFIG.PF3_REVISION_ID_mqdma {00} \
  CONFIG.PF3_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF3_SRIOV_CAP_VER {1} \
  CONFIG.PF3_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF3_SRIOV_FUNC_DEP_LINK {0003} \
  CONFIG.PF3_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF3_SRIOV_VF_DEVICE_ID {0000} \
  CONFIG.PF3_SUBSYSTEM_ID {0007} \
  CONFIG.PF3_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF3_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF3_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF3_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PHY_LP_TXPRESET {4} \
  CONFIG.RST.axi_aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.RST.sys_rst_n.BOARD.ASSOCIATED_PARAM {SYS_RST_N_BOARD_INTERFACE} \
  CONFIG.RST.sys_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.RST.sys_rst_n.TYPE {PCIE_PERST} \
  CONFIG.RST.user_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.RX_PPM_OFFSET {0} \
  CONFIG.RX_SSC_PPM {0} \
  CONFIG.SRIOV_CAP_ENABLE {false} \
  CONFIG.SRIOV_FIRST_VF_OFFSET {1} \
  CONFIG.SYS_RST_N_BOARD_INTERFACE {Custom} \
  CONFIG.Shared_Logic {1} \
  CONFIG.Shared_Logic_Both {false} \
  CONFIG.Shared_Logic_Clk {false} \
  CONFIG.Shared_Logic_Gtc {false} \
  CONFIG.acs_ext_cap_enable {false} \
  CONFIG.axi_aclk_loopback {false} \
  CONFIG.axi_addr_width {64} \
  CONFIG.axi_bypass_64bit_en {false} \
  CONFIG.axi_bypass_prefetchable {false} \
  CONFIG.axi_data_width {256_bit} \
  CONFIG.axi_id_width {4} \
  CONFIG.axi_vip_in_exdes {false} \
  CONFIG.axibar2pciebar_0 {0x0000000000000000} \
  CONFIG.axibar2pciebar_1 {0x0000000000000000} \
  CONFIG.axibar2pciebar_2 {0x0000000000000000} \
  CONFIG.axibar2pciebar_3 {0x0000000000000000} \
  CONFIG.axibar2pciebar_4 {0x0000000000000000} \
  CONFIG.axibar2pciebar_5 {0x0000000000000000} \
  CONFIG.axibar_0 {0x0000000000000000} \
  CONFIG.axibar_1 {0x0000000000000000} \
  CONFIG.axibar_2 {0x0000000000000000} \
  CONFIG.axibar_3 {0x0000000000000000} \
  CONFIG.axibar_4 {0x0000000000000000} \
  CONFIG.axibar_5 {0x0000000000000000} \
  CONFIG.axibar_highaddr_0 {0x0000000000000000} \
  CONFIG.axibar_highaddr_1 {0x0000000000000000} \
  CONFIG.axibar_highaddr_2 {0x0000000000000000} \
  CONFIG.axibar_highaddr_3 {0x0000000000000000} \
  CONFIG.axibar_highaddr_4 {0x0000000000000000} \
  CONFIG.axibar_highaddr_5 {0x0000000000000000} \
  CONFIG.axibar_num {1} \
  CONFIG.axil_master_64bit_en {false} \
  CONFIG.axil_master_prefetchable {false} \
  CONFIG.axilite_master_en {false} \
  CONFIG.axilite_master_scale {Megabytes} \
  CONFIG.axilite_master_size {1} \
  CONFIG.axist_bypass_en {false} \
  CONFIG.axist_bypass_scale {Megabytes} \
  CONFIG.axist_bypass_size {1} \
  CONFIG.axisten_freq {250} \
  CONFIG.axisten_if_enable_msg_route {27FFF} \
  CONFIG.bar0_indicator {1} \
  CONFIG.bar1_indicator {0} \
  CONFIG.bar2_indicator {0} \
  CONFIG.bar3_indicator {0} \
  CONFIG.bar4_indicator {0} \
  CONFIG.bar5_indicator {0} \
  CONFIG.bar_indicator {BAR_0} \
  CONFIG.barlite2 {7} \
  CONFIG.bridge_registers_offset_enable {false} \
  CONFIG.c_ats_enable {false} \
  CONFIG.c_m_axi_num_read {8} \
  CONFIG.c_m_axi_num_write {8} \
  CONFIG.c_pri_enable {false} \
  CONFIG.c_s_axi_num_read {8} \
  CONFIG.c_s_axi_num_write {8} \
  CONFIG.c_s_axi_supports_narrow_burst {false} \
  CONFIG.cfg_ext_if {false} \
  CONFIG.cfg_mgmt_if {false} \
  CONFIG.comp_timeout {50ms} \
  CONFIG.copy_pf0 {true} \
  CONFIG.copy_sriov_pf0 {true} \
  CONFIG.coreclk_freq {500} \
  CONFIG.dedicate_perst {true} \
  CONFIG.device_port_type {PCI_Express_Endpoint_device} \
  CONFIG.disable_bram_pipeline {false} \
  CONFIG.disable_eq_synchronizer {false} \
  CONFIG.dma_reset_source_sel {User_Reset} \
  CONFIG.drp_clk_sel {Internal} \
  CONFIG.dsc_bypass_rd {0001} \
  CONFIG.dsc_bypass_rd_out {0000} \
  CONFIG.dsc_bypass_wr {0001} \
  CONFIG.dsc_bypass_wr_out {0000} \
  CONFIG.en_axi_master_if {true} \
  CONFIG.en_axi_mm_mqdma {true} \
  CONFIG.en_axi_slave_if {true} \
  CONFIG.en_axi_st_mqdma {false} \
  CONFIG.en_bridge {false} \
  CONFIG.en_coreclk_es1 {false} \
  CONFIG.en_dbg_descramble {false} \
  CONFIG.en_debug_ports {false} \
  CONFIG.en_dma_and_bridge {false} \
  CONFIG.en_ext_ch_gt_drp {FALSE} \
  CONFIG.en_gt_selection {false} \
  CONFIG.en_l23_entry {false} \
  CONFIG.en_mqdma {false} \
  CONFIG.en_pcie_drp {false} \
  CONFIG.en_transceiver_status_ports {false} \
  CONFIG.enable_auto_rxeq {False} \
  CONFIG.enable_ccix {FALSE} \
  CONFIG.enable_code {0000} \
  CONFIG.enable_gen4 {false} \
  CONFIG.enable_ibert {false} \
  CONFIG.enable_jtag_dbg {false} \
  CONFIG.enable_more_clk {false} \
  CONFIG.enable_pcie_debug {False} \
  CONFIG.enable_resource_reduction {false} \
  CONFIG.ext_startup_primitive {false} \
  CONFIG.ext_sys_clk_bufg {false} \
  CONFIG.ext_xvc_vsec_enable {false} \
  CONFIG.free_run_freq {100_MHz} \
  CONFIG.functional_mode {DMA} \
  CONFIG.gen4_eieos_0s7 {true} \
  CONFIG.gtcom_in_core_usp {2} \
  CONFIG.gtwiz_in_core_us {1} \
  CONFIG.gtwiz_in_core_usp {1} \
  CONFIG.include_baroffset_reg {true} \
  CONFIG.ins_loss_profile {Add-in_Card} \
  CONFIG.legacy_cfg_ext_if {false} \
  CONFIG.mcap_enablement {None} \
  CONFIG.mode_selection {Advanced} \
  CONFIG.mult_pf_des {false} \
  CONFIG.num_queues {1} \
  CONFIG.old_bridge_timeout {false} \
  CONFIG.parity_settings {None} \
  CONFIG.pcie_blk_locn {X0Y0} \
  CONFIG.pcie_extended_tag {true} \
  CONFIG.pcie_id_if {false} \
  CONFIG.pcie_mgt.BOARD.ASSOCIATED_PARAM {PCIE_BOARD_INTERFACE} \
  CONFIG.pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pciebar2axibar_axil_master {0x0000000000000000} \
  CONFIG.pciebar2axibar_axist_bypass {0x0000000000000000} \
  CONFIG.pciebar2axibar_xdma {0x0000000000000000} \
  CONFIG.performance {false} \
  CONFIG.pf0_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.pf0_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf0_ari_enabled {false} \
  CONFIG.pf0_bar0_64bit {false} \
  CONFIG.pf0_bar0_64bit_mqdma {false} \
  CONFIG.pf0_bar0_enabled {true} \
  CONFIG.pf0_bar0_enabled_mqdma {true} \
  CONFIG.pf0_bar0_prefetchable {false} \
  CONFIG.pf0_bar0_prefetchable_mqdma {false} \
  CONFIG.pf0_bar0_scale {Kilobytes} \
  CONFIG.pf0_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar0_size {128} \
  CONFIG.pf0_bar0_size_mqdma {128} \
  CONFIG.pf0_bar0_type {Memory} \
  CONFIG.pf0_bar0_type_mqdma {DMA} \
  CONFIG.pf0_bar1_64bit {false} \
  CONFIG.pf0_bar1_64bit_mqdma {false} \
  CONFIG.pf0_bar1_enabled {false} \
  CONFIG.pf0_bar1_enabled_mqdma {false} \
  CONFIG.pf0_bar1_prefetchable {false} \
  CONFIG.pf0_bar1_prefetchable_mqdma {false} \
  CONFIG.pf0_bar1_scale {Kilobytes} \
  CONFIG.pf0_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar1_size {4} \
  CONFIG.pf0_bar1_size_mqdma {128} \
  CONFIG.pf0_bar1_type {Memory} \
  CONFIG.pf0_bar1_type_mqdma {N/A} \
  CONFIG.pf0_bar2_64bit {false} \
  CONFIG.pf0_bar2_64bit_mqdma {false} \
  CONFIG.pf0_bar2_enabled {false} \
  CONFIG.pf0_bar2_enabled_mqdma {false} \
  CONFIG.pf0_bar2_prefetchable {false} \
  CONFIG.pf0_bar2_prefetchable_mqdma {false} \
  CONFIG.pf0_bar2_scale {Kilobytes} \
  CONFIG.pf0_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar2_size {4} \
  CONFIG.pf0_bar2_size_mqdma {128} \
  CONFIG.pf0_bar2_type {Memory} \
  CONFIG.pf0_bar2_type_mqdma {N/A} \
  CONFIG.pf0_bar3_64bit {false} \
  CONFIG.pf0_bar3_64bit_mqdma {false} \
  CONFIG.pf0_bar3_enabled {false} \
  CONFIG.pf0_bar3_enabled_mqdma {false} \
  CONFIG.pf0_bar3_prefetchable {false} \
  CONFIG.pf0_bar3_prefetchable_mqdma {false} \
  CONFIG.pf0_bar3_scale {Kilobytes} \
  CONFIG.pf0_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar3_size {4} \
  CONFIG.pf0_bar3_size_mqdma {128} \
  CONFIG.pf0_bar3_type {Memory} \
  CONFIG.pf0_bar3_type_mqdma {N/A} \
  CONFIG.pf0_bar4_64bit {false} \
  CONFIG.pf0_bar4_64bit_mqdma {false} \
  CONFIG.pf0_bar4_enabled {false} \
  CONFIG.pf0_bar4_enabled_mqdma {false} \
  CONFIG.pf0_bar4_prefetchable {false} \
  CONFIG.pf0_bar4_prefetchable_mqdma {false} \
  CONFIG.pf0_bar4_scale {Kilobytes} \
  CONFIG.pf0_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar4_size {4} \
  CONFIG.pf0_bar4_size_mqdma {128} \
  CONFIG.pf0_bar4_type {Memory} \
  CONFIG.pf0_bar4_type_mqdma {N/A} \
  CONFIG.pf0_bar5_64bit {false} \
  CONFIG.pf0_bar5_enabled {false} \
  CONFIG.pf0_bar5_enabled_mqdma {false} \
  CONFIG.pf0_bar5_prefetchable {false} \
  CONFIG.pf0_bar5_prefetchable_mqdma {false} \
  CONFIG.pf0_bar5_scale {Kilobytes} \
  CONFIG.pf0_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar5_size {4} \
  CONFIG.pf0_bar5_size_mqdma {128} \
  CONFIG.pf0_bar5_type {Memory} \
  CONFIG.pf0_bar5_type_mqdma {N/A} \
  CONFIG.pf0_base_class_menu {Simple_communication_controllers} \
  CONFIG.pf0_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf0_class_code {070001} \
  CONFIG.pf0_class_code_base {07} \
  CONFIG.pf0_class_code_base_mqdma {05} \
  CONFIG.pf0_class_code_interface {01} \
  CONFIG.pf0_class_code_interface_mqdma {00} \
  CONFIG.pf0_class_code_mqdma {058000} \
  CONFIG.pf0_class_code_sub {00} \
  CONFIG.pf0_class_code_sub_mqdma {80} \
  CONFIG.pf0_device_id {8038} \
  CONFIG.pf0_expansion_rom_enabled_mqdma {false} \
  CONFIG.pf0_expansion_rom_scale_mqdma {Kilobytes} \
  CONFIG.pf0_expansion_rom_size_mqdma {2} \
  CONFIG.pf0_expansion_rom_type_mqdma {N/A} \
  CONFIG.pf0_interrupt_pin {INTA} \
  CONFIG.pf0_link_status_slot_clock_config {true} \
  CONFIG.pf0_msi_cap_multimsgcap {1_vector} \
  CONFIG.pf0_msi_enabled {true} \
  CONFIG.pf0_msix_cap_pba_bir {BAR_0} \
  CONFIG.pf0_msix_cap_pba_offset {00000000} \
  CONFIG.pf0_msix_cap_table_bir {BAR_0} \
  CONFIG.pf0_msix_cap_table_offset {00000000} \
  CONFIG.pf0_msix_cap_table_size {000} \
  CONFIG.pf0_msix_enabled {false} \
  CONFIG.pf0_msix_enabled_mqdma {false} \
  CONFIG.pf0_msix_impl_locn {Internal} \
  CONFIG.pf0_revision_id {00} \
  CONFIG.pf0_sriov_bar0_64bit {false} \
  CONFIG.pf0_sriov_bar0_enabled {true} \
  CONFIG.pf0_sriov_bar0_prefetchable {false} \
  CONFIG.pf0_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar0_size {2} \
  CONFIG.pf0_sriov_bar0_type {DMA} \
  CONFIG.pf0_sriov_bar1_64bit {false} \
  CONFIG.pf0_sriov_bar1_enabled {false} \
  CONFIG.pf0_sriov_bar1_prefetchable {false} \
  CONFIG.pf0_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar1_size {2} \
  CONFIG.pf0_sriov_bar1_type {N/A} \
  CONFIG.pf0_sriov_bar2_64bit {false} \
  CONFIG.pf0_sriov_bar2_enabled {false} \
  CONFIG.pf0_sriov_bar2_prefetchable {false} \
  CONFIG.pf0_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar2_size {2} \
  CONFIG.pf0_sriov_bar2_type {N/A} \
  CONFIG.pf0_sriov_bar3_64bit {false} \
  CONFIG.pf0_sriov_bar3_enabled {false} \
  CONFIG.pf0_sriov_bar3_prefetchable {false} \
  CONFIG.pf0_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar3_size {2} \
  CONFIG.pf0_sriov_bar3_type {N/A} \
  CONFIG.pf0_sriov_bar4_64bit {false} \
  CONFIG.pf0_sriov_bar4_enabled {false} \
  CONFIG.pf0_sriov_bar4_prefetchable {false} \
  CONFIG.pf0_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar4_size {2} \
  CONFIG.pf0_sriov_bar4_type {N/A} \
  CONFIG.pf0_sriov_bar5_64bit {false} \
  CONFIG.pf0_sriov_bar5_enabled {false} \
  CONFIG.pf0_sriov_bar5_prefetchable {false} \
  CONFIG.pf0_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar5_size {2} \
  CONFIG.pf0_sriov_bar5_type {N/A} \
  CONFIG.pf0_sriov_cap_ver {1} \
  CONFIG.pf0_sub_class_interface_menu {16450_compatible_serial_controller} \
  CONFIG.pf0_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf0_subsystem_id {0007} \
  CONFIG.pf0_subsystem_vendor_id {10EE} \
  CONFIG.pf0_vendor_id_mqdma {10EE} \
  CONFIG.pf1_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf1_bar0_64bit {false} \
  CONFIG.pf1_bar0_64bit_mqdma {false} \
  CONFIG.pf1_bar0_enabled {true} \
  CONFIG.pf1_bar0_enabled_mqdma {true} \
  CONFIG.pf1_bar0_prefetchable {false} \
  CONFIG.pf1_bar0_prefetchable_mqdma {false} \
  CONFIG.pf1_bar0_scale {Kilobytes} \
  CONFIG.pf1_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar0_size {128} \
  CONFIG.pf1_bar0_size_mqdma {128} \
  CONFIG.pf1_bar0_type {Memory} \
  CONFIG.pf1_bar0_type_mqdma {DMA} \
  CONFIG.pf1_bar1_64bit {false} \
  CONFIG.pf1_bar1_64bit_mqdma {false} \
  CONFIG.pf1_bar1_enabled {false} \
  CONFIG.pf1_bar1_enabled_mqdma {false} \
  CONFIG.pf1_bar1_prefetchable {false} \
  CONFIG.pf1_bar1_prefetchable_mqdma {false} \
  CONFIG.pf1_bar1_scale {Kilobytes} \
  CONFIG.pf1_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar1_size {128} \
  CONFIG.pf1_bar1_size_mqdma {128} \
  CONFIG.pf1_bar1_type {Memory} \
  CONFIG.pf1_bar1_type_mqdma {N/A} \
  CONFIG.pf1_bar2_64bit {false} \
  CONFIG.pf1_bar2_64bit_mqdma {false} \
  CONFIG.pf1_bar2_enabled {false} \
  CONFIG.pf1_bar2_enabled_mqdma {false} \
  CONFIG.pf1_bar2_prefetchable {false} \
  CONFIG.pf1_bar2_prefetchable_mqdma {false} \
  CONFIG.pf1_bar2_scale {Kilobytes} \
  CONFIG.pf1_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar2_size {128} \
  CONFIG.pf1_bar2_size_mqdma {128} \
  CONFIG.pf1_bar2_type {Memory} \
  CONFIG.pf1_bar2_type_mqdma {N/A} \
  CONFIG.pf1_bar3_64bit {false} \
  CONFIG.pf1_bar3_64bit_mqdma {false} \
  CONFIG.pf1_bar3_enabled {false} \
  CONFIG.pf1_bar3_enabled_mqdma {false} \
  CONFIG.pf1_bar3_prefetchable {false} \
  CONFIG.pf1_bar3_prefetchable_mqdma {false} \
  CONFIG.pf1_bar3_scale {Kilobytes} \
  CONFIG.pf1_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar3_size {128} \
  CONFIG.pf1_bar3_size_mqdma {128} \
  CONFIG.pf1_bar3_type {Memory} \
  CONFIG.pf1_bar3_type_mqdma {N/A} \
  CONFIG.pf1_bar4_64bit {false} \
  CONFIG.pf1_bar4_64bit_mqdma {false} \
  CONFIG.pf1_bar4_enabled {false} \
  CONFIG.pf1_bar4_enabled_mqdma {false} \
  CONFIG.pf1_bar4_prefetchable {false} \
  CONFIG.pf1_bar4_prefetchable_mqdma {false} \
  CONFIG.pf1_bar4_scale {Kilobytes} \
  CONFIG.pf1_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar4_size {128} \
  CONFIG.pf1_bar4_size_mqdma {128} \
  CONFIG.pf1_bar4_type {Memory} \
  CONFIG.pf1_bar4_type_mqdma {N/A} \
  CONFIG.pf1_bar5_enabled {false} \
  CONFIG.pf1_bar5_enabled_mqdma {false} \
  CONFIG.pf1_bar5_prefetchable {false} \
  CONFIG.pf1_bar5_prefetchable_mqdma {false} \
  CONFIG.pf1_bar5_scale {Kilobytes} \
  CONFIG.pf1_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar5_size {128} \
  CONFIG.pf1_bar5_size_mqdma {128} \
  CONFIG.pf1_bar5_type {Memory} \
  CONFIG.pf1_bar5_type_mqdma {N/A} \
  CONFIG.pf1_base_class_menu {Simple_communication_controllers} \
  CONFIG.pf1_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf1_class_code {070001} \
  CONFIG.pf1_class_code_base {07} \
  CONFIG.pf1_class_code_base_mqdma {05} \
  CONFIG.pf1_class_code_interface {01} \
  CONFIG.pf1_class_code_interface_mqdma {00} \
  CONFIG.pf1_class_code_mqdma {058000} \
  CONFIG.pf1_class_code_sub {00} \
  CONFIG.pf1_class_code_sub_mqdma {80} \
  CONFIG.pf1_device_id {1041} \
  CONFIG.pf1_expansion_rom_enabled_mqdma {false} \
  CONFIG.pf1_expansion_rom_scale_mqdma {Kilobytes} \
  CONFIG.pf1_expansion_rom_size_mqdma {2} \
  CONFIG.pf1_expansion_rom_type_mqdma {N/A} \
  CONFIG.pf1_msi_enabled {false} \
  CONFIG.pf1_msix_cap_pba_bir {BAR_0} \
  CONFIG.pf1_msix_cap_pba_offset {00009FE0} \
  CONFIG.pf1_msix_cap_table_bir {BAR_0} \
  CONFIG.pf1_msix_cap_table_offset {00009000} \
  CONFIG.pf1_msix_cap_table_size {020} \
  CONFIG.pf1_msix_enabled {false} \
  CONFIG.pf1_msix_enabled_mqdma {false} \
  CONFIG.pf1_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf1_sriov_bar0_64bit {false} \
  CONFIG.pf1_sriov_bar0_enabled {true} \
  CONFIG.pf1_sriov_bar0_prefetchable {false} \
  CONFIG.pf1_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar0_size {2} \
  CONFIG.pf1_sriov_bar0_type {DMA} \
  CONFIG.pf1_sriov_bar1_64bit {false} \
  CONFIG.pf1_sriov_bar1_enabled {false} \
  CONFIG.pf1_sriov_bar1_prefetchable {false} \
  CONFIG.pf1_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar1_size {2} \
  CONFIG.pf1_sriov_bar1_type {N/A} \
  CONFIG.pf1_sriov_bar2_64bit {false} \
  CONFIG.pf1_sriov_bar2_enabled {false} \
  CONFIG.pf1_sriov_bar2_prefetchable {false} \
  CONFIG.pf1_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar2_size {2} \
  CONFIG.pf1_sriov_bar2_type {N/A} \
  CONFIG.pf1_sriov_bar3_64bit {false} \
  CONFIG.pf1_sriov_bar3_enabled {false} \
  CONFIG.pf1_sriov_bar3_prefetchable {false} \
  CONFIG.pf1_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar3_size {2} \
  CONFIG.pf1_sriov_bar3_type {N/A} \
  CONFIG.pf1_sriov_bar4_64bit {false} \
  CONFIG.pf1_sriov_bar4_enabled {false} \
  CONFIG.pf1_sriov_bar4_prefetchable {false} \
  CONFIG.pf1_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar4_size {2} \
  CONFIG.pf1_sriov_bar4_type {N/A} \
  CONFIG.pf1_sriov_bar5_64bit {false} \
  CONFIG.pf1_sriov_bar5_enabled {false} \
  CONFIG.pf1_sriov_bar5_prefetchable {false} \
  CONFIG.pf1_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar5_size {2} \
  CONFIG.pf1_sriov_bar5_type {N/A} \
  CONFIG.pf1_sub_class_interface_menu {16450_compatible_serial_controller} \
  CONFIG.pf1_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf1_vendor_id {10EE} \
  CONFIG.pf1_vendor_id_mqdma {10EE} \
  CONFIG.pf2_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf2_bar0_64bit {false} \
  CONFIG.pf2_bar0_64bit_mqdma {false} \
  CONFIG.pf2_bar0_enabled {true} \
  CONFIG.pf2_bar0_enabled_mqdma {true} \
  CONFIG.pf2_bar0_prefetchable {false} \
  CONFIG.pf2_bar0_prefetchable_mqdma {false} \
  CONFIG.pf2_bar0_scale {Kilobytes} \
  CONFIG.pf2_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar0_size {128} \
  CONFIG.pf2_bar0_size_mqdma {128} \
  CONFIG.pf2_bar0_type {Memory} \
  CONFIG.pf2_bar0_type_mqdma {DMA} \
  CONFIG.pf2_bar1_64bit {false} \
  CONFIG.pf2_bar1_64bit_mqdma {false} \
  CONFIG.pf2_bar1_enabled {true} \
  CONFIG.pf2_bar1_enabled_mqdma {false} \
  CONFIG.pf2_bar1_prefetchable {false} \
  CONFIG.pf2_bar1_prefetchable_mqdma {false} \
  CONFIG.pf2_bar1_scale {Kilobytes} \
  CONFIG.pf2_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar1_size {128} \
  CONFIG.pf2_bar1_size_mqdma {128} \
  CONFIG.pf2_bar1_type {Memory} \
  CONFIG.pf2_bar1_type_mqdma {N/A} \
  CONFIG.pf2_bar2_64bit {false} \
  CONFIG.pf2_bar2_64bit_mqdma {false} \
  CONFIG.pf2_bar2_enabled {true} \
  CONFIG.pf2_bar2_enabled_mqdma {false} \
  CONFIG.pf2_bar2_prefetchable {false} \
  CONFIG.pf2_bar2_prefetchable_mqdma {false} \
  CONFIG.pf2_bar2_scale {Kilobytes} \
  CONFIG.pf2_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar2_size {128} \
  CONFIG.pf2_bar2_size_mqdma {128} \
  CONFIG.pf2_bar2_type {Memory} \
  CONFIG.pf2_bar2_type_mqdma {N/A} \
  CONFIG.pf2_bar3_64bit {false} \
  CONFIG.pf2_bar3_64bit_mqdma {false} \
  CONFIG.pf2_bar3_enabled {true} \
  CONFIG.pf2_bar3_enabled_mqdma {false} \
  CONFIG.pf2_bar3_prefetchable {false} \
  CONFIG.pf2_bar3_prefetchable_mqdma {false} \
  CONFIG.pf2_bar3_scale {Kilobytes} \
  CONFIG.pf2_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar3_size {128} \
  CONFIG.pf2_bar3_size_mqdma {128} \
  CONFIG.pf2_bar3_type {Memory} \
  CONFIG.pf2_bar3_type_mqdma {N/A} \
  CONFIG.pf2_bar4_64bit {false} \
  CONFIG.pf2_bar4_64bit_mqdma {false} \
  CONFIG.pf2_bar4_enabled {true} \
  CONFIG.pf2_bar4_enabled_mqdma {false} \
  CONFIG.pf2_bar4_prefetchable {false} \
  CONFIG.pf2_bar4_prefetchable_mqdma {false} \
  CONFIG.pf2_bar4_scale {Kilobytes} \
  CONFIG.pf2_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar4_size {128} \
  CONFIG.pf2_bar4_size_mqdma {128} \
  CONFIG.pf2_bar4_type {Memory} \
  CONFIG.pf2_bar4_type_mqdma {N/A} \
  CONFIG.pf2_bar5_enabled {true} \
  CONFIG.pf2_bar5_enabled_mqdma {false} \
  CONFIG.pf2_bar5_prefetchable {false} \
  CONFIG.pf2_bar5_prefetchable_mqdma {false} \
  CONFIG.pf2_bar5_scale {Kilobytes} \
  CONFIG.pf2_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar5_size {128} \
  CONFIG.pf2_bar5_size_mqdma {128} \
  CONFIG.pf2_bar5_type {Memory} \
  CONFIG.pf2_bar5_type_mqdma {N/A} \
  CONFIG.pf2_base_class_menu {Memory_controller} \
  CONFIG.pf2_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf2_class_code {058000} \
  CONFIG.pf2_class_code_base {05} \
  CONFIG.pf2_class_code_base_mqdma {05} \
  CONFIG.pf2_class_code_interface {00} \
  CONFIG.pf2_class_code_interface_mqdma {00} \
  CONFIG.pf2_class_code_mqdma {058000} \
  CONFIG.pf2_class_code_sub {80} \
  CONFIG.pf2_class_code_sub_mqdma {80} \
  CONFIG.pf2_device_id {1040} \
  CONFIG.pf2_expansion_rom_enabled_mqdma {false} \
  CONFIG.pf2_expansion_rom_scale_mqdma {Kilobytes} \
  CONFIG.pf2_expansion_rom_size_mqdma {2} \
  CONFIG.pf2_expansion_rom_type_mqdma {N/A} \
  CONFIG.pf2_msi_enabled {false} \
  CONFIG.pf2_msix_enabled_mqdma {false} \
  CONFIG.pf2_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf2_sriov_bar0_64bit {false} \
  CONFIG.pf2_sriov_bar0_enabled {true} \
  CONFIG.pf2_sriov_bar0_prefetchable {false} \
  CONFIG.pf2_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar0_size {2} \
  CONFIG.pf2_sriov_bar0_type {DMA} \
  CONFIG.pf2_sriov_bar1_64bit {false} \
  CONFIG.pf2_sriov_bar1_enabled {false} \
  CONFIG.pf2_sriov_bar1_prefetchable {false} \
  CONFIG.pf2_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar1_size {2} \
  CONFIG.pf2_sriov_bar1_type {N/A} \
  CONFIG.pf2_sriov_bar2_64bit {false} \
  CONFIG.pf2_sriov_bar2_enabled {false} \
  CONFIG.pf2_sriov_bar2_prefetchable {false} \
  CONFIG.pf2_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar2_size {2} \
  CONFIG.pf2_sriov_bar2_type {N/A} \
  CONFIG.pf2_sriov_bar3_64bit {false} \
  CONFIG.pf2_sriov_bar3_enabled {false} \
  CONFIG.pf2_sriov_bar3_prefetchable {false} \
  CONFIG.pf2_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar3_size {2} \
  CONFIG.pf2_sriov_bar3_type {N/A} \
  CONFIG.pf2_sriov_bar4_64bit {false} \
  CONFIG.pf2_sriov_bar4_enabled {false} \
  CONFIG.pf2_sriov_bar4_prefetchable {false} \
  CONFIG.pf2_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar4_size {2} \
  CONFIG.pf2_sriov_bar4_type {N/A} \
  CONFIG.pf2_sriov_bar5_64bit {false} \
  CONFIG.pf2_sriov_bar5_enabled {false} \
  CONFIG.pf2_sriov_bar5_prefetchable {false} \
  CONFIG.pf2_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar5_size {2} \
  CONFIG.pf2_sriov_bar5_type {N/A} \
  CONFIG.pf2_sub_class_interface_menu {Other_memory_controller} \
  CONFIG.pf2_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf2_vendor_id_mqdma {10EE} \
  CONFIG.pf3_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf3_bar0_64bit {false} \
  CONFIG.pf3_bar0_64bit_mqdma {false} \
  CONFIG.pf3_bar0_enabled {true} \
  CONFIG.pf3_bar0_enabled_mqdma {true} \
  CONFIG.pf3_bar0_prefetchable {false} \
  CONFIG.pf3_bar0_prefetchable_mqdma {false} \
  CONFIG.pf3_bar0_scale {Kilobytes} \
  CONFIG.pf3_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar0_size {128} \
  CONFIG.pf3_bar0_size_mqdma {128} \
  CONFIG.pf3_bar0_type {Memory} \
  CONFIG.pf3_bar0_type_mqdma {DMA} \
  CONFIG.pf3_bar1_64bit {false} \
  CONFIG.pf3_bar1_64bit_mqdma {false} \
  CONFIG.pf3_bar1_enabled {true} \
  CONFIG.pf3_bar1_enabled_mqdma {false} \
  CONFIG.pf3_bar1_prefetchable {false} \
  CONFIG.pf3_bar1_prefetchable_mqdma {false} \
  CONFIG.pf3_bar1_scale {Kilobytes} \
  CONFIG.pf3_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar1_size {128} \
  CONFIG.pf3_bar1_size_mqdma {128} \
  CONFIG.pf3_bar1_type {Memory} \
  CONFIG.pf3_bar1_type_mqdma {N/A} \
  CONFIG.pf3_bar2_64bit {false} \
  CONFIG.pf3_bar2_64bit_mqdma {false} \
  CONFIG.pf3_bar2_enabled {true} \
  CONFIG.pf3_bar2_enabled_mqdma {false} \
  CONFIG.pf3_bar2_prefetchable {false} \
  CONFIG.pf3_bar2_prefetchable_mqdma {false} \
  CONFIG.pf3_bar2_scale {Kilobytes} \
  CONFIG.pf3_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar2_size {128} \
  CONFIG.pf3_bar2_size_mqdma {128} \
  CONFIG.pf3_bar2_type {Memory} \
  CONFIG.pf3_bar2_type_mqdma {N/A} \
  CONFIG.pf3_bar3_64bit {false} \
  CONFIG.pf3_bar3_64bit_mqdma {false} \
  CONFIG.pf3_bar3_enabled {true} \
  CONFIG.pf3_bar3_enabled_mqdma {false} \
  CONFIG.pf3_bar3_prefetchable {false} \
  CONFIG.pf3_bar3_prefetchable_mqdma {false} \
  CONFIG.pf3_bar3_scale {Kilobytes} \
  CONFIG.pf3_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar3_size {128} \
  CONFIG.pf3_bar3_size_mqdma {128} \
  CONFIG.pf3_bar3_type {Memory} \
  CONFIG.pf3_bar3_type_mqdma {N/A} \
  CONFIG.pf3_bar4_64bit {false} \
  CONFIG.pf3_bar4_64bit_mqdma {false} \
  CONFIG.pf3_bar4_enabled {true} \
  CONFIG.pf3_bar4_enabled_mqdma {false} \
  CONFIG.pf3_bar4_prefetchable {false} \
  CONFIG.pf3_bar4_prefetchable_mqdma {false} \
  CONFIG.pf3_bar4_scale {Kilobytes} \
  CONFIG.pf3_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar4_size {128} \
  CONFIG.pf3_bar4_size_mqdma {128} \
  CONFIG.pf3_bar4_type {Memory} \
  CONFIG.pf3_bar4_type_mqdma {N/A} \
  CONFIG.pf3_bar5_enabled {true} \
  CONFIG.pf3_bar5_enabled_mqdma {false} \
  CONFIG.pf3_bar5_prefetchable {false} \
  CONFIG.pf3_bar5_prefetchable_mqdma {false} \
  CONFIG.pf3_bar5_scale {Kilobytes} \
  CONFIG.pf3_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar5_size {128} \
  CONFIG.pf3_bar5_size_mqdma {128} \
  CONFIG.pf3_bar5_type {Memory} \
  CONFIG.pf3_bar5_type_mqdma {N/A} \
  CONFIG.pf3_base_class_menu {Memory_controller} \
  CONFIG.pf3_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf3_class_code {058000} \
  CONFIG.pf3_class_code_base {05} \
  CONFIG.pf3_class_code_base_mqdma {05} \
  CONFIG.pf3_class_code_interface {00} \
  CONFIG.pf3_class_code_interface_mqdma {00} \
  CONFIG.pf3_class_code_mqdma {058000} \
  CONFIG.pf3_class_code_sub {80} \
  CONFIG.pf3_class_code_sub_mqdma {80} \
  CONFIG.pf3_device_id {1039} \
  CONFIG.pf3_expansion_rom_enabled_mqdma {false} \
  CONFIG.pf3_expansion_rom_scale_mqdma {Kilobytes} \
  CONFIG.pf3_expansion_rom_size_mqdma {2} \
  CONFIG.pf3_expansion_rom_type_mqdma {N/A} \
  CONFIG.pf3_msi_enabled {false} \
  CONFIG.pf3_msix_enabled_mqdma {false} \
  CONFIG.pf3_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf3_sriov_bar0_64bit {false} \
  CONFIG.pf3_sriov_bar0_enabled {true} \
  CONFIG.pf3_sriov_bar0_prefetchable {false} \
  CONFIG.pf3_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar0_size {2} \
  CONFIG.pf3_sriov_bar0_type {DMA} \
  CONFIG.pf3_sriov_bar1_64bit {false} \
  CONFIG.pf3_sriov_bar1_enabled {false} \
  CONFIG.pf3_sriov_bar1_prefetchable {false} \
  CONFIG.pf3_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar1_size {2} \
  CONFIG.pf3_sriov_bar1_type {N/A} \
  CONFIG.pf3_sriov_bar2_64bit {false} \
  CONFIG.pf3_sriov_bar2_enabled {false} \
  CONFIG.pf3_sriov_bar2_prefetchable {false} \
  CONFIG.pf3_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar2_size {2} \
  CONFIG.pf3_sriov_bar2_type {N/A} \
  CONFIG.pf3_sriov_bar3_64bit {false} \
  CONFIG.pf3_sriov_bar3_enabled {false} \
  CONFIG.pf3_sriov_bar3_prefetchable {false} \
  CONFIG.pf3_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar3_size {2} \
  CONFIG.pf3_sriov_bar3_type {N/A} \
  CONFIG.pf3_sriov_bar4_64bit {false} \
  CONFIG.pf3_sriov_bar4_enabled {false} \
  CONFIG.pf3_sriov_bar4_prefetchable {false} \
  CONFIG.pf3_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar4_size {2} \
  CONFIG.pf3_sriov_bar4_type {N/A} \
  CONFIG.pf3_sriov_bar5_64bit {false} \
  CONFIG.pf3_sriov_bar5_enabled {false} \
  CONFIG.pf3_sriov_bar5_prefetchable {false} \
  CONFIG.pf3_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar5_size {2} \
  CONFIG.pf3_sriov_bar5_type {N/A} \
  CONFIG.pf3_sub_class_interface_menu {Other_memory_controller} \
  CONFIG.pf3_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf3_vendor_id_mqdma {10EE} \
  CONFIG.pipe_line_stage {2} \
  CONFIG.pipe_sim {false} \
  CONFIG.pl_link_cap_max_link_speed {8.0_GT/s} \
  CONFIG.pl_link_cap_max_link_width {X8} \
  CONFIG.plltype {QPLL1} \
  CONFIG.ref_clk_freq {100_MHz} \
  CONFIG.rx_detect {Default} \
  CONFIG.s_axi_id_width {4} \
  CONFIG.select_quad {GTH_Quad_225} \
  CONFIG.set_finite_credit {false} \
  CONFIG.silicon_rev {Pre-Production} \
  CONFIG.split_dma {false} \
  CONFIG.sys_reset_polarity {ACTIVE_LOW} \
  CONFIG.timeout0_sel {14} \
  CONFIG.timeout1_sel {15} \
  CONFIG.timeout_mult {3} \
  CONFIG.tl_credits_cd {15} \
  CONFIG.tl_credits_ch {15} \
  CONFIG.tl_pf_enable_reg {1} \
  CONFIG.type1_membase_memlimit_enable {Disabled} \
  CONFIG.type1_prefetchable_membase_memlimit {Disabled} \
  CONFIG.usplus_es1_seqnum_bypass {false} \
  CONFIG.usr_irq_exdes {false} \
  CONFIG.vcu118_board {false} \
  CONFIG.vendor_id {10EE} \
  CONFIG.vu9p_board {false} \
  CONFIG.vu9p_tul_ex {false} \
  CONFIG.xdma_axi_intf_mm {AXI_Memory_Mapped} \
  CONFIG.xdma_axilite_slave {false} \
  CONFIG.xdma_dsc_bypass {false} \
  CONFIG.xdma_en {true} \
  CONFIG.xdma_non_incremental_exdes {false} \
  CONFIG.xdma_num_usr_irq {1} \
  CONFIG.xdma_pcie_64bit_en {false} \
  CONFIG.xdma_pcie_prefetchable {false} \
  CONFIG.xdma_rnum_chnl {2} \
  CONFIG.xdma_rnum_rids {32} \
  CONFIG.xdma_scale {Kilobytes} \
  CONFIG.xdma_size {64} \
  CONFIG.xdma_st_infinite_desc_exdes {false} \
  CONFIG.xdma_sts_ports {true} \
  CONFIG.xdma_wnum_chnl {2} \
  CONFIG.xdma_wnum_rids {16} \
  CONFIG.xlnx_ref_board {None} " [get_ips xdma_and_ram_xdma_0_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 11 13:50:49 2020
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'ten_gig_eth_pcs_pma_0'

1. Summary
----------

SUCCESS in the upgrade of ten_gig_eth_pcs_pma_0 (xilinx.com:ip:ten_gig_eth_pcs_pma:6.0) from (Rev. 7) to (Rev. 11)

2. Upgrade messages
-------------------

Removed parameter vu_gt_type
Added parameter vu_gt_type with value GTH (source 'default')






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 11 13:50:30 2020
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'ten_gig_eth_mac_0'

1. Summary
----------

SUCCESS in the upgrade of ten_gig_eth_mac_0 (xilinx.com:ip:ten_gig_eth_mac:15.1) from (Rev. 2) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:10 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'udp_tx_data_fifo'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of udp_tx_data_fifo (xilinx.com:ip:fifo_generator:13.2 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'udp_tx_data_fifo'. These changes may impact your design.


-Upgrade has added port 'rd_rst_busy'

-Upgrade has added port 'wr_rst_busy'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:09 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'udp_rx_ram_8_2048'

1. Summary
----------

SUCCESS in the conversion of udp_rx_ram_8_2048 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:08 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'udp_checksum_fifo'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of udp_checksum_fifo (xilinx.com:ip:fifo_generator:13.2 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'udp_checksum_fifo'. These changes may impact your design.


-Upgrade has added port 'rd_rst_busy'

-Upgrade has added port 'wr_rst_busy'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:07 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'icmp_rx_ram_8_256'

1. Summary
----------

SUCCESS in the conversion of icmp_rx_ram_8_256 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:06 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_0'

1. Summary
----------

SUCCESS in the conversion of blk_mem_gen_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:03 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_xdma_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of PCIe_xdma_0_1 (xilinx.com:ip:xdma:4.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'PCIe_xdma_0_1'.


-Upgrade has added interface 'pcie3_us_int_shared_logic' (xilinx.com:display_xdma:int_shared_logic:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'PCIe_xdma_0_1'. These changes may impact your design.


-Upgrade has added port 'int_qpll1lock_out'

-Upgrade has added port 'int_qpll1outclk_out'

-Upgrade has added port 'int_qpll1outrefclk_out'

-Upgrade has added port 'sys_clk_gt'


4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'select_quad' from 'GTH_Quad_225' to 'GTH_Quad_128' has been ignored for IP 'PCIe_xdma_0_1'

An attempt to modify the value of disabled parameter 'coreclk_freq' from '250' to '500' has been ignored for IP 'PCIe_xdma_0_1'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:xdma:4.0 -user_name PCIe_xdma_0_1
set_property -dict "\
  CONFIG.BASEADDR {0x00001000} \
  CONFIG.CLK.SYS_CLK.ASSOCIATED_BUSIF {} \
  CONFIG.CLK.SYS_CLK.ASSOCIATED_RESET {} \
  CONFIG.CLK.SYS_CLK.CLK_DOMAIN {PCIe_util_ds_buf_0_0_IBUF_OUT} \
  CONFIG.CLK.SYS_CLK.FREQ_HZ {100000000} \
  CONFIG.CLK.SYS_CLK.PHASE {0.000} \
  CONFIG.CLK.axi_aclk.ASSOCIATED_BUSIF {M_AXI:S_AXI_B:M_AXI_LITE:S_AXI_LITE:s_axil_dvsec:s_axil_bram:s_axil_ats:M_AXI_BYPASS:M_AXI_B:S_AXIS_C2H_0:S_AXIS_C2H_1:S_AXIS_C2H_2:S_AXIS_C2H_3:M_AXIS_H2C_0:M_AXIS_H2C_1:M_AXIS_H2C_2:M_AXIS_H2C_3:sc0_ats_m_axis_cq:sc0_ats_m_axis_rc:sc0_ats_s_axis_cc:sc0_ats_s_axis_rq:sc1_ats_m_axis_cq:sc1_ats_m_axis_rc:sc1_ats_s_axis_cc:sc1_ats_s_axis_rq} \
  CONFIG.CLK.axi_aclk.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.CLK.axi_aclk.CLK_DOMAIN {PCIe_xdma_0_1_axi_aclk} \
  CONFIG.CLK.axi_aclk.FREQ_HZ {125000000} \
  CONFIG.CLK.axi_aclk.PHASE {0.000} \
  CONFIG.Component_Name {PCIe_xdma_0_1} \
  CONFIG.HIGHADDR {0x00001FFF} \
  CONFIG.INS_LOSS_NYQ {15} \
  CONFIG.MSI_X_OPTIONS {None} \
  CONFIG.M_AXI.ADDR_WIDTH {64} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {PCIe_xdma_0_1_axi_aclk} \
  CONFIG.M_AXI.DATA_WIDTH {128} \
  CONFIG.M_AXI.FREQ_HZ {125000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {0} \
  CONFIG.M_AXI.HAS_BURST.VALUE_SRC {CONSTANT} \
  CONFIG.M_AXI.HAS_CACHE {1} \
  CONFIG.M_AXI.HAS_LOCK {1} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {0} \
  CONFIG.M_AXI.HAS_REGION {0} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {4} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {256} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {32} \
  CONFIG.M_AXI.NUM_READ_THREADS {2} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {2} \
  CONFIG.M_AXI.PHASE {0.000} \
  CONFIG.M_AXI.PROTOCOL {AXI4} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.PCIE_BOARD_INTERFACE {Custom} \
  CONFIG.PF0_DEVICE_ID_mqdma {9024} \
  CONFIG.PF0_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF0_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF0_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF0_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF0_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF0_REVISION_ID_mqdma {00} \
  CONFIG.PF0_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF0_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF0_SRIOV_FUNC_DEP_LINK {0000} \
  CONFIG.PF0_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF0_SRIOV_VF_DEVICE_ID {0000} \
  CONFIG.PF0_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF0_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF1_DEVICE_ID_mqdma {0007} \
  CONFIG.PF1_INTERRUPT_PIN {NONE} \
  CONFIG.PF1_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF1_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF1_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF1_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF1_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF1_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF1_REVISION_ID {00} \
  CONFIG.PF1_REVISION_ID_mqdma {00} \
  CONFIG.PF1_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF1_SRIOV_CAP_VER {1} \
  CONFIG.PF1_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF1_SRIOV_FUNC_DEP_LINK {0001} \
  CONFIG.PF1_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF1_SRIOV_VF_DEVICE_ID {0000} \
  CONFIG.PF1_SUBSYSTEM_ID {0007} \
  CONFIG.PF1_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF1_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF1_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF1_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PF2_DEVICE_ID_mqdma {9024} \
  CONFIG.PF2_INTERRUPT_PIN {NONE} \
  CONFIG.PF2_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF2_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF2_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF2_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF2_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF2_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF2_REVISION_ID {00} \
  CONFIG.PF2_REVISION_ID_mqdma {00} \
  CONFIG.PF2_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF2_SRIOV_CAP_VER {1} \
  CONFIG.PF2_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF2_SRIOV_FUNC_DEP_LINK {0002} \
  CONFIG.PF2_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF2_SRIOV_VF_DEVICE_ID {0000} \
  CONFIG.PF2_SUBSYSTEM_ID {0007} \
  CONFIG.PF2_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF2_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF2_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF2_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PF3_DEVICE_ID_mqdma {9024} \
  CONFIG.PF3_INTERRUPT_PIN {NONE} \
  CONFIG.PF3_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF3_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF3_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF3_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF3_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF3_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF3_REVISION_ID {00} \
  CONFIG.PF3_REVISION_ID_mqdma {00} \
  CONFIG.PF3_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF3_SRIOV_CAP_VER {1} \
  CONFIG.PF3_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF3_SRIOV_FUNC_DEP_LINK {0003} \
  CONFIG.PF3_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF3_SRIOV_VF_DEVICE_ID {0000} \
  CONFIG.PF3_SUBSYSTEM_ID {0007} \
  CONFIG.PF3_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF3_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF3_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF3_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PHY_LP_TXPRESET {4} \
  CONFIG.RST.axi_aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.RST.sys_rst_n.BOARD.ASSOCIATED_PARAM {SYS_RST_N_BOARD_INTERFACE} \
  CONFIG.RST.sys_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.RST.sys_rst_n.TYPE {PCIE_PERST} \
  CONFIG.RST.user_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.RX_PPM_OFFSET {0} \
  CONFIG.RX_SSC_PPM {0} \
  CONFIG.SRIOV_CAP_ENABLE {false} \
  CONFIG.SRIOV_FIRST_VF_OFFSET {1} \
  CONFIG.SYS_RST_N_BOARD_INTERFACE {Custom} \
  CONFIG.Shared_Logic {1} \
  CONFIG.Shared_Logic_Both {false} \
  CONFIG.Shared_Logic_Clk {false} \
  CONFIG.Shared_Logic_Gtc {false} \
  CONFIG.acs_ext_cap_enable {false} \
  CONFIG.axi_aclk_loopback {false} \
  CONFIG.axi_addr_width {64} \
  CONFIG.axi_bypass_64bit_en {false} \
  CONFIG.axi_bypass_prefetchable {false} \
  CONFIG.axi_data_width {128_bit} \
  CONFIG.axi_id_width {4} \
  CONFIG.axi_vip_in_exdes {false} \
  CONFIG.axibar2pciebar_0 {0x0000000000000000} \
  CONFIG.axibar2pciebar_1 {0x0000000000000000} \
  CONFIG.axibar2pciebar_2 {0x0000000000000000} \
  CONFIG.axibar2pciebar_3 {0x0000000000000000} \
  CONFIG.axibar2pciebar_4 {0x0000000000000000} \
  CONFIG.axibar2pciebar_5 {0x0000000000000000} \
  CONFIG.axibar_0 {0x0000000000000000} \
  CONFIG.axibar_1 {0x0000000000000000} \
  CONFIG.axibar_2 {0x0000000000000000} \
  CONFIG.axibar_3 {0x0000000000000000} \
  CONFIG.axibar_4 {0x0000000000000000} \
  CONFIG.axibar_5 {0x0000000000000000} \
  CONFIG.axibar_highaddr_0 {0x0000000000000000} \
  CONFIG.axibar_highaddr_1 {0x0000000000000000} \
  CONFIG.axibar_highaddr_2 {0x0000000000000000} \
  CONFIG.axibar_highaddr_3 {0x0000000000000000} \
  CONFIG.axibar_highaddr_4 {0x0000000000000000} \
  CONFIG.axibar_highaddr_5 {0x0000000000000000} \
  CONFIG.axibar_num {1} \
  CONFIG.axil_master_64bit_en {false} \
  CONFIG.axil_master_prefetchable {false} \
  CONFIG.axilite_master_en {false} \
  CONFIG.axilite_master_scale {Megabytes} \
  CONFIG.axilite_master_size {1} \
  CONFIG.axist_bypass_en {false} \
  CONFIG.axist_bypass_scale {Megabytes} \
  CONFIG.axist_bypass_size {1} \
  CONFIG.axisten_freq {125} \
  CONFIG.axisten_if_enable_msg_route {27FFF} \
  CONFIG.bar0_indicator {1} \
  CONFIG.bar1_indicator {0} \
  CONFIG.bar2_indicator {0} \
  CONFIG.bar3_indicator {0} \
  CONFIG.bar4_indicator {0} \
  CONFIG.bar5_indicator {0} \
  CONFIG.bar_indicator {BAR_0} \
  CONFIG.barlite2 {0} \
  CONFIG.bridge_registers_offset_enable {false} \
  CONFIG.c_ats_enable {false} \
  CONFIG.c_m_axi_num_read {8} \
  CONFIG.c_m_axi_num_write {8} \
  CONFIG.c_pri_enable {false} \
  CONFIG.c_s_axi_num_read {8} \
  CONFIG.c_s_axi_num_write {8} \
  CONFIG.c_s_axi_supports_narrow_burst {false} \
  CONFIG.cfg_ext_if {false} \
  CONFIG.cfg_mgmt_if {true} \
  CONFIG.comp_timeout {50ms} \
  CONFIG.copy_pf0 {true} \
  CONFIG.copy_sriov_pf0 {true} \
  CONFIG.coreclk_freq {500} \
  CONFIG.dedicate_perst {true} \
  CONFIG.device_port_type {PCI_Express_Endpoint_device} \
  CONFIG.disable_bram_pipeline {false} \
  CONFIG.disable_eq_synchronizer {false} \
  CONFIG.dma_reset_source_sel {User_Reset} \
  CONFIG.drp_clk_sel {Internal} \
  CONFIG.dsc_bypass_rd {0000} \
  CONFIG.dsc_bypass_rd_out {0000} \
  CONFIG.dsc_bypass_wr {0000} \
  CONFIG.dsc_bypass_wr_out {0000} \
  CONFIG.en_axi_master_if {true} \
  CONFIG.en_axi_mm_mqdma {true} \
  CONFIG.en_axi_slave_if {true} \
  CONFIG.en_axi_st_mqdma {false} \
  CONFIG.en_bridge {false} \
  CONFIG.en_coreclk_es1 {false} \
  CONFIG.en_dbg_descramble {false} \
  CONFIG.en_debug_ports {false} \
  CONFIG.en_dma_and_bridge {false} \
  CONFIG.en_ext_ch_gt_drp {false} \
  CONFIG.en_gt_selection {false} \
  CONFIG.en_l23_entry {false} \
  CONFIG.en_mqdma {false} \
  CONFIG.en_pcie_drp {false} \
  CONFIG.en_transceiver_status_ports {false} \
  CONFIG.enable_auto_rxeq {False} \
  CONFIG.enable_ccix {FALSE} \
  CONFIG.enable_code {0000} \
  CONFIG.enable_gen4 {false} \
  CONFIG.enable_ibert {false} \
  CONFIG.enable_jtag_dbg {false} \
  CONFIG.enable_more_clk {false} \
  CONFIG.enable_pcie_debug {False} \
  CONFIG.enable_resource_reduction {false} \
  CONFIG.ext_startup_primitive {false} \
  CONFIG.ext_sys_clk_bufg {false} \
  CONFIG.ext_xvc_vsec_enable {false} \
  CONFIG.free_run_freq {100_MHz} \
  CONFIG.functional_mode {DMA} \
  CONFIG.gen4_eieos_0s7 {true} \
  CONFIG.gtcom_in_core_usp {2} \
  CONFIG.gtwiz_in_core_us {1} \
  CONFIG.gtwiz_in_core_usp {1} \
  CONFIG.include_baroffset_reg {true} \
  CONFIG.ins_loss_profile {Add-in_Card} \
  CONFIG.legacy_cfg_ext_if {false} \
  CONFIG.mcap_enablement {None} \
  CONFIG.mode_selection {Advanced} \
  CONFIG.mult_pf_des {false} \
  CONFIG.num_queues {1} \
  CONFIG.old_bridge_timeout {false} \
  CONFIG.parity_settings {None} \
  CONFIG.pcie_blk_locn {X0Y0} \
  CONFIG.pcie_extended_tag {true} \
  CONFIG.pcie_id_if {false} \
  CONFIG.pcie_mgt.BOARD.ASSOCIATED_PARAM {PCIE_BOARD_INTERFACE} \
  CONFIG.pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pciebar2axibar_axil_master {0x0000000000000000} \
  CONFIG.pciebar2axibar_axist_bypass {0x0000000000000000} \
  CONFIG.pciebar2axibar_xdma {0x0000000000000000} \
  CONFIG.performance {false} \
  CONFIG.pf0_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.pf0_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf0_ari_enabled {false} \
  CONFIG.pf0_bar0_64bit {false} \
  CONFIG.pf0_bar0_64bit_mqdma {false} \
  CONFIG.pf0_bar0_enabled {true} \
  CONFIG.pf0_bar0_enabled_mqdma {true} \
  CONFIG.pf0_bar0_prefetchable {false} \
  CONFIG.pf0_bar0_prefetchable_mqdma {false} \
  CONFIG.pf0_bar0_scale {Kilobytes} \
  CONFIG.pf0_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar0_size {128} \
  CONFIG.pf0_bar0_size_mqdma {128} \
  CONFIG.pf0_bar0_type {Memory} \
  CONFIG.pf0_bar0_type_mqdma {DMA} \
  CONFIG.pf0_bar1_64bit {false} \
  CONFIG.pf0_bar1_64bit_mqdma {false} \
  CONFIG.pf0_bar1_enabled {false} \
  CONFIG.pf0_bar1_enabled_mqdma {false} \
  CONFIG.pf0_bar1_prefetchable {false} \
  CONFIG.pf0_bar1_prefetchable_mqdma {false} \
  CONFIG.pf0_bar1_scale {Kilobytes} \
  CONFIG.pf0_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar1_size {4} \
  CONFIG.pf0_bar1_size_mqdma {128} \
  CONFIG.pf0_bar1_type {Memory} \
  CONFIG.pf0_bar1_type_mqdma {N/A} \
  CONFIG.pf0_bar2_64bit {false} \
  CONFIG.pf0_bar2_64bit_mqdma {false} \
  CONFIG.pf0_bar2_enabled {false} \
  CONFIG.pf0_bar2_enabled_mqdma {false} \
  CONFIG.pf0_bar2_prefetchable {false} \
  CONFIG.pf0_bar2_prefetchable_mqdma {false} \
  CONFIG.pf0_bar2_scale {Kilobytes} \
  CONFIG.pf0_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar2_size {4} \
  CONFIG.pf0_bar2_size_mqdma {128} \
  CONFIG.pf0_bar2_type {Memory} \
  CONFIG.pf0_bar2_type_mqdma {N/A} \
  CONFIG.pf0_bar3_64bit {false} \
  CONFIG.pf0_bar3_64bit_mqdma {false} \
  CONFIG.pf0_bar3_enabled {false} \
  CONFIG.pf0_bar3_enabled_mqdma {false} \
  CONFIG.pf0_bar3_prefetchable {false} \
  CONFIG.pf0_bar3_prefetchable_mqdma {false} \
  CONFIG.pf0_bar3_scale {Kilobytes} \
  CONFIG.pf0_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar3_size {4} \
  CONFIG.pf0_bar3_size_mqdma {128} \
  CONFIG.pf0_bar3_type {Memory} \
  CONFIG.pf0_bar3_type_mqdma {N/A} \
  CONFIG.pf0_bar4_64bit {false} \
  CONFIG.pf0_bar4_64bit_mqdma {false} \
  CONFIG.pf0_bar4_enabled {false} \
  CONFIG.pf0_bar4_enabled_mqdma {false} \
  CONFIG.pf0_bar4_prefetchable {false} \
  CONFIG.pf0_bar4_prefetchable_mqdma {false} \
  CONFIG.pf0_bar4_scale {Kilobytes} \
  CONFIG.pf0_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar4_size {4} \
  CONFIG.pf0_bar4_size_mqdma {128} \
  CONFIG.pf0_bar4_type {Memory} \
  CONFIG.pf0_bar4_type_mqdma {N/A} \
  CONFIG.pf0_bar5_64bit {false} \
  CONFIG.pf0_bar5_enabled {false} \
  CONFIG.pf0_bar5_enabled_mqdma {false} \
  CONFIG.pf0_bar5_prefetchable {false} \
  CONFIG.pf0_bar5_prefetchable_mqdma {false} \
  CONFIG.pf0_bar5_scale {Kilobytes} \
  CONFIG.pf0_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar5_size {4} \
  CONFIG.pf0_bar5_size_mqdma {128} \
  CONFIG.pf0_bar5_type {Memory} \
  CONFIG.pf0_bar5_type_mqdma {N/A} \
  CONFIG.pf0_base_class_menu {Simple_communication_controllers} \
  CONFIG.pf0_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf0_class_code {058000} \
  CONFIG.pf0_class_code_base {05} \
  CONFIG.pf0_class_code_base_mqdma {05} \
  CONFIG.pf0_class_code_interface {00} \
  CONFIG.pf0_class_code_interface_mqdma {00} \
  CONFIG.pf0_class_code_mqdma {058000} \
  CONFIG.pf0_class_code_sub {80} \
  CONFIG.pf0_class_code_sub_mqdma {80} \
  CONFIG.pf0_device_id {7024} \
  CONFIG.pf0_expansion_rom_enabled_mqdma {false} \
  CONFIG.pf0_expansion_rom_scale_mqdma {Kilobytes} \
  CONFIG.pf0_expansion_rom_size_mqdma {2} \
  CONFIG.pf0_expansion_rom_type_mqdma {N/A} \
  CONFIG.pf0_interrupt_pin {INTA} \
  CONFIG.pf0_link_status_slot_clock_config {true} \
  CONFIG.pf0_msi_cap_multimsgcap {1_vector} \
  CONFIG.pf0_msi_enabled {true} \
  CONFIG.pf0_msix_cap_pba_bir {BAR_0} \
  CONFIG.pf0_msix_cap_pba_offset {00000000} \
  CONFIG.pf0_msix_cap_table_bir {BAR_0} \
  CONFIG.pf0_msix_cap_table_offset {00000000} \
  CONFIG.pf0_msix_cap_table_size {000} \
  CONFIG.pf0_msix_enabled {false} \
  CONFIG.pf0_msix_enabled_mqdma {false} \
  CONFIG.pf0_msix_impl_locn {Internal} \
  CONFIG.pf0_revision_id {00} \
  CONFIG.pf0_sriov_bar0_64bit {false} \
  CONFIG.pf0_sriov_bar0_enabled {true} \
  CONFIG.pf0_sriov_bar0_prefetchable {false} \
  CONFIG.pf0_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar0_size {2} \
  CONFIG.pf0_sriov_bar0_type {DMA} \
  CONFIG.pf0_sriov_bar1_64bit {false} \
  CONFIG.pf0_sriov_bar1_enabled {false} \
  CONFIG.pf0_sriov_bar1_prefetchable {false} \
  CONFIG.pf0_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar1_size {2} \
  CONFIG.pf0_sriov_bar1_type {N/A} \
  CONFIG.pf0_sriov_bar2_64bit {false} \
  CONFIG.pf0_sriov_bar2_enabled {false} \
  CONFIG.pf0_sriov_bar2_prefetchable {false} \
  CONFIG.pf0_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar2_size {2} \
  CONFIG.pf0_sriov_bar2_type {N/A} \
  CONFIG.pf0_sriov_bar3_64bit {false} \
  CONFIG.pf0_sriov_bar3_enabled {false} \
  CONFIG.pf0_sriov_bar3_prefetchable {false} \
  CONFIG.pf0_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar3_size {2} \
  CONFIG.pf0_sriov_bar3_type {N/A} \
  CONFIG.pf0_sriov_bar4_64bit {false} \
  CONFIG.pf0_sriov_bar4_enabled {false} \
  CONFIG.pf0_sriov_bar4_prefetchable {false} \
  CONFIG.pf0_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar4_size {2} \
  CONFIG.pf0_sriov_bar4_type {N/A} \
  CONFIG.pf0_sriov_bar5_64bit {false} \
  CONFIG.pf0_sriov_bar5_enabled {false} \
  CONFIG.pf0_sriov_bar5_prefetchable {false} \
  CONFIG.pf0_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar5_size {2} \
  CONFIG.pf0_sriov_bar5_type {N/A} \
  CONFIG.pf0_sriov_cap_ver {1} \
  CONFIG.pf0_sub_class_interface_menu {Generic_XT_compatible_serial_controller} \
  CONFIG.pf0_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf0_subsystem_id {0007} \
  CONFIG.pf0_subsystem_vendor_id {10EE} \
  CONFIG.pf0_vendor_id_mqdma {10EE} \
  CONFIG.pf1_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf1_bar0_64bit {false} \
  CONFIG.pf1_bar0_64bit_mqdma {false} \
  CONFIG.pf1_bar0_enabled {true} \
  CONFIG.pf1_bar0_enabled_mqdma {true} \
  CONFIG.pf1_bar0_prefetchable {false} \
  CONFIG.pf1_bar0_prefetchable_mqdma {false} \
  CONFIG.pf1_bar0_scale {Kilobytes} \
  CONFIG.pf1_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar0_size {128} \
  CONFIG.pf1_bar0_size_mqdma {128} \
  CONFIG.pf1_bar0_type {Memory} \
  CONFIG.pf1_bar0_type_mqdma {DMA} \
  CONFIG.pf1_bar1_64bit {false} \
  CONFIG.pf1_bar1_64bit_mqdma {false} \
  CONFIG.pf1_bar1_enabled {false} \
  CONFIG.pf1_bar1_enabled_mqdma {false} \
  CONFIG.pf1_bar1_prefetchable {false} \
  CONFIG.pf1_bar1_prefetchable_mqdma {false} \
  CONFIG.pf1_bar1_scale {Kilobytes} \
  CONFIG.pf1_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar1_size {128} \
  CONFIG.pf1_bar1_size_mqdma {128} \
  CONFIG.pf1_bar1_type {Memory} \
  CONFIG.pf1_bar1_type_mqdma {N/A} \
  CONFIG.pf1_bar2_64bit {false} \
  CONFIG.pf1_bar2_64bit_mqdma {false} \
  CONFIG.pf1_bar2_enabled {false} \
  CONFIG.pf1_bar2_enabled_mqdma {false} \
  CONFIG.pf1_bar2_prefetchable {false} \
  CONFIG.pf1_bar2_prefetchable_mqdma {false} \
  CONFIG.pf1_bar2_scale {Kilobytes} \
  CONFIG.pf1_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar2_size {128} \
  CONFIG.pf1_bar2_size_mqdma {128} \
  CONFIG.pf1_bar2_type {Memory} \
  CONFIG.pf1_bar2_type_mqdma {N/A} \
  CONFIG.pf1_bar3_64bit {false} \
  CONFIG.pf1_bar3_64bit_mqdma {false} \
  CONFIG.pf1_bar3_enabled {false} \
  CONFIG.pf1_bar3_enabled_mqdma {false} \
  CONFIG.pf1_bar3_prefetchable {false} \
  CONFIG.pf1_bar3_prefetchable_mqdma {false} \
  CONFIG.pf1_bar3_scale {Kilobytes} \
  CONFIG.pf1_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar3_size {128} \
  CONFIG.pf1_bar3_size_mqdma {128} \
  CONFIG.pf1_bar3_type {Memory} \
  CONFIG.pf1_bar3_type_mqdma {N/A} \
  CONFIG.pf1_bar4_64bit {false} \
  CONFIG.pf1_bar4_64bit_mqdma {false} \
  CONFIG.pf1_bar4_enabled {false} \
  CONFIG.pf1_bar4_enabled_mqdma {false} \
  CONFIG.pf1_bar4_prefetchable {false} \
  CONFIG.pf1_bar4_prefetchable_mqdma {false} \
  CONFIG.pf1_bar4_scale {Kilobytes} \
  CONFIG.pf1_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar4_size {128} \
  CONFIG.pf1_bar4_size_mqdma {128} \
  CONFIG.pf1_bar4_type {Memory} \
  CONFIG.pf1_bar4_type_mqdma {N/A} \
  CONFIG.pf1_bar5_enabled {false} \
  CONFIG.pf1_bar5_enabled_mqdma {false} \
  CONFIG.pf1_bar5_prefetchable {false} \
  CONFIG.pf1_bar5_prefetchable_mqdma {false} \
  CONFIG.pf1_bar5_scale {Kilobytes} \
  CONFIG.pf1_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar5_size {128} \
  CONFIG.pf1_bar5_size_mqdma {128} \
  CONFIG.pf1_bar5_type {Memory} \
  CONFIG.pf1_bar5_type_mqdma {N/A} \
  CONFIG.pf1_base_class_menu {Simple_communication_controllers} \
  CONFIG.pf1_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf1_class_code {070001} \
  CONFIG.pf1_class_code_base {07} \
  CONFIG.pf1_class_code_base_mqdma {05} \
  CONFIG.pf1_class_code_interface {01} \
  CONFIG.pf1_class_code_interface_mqdma {00} \
  CONFIG.pf1_class_code_mqdma {058000} \
  CONFIG.pf1_class_code_sub {00} \
  CONFIG.pf1_class_code_sub_mqdma {80} \
  CONFIG.pf1_device_id {1041} \
  CONFIG.pf1_expansion_rom_enabled_mqdma {false} \
  CONFIG.pf1_expansion_rom_scale_mqdma {Kilobytes} \
  CONFIG.pf1_expansion_rom_size_mqdma {2} \
  CONFIG.pf1_expansion_rom_type_mqdma {N/A} \
  CONFIG.pf1_msi_enabled {false} \
  CONFIG.pf1_msix_cap_pba_bir {BAR_0} \
  CONFIG.pf1_msix_cap_pba_offset {00009FE0} \
  CONFIG.pf1_msix_cap_table_bir {BAR_0} \
  CONFIG.pf1_msix_cap_table_offset {00009000} \
  CONFIG.pf1_msix_cap_table_size {020} \
  CONFIG.pf1_msix_enabled {false} \
  CONFIG.pf1_msix_enabled_mqdma {false} \
  CONFIG.pf1_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf1_sriov_bar0_64bit {false} \
  CONFIG.pf1_sriov_bar0_enabled {true} \
  CONFIG.pf1_sriov_bar0_prefetchable {false} \
  CONFIG.pf1_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar0_size {2} \
  CONFIG.pf1_sriov_bar0_type {DMA} \
  CONFIG.pf1_sriov_bar1_64bit {false} \
  CONFIG.pf1_sriov_bar1_enabled {false} \
  CONFIG.pf1_sriov_bar1_prefetchable {false} \
  CONFIG.pf1_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar1_size {2} \
  CONFIG.pf1_sriov_bar1_type {N/A} \
  CONFIG.pf1_sriov_bar2_64bit {false} \
  CONFIG.pf1_sriov_bar2_enabled {false} \
  CONFIG.pf1_sriov_bar2_prefetchable {false} \
  CONFIG.pf1_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar2_size {2} \
  CONFIG.pf1_sriov_bar2_type {N/A} \
  CONFIG.pf1_sriov_bar3_64bit {false} \
  CONFIG.pf1_sriov_bar3_enabled {false} \
  CONFIG.pf1_sriov_bar3_prefetchable {false} \
  CONFIG.pf1_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar3_size {2} \
  CONFIG.pf1_sriov_bar3_type {N/A} \
  CONFIG.pf1_sriov_bar4_64bit {false} \
  CONFIG.pf1_sriov_bar4_enabled {false} \
  CONFIG.pf1_sriov_bar4_prefetchable {false} \
  CONFIG.pf1_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar4_size {2} \
  CONFIG.pf1_sriov_bar4_type {N/A} \
  CONFIG.pf1_sriov_bar5_64bit {false} \
  CONFIG.pf1_sriov_bar5_enabled {false} \
  CONFIG.pf1_sriov_bar5_prefetchable {false} \
  CONFIG.pf1_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar5_size {2} \
  CONFIG.pf1_sriov_bar5_type {N/A} \
  CONFIG.pf1_sub_class_interface_menu {16450_compatible_serial_controller} \
  CONFIG.pf1_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf1_vendor_id {10EE} \
  CONFIG.pf1_vendor_id_mqdma {10EE} \
  CONFIG.pf2_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf2_bar0_64bit {false} \
  CONFIG.pf2_bar0_64bit_mqdma {false} \
  CONFIG.pf2_bar0_enabled {true} \
  CONFIG.pf2_bar0_enabled_mqdma {true} \
  CONFIG.pf2_bar0_prefetchable {false} \
  CONFIG.pf2_bar0_prefetchable_mqdma {false} \
  CONFIG.pf2_bar0_scale {Kilobytes} \
  CONFIG.pf2_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar0_size {128} \
  CONFIG.pf2_bar0_size_mqdma {128} \
  CONFIG.pf2_bar0_type {Memory} \
  CONFIG.pf2_bar0_type_mqdma {DMA} \
  CONFIG.pf2_bar1_64bit {false} \
  CONFIG.pf2_bar1_64bit_mqdma {false} \
  CONFIG.pf2_bar1_enabled {true} \
  CONFIG.pf2_bar1_enabled_mqdma {false} \
  CONFIG.pf2_bar1_prefetchable {false} \
  CONFIG.pf2_bar1_prefetchable_mqdma {false} \
  CONFIG.pf2_bar1_scale {Kilobytes} \
  CONFIG.pf2_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar1_size {128} \
  CONFIG.pf2_bar1_size_mqdma {128} \
  CONFIG.pf2_bar1_type {Memory} \
  CONFIG.pf2_bar1_type_mqdma {N/A} \
  CONFIG.pf2_bar2_64bit {false} \
  CONFIG.pf2_bar2_64bit_mqdma {false} \
  CONFIG.pf2_bar2_enabled {true} \
  CONFIG.pf2_bar2_enabled_mqdma {false} \
  CONFIG.pf2_bar2_prefetchable {false} \
  CONFIG.pf2_bar2_prefetchable_mqdma {false} \
  CONFIG.pf2_bar2_scale {Kilobytes} \
  CONFIG.pf2_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar2_size {128} \
  CONFIG.pf2_bar2_size_mqdma {128} \
  CONFIG.pf2_bar2_type {Memory} \
  CONFIG.pf2_bar2_type_mqdma {N/A} \
  CONFIG.pf2_bar3_64bit {false} \
  CONFIG.pf2_bar3_64bit_mqdma {false} \
  CONFIG.pf2_bar3_enabled {true} \
  CONFIG.pf2_bar3_enabled_mqdma {false} \
  CONFIG.pf2_bar3_prefetchable {false} \
  CONFIG.pf2_bar3_prefetchable_mqdma {false} \
  CONFIG.pf2_bar3_scale {Kilobytes} \
  CONFIG.pf2_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar3_size {128} \
  CONFIG.pf2_bar3_size_mqdma {128} \
  CONFIG.pf2_bar3_type {Memory} \
  CONFIG.pf2_bar3_type_mqdma {N/A} \
  CONFIG.pf2_bar4_64bit {false} \
  CONFIG.pf2_bar4_64bit_mqdma {false} \
  CONFIG.pf2_bar4_enabled {true} \
  CONFIG.pf2_bar4_enabled_mqdma {false} \
  CONFIG.pf2_bar4_prefetchable {false} \
  CONFIG.pf2_bar4_prefetchable_mqdma {false} \
  CONFIG.pf2_bar4_scale {Kilobytes} \
  CONFIG.pf2_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar4_size {128} \
  CONFIG.pf2_bar4_size_mqdma {128} \
  CONFIG.pf2_bar4_type {Memory} \
  CONFIG.pf2_bar4_type_mqdma {N/A} \
  CONFIG.pf2_bar5_enabled {true} \
  CONFIG.pf2_bar5_enabled_mqdma {false} \
  CONFIG.pf2_bar5_prefetchable {false} \
  CONFIG.pf2_bar5_prefetchable_mqdma {false} \
  CONFIG.pf2_bar5_scale {Kilobytes} \
  CONFIG.pf2_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar5_size {128} \
  CONFIG.pf2_bar5_size_mqdma {128} \
  CONFIG.pf2_bar5_type {Memory} \
  CONFIG.pf2_bar5_type_mqdma {N/A} \
  CONFIG.pf2_base_class_menu {Memory_controller} \
  CONFIG.pf2_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf2_class_code {058000} \
  CONFIG.pf2_class_code_base {05} \
  CONFIG.pf2_class_code_base_mqdma {05} \
  CONFIG.pf2_class_code_interface {00} \
  CONFIG.pf2_class_code_interface_mqdma {00} \
  CONFIG.pf2_class_code_mqdma {058000} \
  CONFIG.pf2_class_code_sub {80} \
  CONFIG.pf2_class_code_sub_mqdma {80} \
  CONFIG.pf2_device_id {1040} \
  CONFIG.pf2_expansion_rom_enabled_mqdma {false} \
  CONFIG.pf2_expansion_rom_scale_mqdma {Kilobytes} \
  CONFIG.pf2_expansion_rom_size_mqdma {2} \
  CONFIG.pf2_expansion_rom_type_mqdma {N/A} \
  CONFIG.pf2_msi_enabled {false} \
  CONFIG.pf2_msix_enabled_mqdma {false} \
  CONFIG.pf2_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf2_sriov_bar0_64bit {false} \
  CONFIG.pf2_sriov_bar0_enabled {true} \
  CONFIG.pf2_sriov_bar0_prefetchable {false} \
  CONFIG.pf2_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar0_size {2} \
  CONFIG.pf2_sriov_bar0_type {DMA} \
  CONFIG.pf2_sriov_bar1_64bit {false} \
  CONFIG.pf2_sriov_bar1_enabled {false} \
  CONFIG.pf2_sriov_bar1_prefetchable {false} \
  CONFIG.pf2_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar1_size {2} \
  CONFIG.pf2_sriov_bar1_type {N/A} \
  CONFIG.pf2_sriov_bar2_64bit {false} \
  CONFIG.pf2_sriov_bar2_enabled {false} \
  CONFIG.pf2_sriov_bar2_prefetchable {false} \
  CONFIG.pf2_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar2_size {2} \
  CONFIG.pf2_sriov_bar2_type {N/A} \
  CONFIG.pf2_sriov_bar3_64bit {false} \
  CONFIG.pf2_sriov_bar3_enabled {false} \
  CONFIG.pf2_sriov_bar3_prefetchable {false} \
  CONFIG.pf2_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar3_size {2} \
  CONFIG.pf2_sriov_bar3_type {N/A} \
  CONFIG.pf2_sriov_bar4_64bit {false} \
  CONFIG.pf2_sriov_bar4_enabled {false} \
  CONFIG.pf2_sriov_bar4_prefetchable {false} \
  CONFIG.pf2_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar4_size {2} \
  CONFIG.pf2_sriov_bar4_type {N/A} \
  CONFIG.pf2_sriov_bar5_64bit {false} \
  CONFIG.pf2_sriov_bar5_enabled {false} \
  CONFIG.pf2_sriov_bar5_prefetchable {false} \
  CONFIG.pf2_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar5_size {2} \
  CONFIG.pf2_sriov_bar5_type {N/A} \
  CONFIG.pf2_sub_class_interface_menu {Other_memory_controller} \
  CONFIG.pf2_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf2_vendor_id_mqdma {10EE} \
  CONFIG.pf3_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf3_bar0_64bit {false} \
  CONFIG.pf3_bar0_64bit_mqdma {false} \
  CONFIG.pf3_bar0_enabled {true} \
  CONFIG.pf3_bar0_enabled_mqdma {true} \
  CONFIG.pf3_bar0_prefetchable {false} \
  CONFIG.pf3_bar0_prefetchable_mqdma {false} \
  CONFIG.pf3_bar0_scale {Kilobytes} \
  CONFIG.pf3_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar0_size {128} \
  CONFIG.pf3_bar0_size_mqdma {128} \
  CONFIG.pf3_bar0_type {Memory} \
  CONFIG.pf3_bar0_type_mqdma {DMA} \
  CONFIG.pf3_bar1_64bit {false} \
  CONFIG.pf3_bar1_64bit_mqdma {false} \
  CONFIG.pf3_bar1_enabled {true} \
  CONFIG.pf3_bar1_enabled_mqdma {false} \
  CONFIG.pf3_bar1_prefetchable {false} \
  CONFIG.pf3_bar1_prefetchable_mqdma {false} \
  CONFIG.pf3_bar1_scale {Kilobytes} \
  CONFIG.pf3_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar1_size {128} \
  CONFIG.pf3_bar1_size_mqdma {128} \
  CONFIG.pf3_bar1_type {Memory} \
  CONFIG.pf3_bar1_type_mqdma {N/A} \
  CONFIG.pf3_bar2_64bit {false} \
  CONFIG.pf3_bar2_64bit_mqdma {false} \
  CONFIG.pf3_bar2_enabled {true} \
  CONFIG.pf3_bar2_enabled_mqdma {false} \
  CONFIG.pf3_bar2_prefetchable {false} \
  CONFIG.pf3_bar2_prefetchable_mqdma {false} \
  CONFIG.pf3_bar2_scale {Kilobytes} \
  CONFIG.pf3_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar2_size {128} \
  CONFIG.pf3_bar2_size_mqdma {128} \
  CONFIG.pf3_bar2_type {Memory} \
  CONFIG.pf3_bar2_type_mqdma {N/A} \
  CONFIG.pf3_bar3_64bit {false} \
  CONFIG.pf3_bar3_64bit_mqdma {false} \
  CONFIG.pf3_bar3_enabled {true} \
  CONFIG.pf3_bar3_enabled_mqdma {false} \
  CONFIG.pf3_bar3_prefetchable {false} \
  CONFIG.pf3_bar3_prefetchable_mqdma {false} \
  CONFIG.pf3_bar3_scale {Kilobytes} \
  CONFIG.pf3_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar3_size {128} \
  CONFIG.pf3_bar3_size_mqdma {128} \
  CONFIG.pf3_bar3_type {Memory} \
  CONFIG.pf3_bar3_type_mqdma {N/A} \
  CONFIG.pf3_bar4_64bit {false} \
  CONFIG.pf3_bar4_64bit_mqdma {false} \
  CONFIG.pf3_bar4_enabled {true} \
  CONFIG.pf3_bar4_enabled_mqdma {false} \
  CONFIG.pf3_bar4_prefetchable {false} \
  CONFIG.pf3_bar4_prefetchable_mqdma {false} \
  CONFIG.pf3_bar4_scale {Kilobytes} \
  CONFIG.pf3_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar4_size {128} \
  CONFIG.pf3_bar4_size_mqdma {128} \
  CONFIG.pf3_bar4_type {Memory} \
  CONFIG.pf3_bar4_type_mqdma {N/A} \
  CONFIG.pf3_bar5_enabled {true} \
  CONFIG.pf3_bar5_enabled_mqdma {false} \
  CONFIG.pf3_bar5_prefetchable {false} \
  CONFIG.pf3_bar5_prefetchable_mqdma {false} \
  CONFIG.pf3_bar5_scale {Kilobytes} \
  CONFIG.pf3_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar5_size {128} \
  CONFIG.pf3_bar5_size_mqdma {128} \
  CONFIG.pf3_bar5_type {Memory} \
  CONFIG.pf3_bar5_type_mqdma {N/A} \
  CONFIG.pf3_base_class_menu {Memory_controller} \
  CONFIG.pf3_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf3_class_code {058000} \
  CONFIG.pf3_class_code_base {05} \
  CONFIG.pf3_class_code_base_mqdma {05} \
  CONFIG.pf3_class_code_interface {00} \
  CONFIG.pf3_class_code_interface_mqdma {00} \
  CONFIG.pf3_class_code_mqdma {058000} \
  CONFIG.pf3_class_code_sub {80} \
  CONFIG.pf3_class_code_sub_mqdma {80} \
  CONFIG.pf3_device_id {1039} \
  CONFIG.pf3_expansion_rom_enabled_mqdma {false} \
  CONFIG.pf3_expansion_rom_scale_mqdma {Kilobytes} \
  CONFIG.pf3_expansion_rom_size_mqdma {2} \
  CONFIG.pf3_expansion_rom_type_mqdma {N/A} \
  CONFIG.pf3_msi_enabled {false} \
  CONFIG.pf3_msix_enabled_mqdma {false} \
  CONFIG.pf3_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf3_sriov_bar0_64bit {false} \
  CONFIG.pf3_sriov_bar0_enabled {true} \
  CONFIG.pf3_sriov_bar0_prefetchable {false} \
  CONFIG.pf3_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar0_size {2} \
  CONFIG.pf3_sriov_bar0_type {DMA} \
  CONFIG.pf3_sriov_bar1_64bit {false} \
  CONFIG.pf3_sriov_bar1_enabled {false} \
  CONFIG.pf3_sriov_bar1_prefetchable {false} \
  CONFIG.pf3_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar1_size {2} \
  CONFIG.pf3_sriov_bar1_type {N/A} \
  CONFIG.pf3_sriov_bar2_64bit {false} \
  CONFIG.pf3_sriov_bar2_enabled {false} \
  CONFIG.pf3_sriov_bar2_prefetchable {false} \
  CONFIG.pf3_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar2_size {2} \
  CONFIG.pf3_sriov_bar2_type {N/A} \
  CONFIG.pf3_sriov_bar3_64bit {false} \
  CONFIG.pf3_sriov_bar3_enabled {false} \
  CONFIG.pf3_sriov_bar3_prefetchable {false} \
  CONFIG.pf3_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar3_size {2} \
  CONFIG.pf3_sriov_bar3_type {N/A} \
  CONFIG.pf3_sriov_bar4_64bit {false} \
  CONFIG.pf3_sriov_bar4_enabled {false} \
  CONFIG.pf3_sriov_bar4_prefetchable {false} \
  CONFIG.pf3_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar4_size {2} \
  CONFIG.pf3_sriov_bar4_type {N/A} \
  CONFIG.pf3_sriov_bar5_64bit {false} \
  CONFIG.pf3_sriov_bar5_enabled {false} \
  CONFIG.pf3_sriov_bar5_prefetchable {false} \
  CONFIG.pf3_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar5_size {2} \
  CONFIG.pf3_sriov_bar5_type {N/A} \
  CONFIG.pf3_sub_class_interface_menu {Other_memory_controller} \
  CONFIG.pf3_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf3_vendor_id_mqdma {10EE} \
  CONFIG.pipe_line_stage {2} \
  CONFIG.pipe_sim {false} \
  CONFIG.pl_link_cap_max_link_speed {5.0_GT/s} \
  CONFIG.pl_link_cap_max_link_width {X4} \
  CONFIG.plltype {QPLL1} \
  CONFIG.ref_clk_freq {100_MHz} \
  CONFIG.rx_detect {Default} \
  CONFIG.s_axi_id_width {4} \
  CONFIG.select_quad {GTH_Quad_128} \
  CONFIG.set_finite_credit {false} \
  CONFIG.silicon_rev {Pre-Production} \
  CONFIG.split_dma {false} \
  CONFIG.sys_reset_polarity {ACTIVE_LOW} \
  CONFIG.timeout0_sel {14} \
  CONFIG.timeout1_sel {15} \
  CONFIG.timeout_mult {3} \
  CONFIG.tl_credits_cd {15} \
  CONFIG.tl_credits_ch {15} \
  CONFIG.tl_pf_enable_reg {1} \
  CONFIG.type1_membase_memlimit_enable {Disabled} \
  CONFIG.type1_prefetchable_membase_memlimit {Disabled} \
  CONFIG.usplus_es1_seqnum_bypass {false} \
  CONFIG.usr_irq_exdes {false} \
  CONFIG.vcu118_board {false} \
  CONFIG.vendor_id {10EE} \
  CONFIG.vu9p_board {false} \
  CONFIG.vu9p_tul_ex {false} \
  CONFIG.xdma_axi_intf_mm {AXI_Memory_Mapped} \
  CONFIG.xdma_axilite_slave {false} \
  CONFIG.xdma_dsc_bypass {false} \
  CONFIG.xdma_en {true} \
  CONFIG.xdma_non_incremental_exdes {false} \
  CONFIG.xdma_num_usr_irq {1} \
  CONFIG.xdma_pcie_64bit_en {false} \
  CONFIG.xdma_pcie_prefetchable {false} \
  CONFIG.xdma_rnum_chnl {2} \
  CONFIG.xdma_rnum_rids {32} \
  CONFIG.xdma_scale {Kilobytes} \
  CONFIG.xdma_size {64} \
  CONFIG.xdma_st_infinite_desc_exdes {false} \
  CONFIG.xdma_sts_ports {false} \
  CONFIG.xdma_wnum_chnl {2} \
  CONFIG.xdma_wnum_rids {16} \
  CONFIG.xlnx_ref_board {None} " [get_ips PCIe_xdma_0_1]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:03 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_util_ds_buf_0_0'

1. Summary
----------

SUCCESS in the conversion of PCIe_util_ds_buf_0_0 (xilinx.com:ip:util_ds_buf:2.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:03 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_rst_clk_wiz_0_200M_0'

1. Summary
----------

SUCCESS in the conversion of PCIe_rst_clk_wiz_0_200M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:03 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_clk_wiz_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of PCIe_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:5.4 (Rev. 3)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'CLKOUT3_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'PCIe_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'CLKOUT4_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'PCIe_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'CLKOUT5_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'PCIe_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'CLKOUT6_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'PCIe_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'CLKOUT7_DRIVES' from 'Buffer' to 'BUFG' has been ignored for IP 'PCIe_clk_wiz_0_0'

An attempt to modify the value of disabled parameter 'MMCM_COMPENSATION' from 'AUTO' to 'ZHOLD' has been ignored for IP 'PCIe_clk_wiz_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:clk_wiz:5.4 -user_name PCIe_clk_wiz_0_0
set_property -dict "\
  CONFIG.AUTO_PRIMITIVE {MMCM} \
  CONFIG.AXI_DRP {false} \
  CONFIG.CALC_DONE {empty} \
  CONFIG.CDDCDONE_PORT {cddcdone} \
  CONFIG.CDDCREQ_PORT {cddcreq} \
  CONFIG.CLKFB_IN_N_PORT {clkfb_in_n} \
  CONFIG.CLKFB_IN_PORT {clkfb_in} \
  CONFIG.CLKFB_IN_P_PORT {clkfb_in_p} \
  CONFIG.CLKFB_IN_SIGNALING {SINGLE} \
  CONFIG.CLKFB_OUT_N_PORT {clkfb_out_n} \
  CONFIG.CLKFB_OUT_PORT {clkfb_out} \
  CONFIG.CLKFB_OUT_P_PORT {clkfb_out_p} \
  CONFIG.CLKFB_STOPPED_PORT {clkfb_stopped} \
  CONFIG.CLKIN1_JITTER_PS {50.0} \
  CONFIG.CLKIN1_UI_JITTER {0.010} \
  CONFIG.CLKIN2_JITTER_PS {100.0} \
  CONFIG.CLKIN2_UI_JITTER {0.010} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {98.146} \
  CONFIG.CLKOUT1_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT1_PHASE_ERROR {89.971} \
  CONFIG.CLKOUT1_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.CLKOUT1_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT1_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT1_USED {true} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {98.146} \
  CONFIG.CLKOUT2_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT2_PHASE_ERROR {89.971} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT2_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {0.0} \
  CONFIG.CLKOUT3_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT3_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT3_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT3_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT3_USED {false} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {0.0} \
  CONFIG.CLKOUT4_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT4_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT4_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT4_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT4_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT4_USED {false} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {0.0} \
  CONFIG.CLKOUT5_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT5_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT5_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT5_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT5_USED {false} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {0.0} \
  CONFIG.CLKOUT6_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT6_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT6_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT6_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT6_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT6_USED {false} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLKOUT7_JITTER {0.0} \
  CONFIG.CLKOUT7_MATCHED_ROUTING {false} \
  CONFIG.CLKOUT7_PHASE_ERROR {0.0} \
  CONFIG.CLKOUT7_REQUESTED_DUTY_CYCLE {50.000} \
  CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {100.000} \
  CONFIG.CLKOUT7_REQUESTED_PHASE {0.000} \
  CONFIG.CLKOUT7_SEQUENCE_NUMBER {1} \
  CONFIG.CLKOUT7_USED {false} \
  CONFIG.CLKOUTPHY_REQUESTED_FREQ {600.000} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN1_D.BOARD.ASSOCIATED_PARAM {CLK_IN1_BOARD_INTERFACE} \
  CONFIG.CLK_IN1_D.CAN_DEBUG {false} \
  CONFIG.CLK_IN1_D.FREQ_HZ {200000000} \
  CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.CLK_IN_SEL_PORT {clk_in_sel} \
  CONFIG.CLK_OUT1_PORT {clk_out1} \
  CONFIG.CLK_OUT1_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT2_PORT {clk_out2} \
  CONFIG.CLK_OUT2_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT3_PORT {clk_out3} \
  CONFIG.CLK_OUT3_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT4_PORT {clk_out4} \
  CONFIG.CLK_OUT4_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT5_PORT {clk_out5} \
  CONFIG.CLK_OUT5_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT6_PORT {clk_out6} \
  CONFIG.CLK_OUT6_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_OUT7_PORT {clk_out7} \
  CONFIG.CLK_OUT7_USE_FINE_PS_GUI {false} \
  CONFIG.CLK_VALID_PORT {CLK_VALID} \
  CONFIG.CLOCK_MGR_TYPE {auto} \
  CONFIG.Component_Name {PCIe_clk_wiz_0_0} \
  CONFIG.DADDR_PORT {daddr} \
  CONFIG.DCLK_PORT {dclk} \
  CONFIG.DEN_PORT {den} \
  CONFIG.DIFF_CLK_IN1_BOARD_INTERFACE {Custom} \
  CONFIG.DIFF_CLK_IN2_BOARD_INTERFACE {Custom} \
  CONFIG.DIN_PORT {din} \
  CONFIG.DOUT_PORT {dout} \
  CONFIG.DRDY_PORT {drdy} \
  CONFIG.DWE_PORT {dwe} \
  CONFIG.ENABLE_CDDC {false} \
  CONFIG.ENABLE_CLKOUTPHY {false} \
  CONFIG.ENABLE_CLOCK_MONITOR {false} \
  CONFIG.ENABLE_USER_CLOCK0 {false} \
  CONFIG.ENABLE_USER_CLOCK1 {false} \
  CONFIG.ENABLE_USER_CLOCK2 {false} \
  CONFIG.ENABLE_USER_CLOCK3 {false} \
  CONFIG.Enable_PLL0 {false} \
  CONFIG.Enable_PLL1 {false} \
  CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
  CONFIG.INPUT_CLK_STOPPED_PORT {input_clk_stopped} \
  CONFIG.INPUT_MODE {frequency} \
  CONFIG.INTERFACE_SELECTION {Enable_AXI} \
  CONFIG.IN_FREQ_UNITS {Units_MHz} \
  CONFIG.IN_JITTER_UNITS {Units_UI} \
  CONFIG.JITTER_OPTIONS {UI} \
  CONFIG.JITTER_SEL {No_Jitter} \
  CONFIG.LOCKED_PORT {locked} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} \
  CONFIG.MMCM_CLKFBOUT_PHASE {0.000} \
  CONFIG.MMCM_CLKFBOUT_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKIN1_PERIOD {5.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
  CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT0_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT0_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {5} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT1_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT1_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT2_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT2_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT3_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT3_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT4_CASCADE {false} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT4_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT4_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT5_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT5_USE_FINE_PS {false} \
  CONFIG.MMCM_CLKOUT6_DIVIDE {1} \
  CONFIG.MMCM_CLKOUT6_DUTY_CYCLE {0.500} \
  CONFIG.MMCM_CLKOUT6_PHASE {0.000} \
  CONFIG.MMCM_CLKOUT6_USE_FINE_PS {false} \
  CONFIG.MMCM_CLOCK_HOLD {false} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.MMCM_NOTES {None} \
  CONFIG.MMCM_REF_JITTER1 {0.010} \
  CONFIG.MMCM_REF_JITTER2 {0.010} \
  CONFIG.MMCM_STARTUP_WAIT {false} \
  CONFIG.NUM_OUT_CLKS {2} \
  CONFIG.OVERRIDE_MMCM {false} \
  CONFIG.OVERRIDE_PLL {false} \
  CONFIG.PHASESHIFT_MODE {WAVEFORM} \
  CONFIG.PHASE_DUTY_CONFIG {false} \
  CONFIG.PLATFORM {UNKNOWN} \
  CONFIG.PLL_BANDWIDTH {OPTIMIZED} \
  CONFIG.PLL_CLKFBOUT_MULT {4} \
  CONFIG.PLL_CLKFBOUT_PHASE {0.000} \
  CONFIG.PLL_CLKIN_PERIOD {10.000} \
  CONFIG.PLL_CLKOUT0_DIVIDE {1} \
  CONFIG.PLL_CLKOUT0_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT0_PHASE {0.000} \
  CONFIG.PLL_CLKOUT1_DIVIDE {1} \
  CONFIG.PLL_CLKOUT1_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT1_PHASE {0.000} \
  CONFIG.PLL_CLKOUT2_DIVIDE {1} \
  CONFIG.PLL_CLKOUT2_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT2_PHASE {0.000} \
  CONFIG.PLL_CLKOUT3_DIVIDE {1} \
  CONFIG.PLL_CLKOUT3_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT3_PHASE {0.000} \
  CONFIG.PLL_CLKOUT4_DIVIDE {1} \
  CONFIG.PLL_CLKOUT4_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT4_PHASE {0.000} \
  CONFIG.PLL_CLKOUT5_DIVIDE {1} \
  CONFIG.PLL_CLKOUT5_DUTY_CYCLE {0.500} \
  CONFIG.PLL_CLKOUT5_PHASE {0.000} \
  CONFIG.PLL_CLK_FEEDBACK {CLKFBOUT} \
  CONFIG.PLL_COMPENSATION {SYSTEM_SYNCHRONOUS} \
  CONFIG.PLL_DIVCLK_DIVIDE {1} \
  CONFIG.PLL_NOTES {None} \
  CONFIG.PLL_REF_JITTER {0.010} \
  CONFIG.POWER_DOWN_PORT {power_down} \
  CONFIG.PRECISION {1} \
  CONFIG.PRIMARY_PORT {clk_in1} \
  CONFIG.PRIMITIVE {MMCM} \
  CONFIG.PRIMTYPE_SEL {mmcm_adv} \
  CONFIG.PRIM_IN_FREQ {200.000} \
  CONFIG.PRIM_IN_JITTER {0.010} \
  CONFIG.PRIM_IN_TIMEPERIOD {10.000} \
  CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
  CONFIG.PSCLK_PORT {psclk} \
  CONFIG.PSDONE_PORT {psdone} \
  CONFIG.PSEN_PORT {psen} \
  CONFIG.PSINCDEC_PORT {psincdec} \
  CONFIG.REF_CLK_FREQ {100.0} \
  CONFIG.RELATIVE_INCLK {REL_PRIMARY} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
  CONFIG.SECONDARY_IN_FREQ {100.000} \
  CONFIG.SECONDARY_IN_JITTER {0.010} \
  CONFIG.SECONDARY_IN_TIMEPERIOD {10.000} \
  CONFIG.SECONDARY_PORT {clk_in2} \
  CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.SS_MODE {CENTER_HIGH} \
  CONFIG.SS_MOD_FREQ {250} \
  CONFIG.SS_MOD_TIME {0.004} \
  CONFIG.STATUS_PORT {STATUS} \
  CONFIG.SUMMARY_STRINGS {empty} \
  CONFIG.USER_CLK_FREQ0 {100.0} \
  CONFIG.USER_CLK_FREQ1 {100.0} \
  CONFIG.USER_CLK_FREQ2 {100.0} \
  CONFIG.USER_CLK_FREQ3 {100.0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.USE_CLKFB_STOPPED {false} \
  CONFIG.USE_CLK_VALID {false} \
  CONFIG.USE_CLOCK_SEQUENCING {false} \
  CONFIG.USE_DYN_PHASE_SHIFT {false} \
  CONFIG.USE_DYN_RECONFIG {false} \
  CONFIG.USE_FREEZE {false} \
  CONFIG.USE_FREQ_SYNTH {true} \
  CONFIG.USE_INCLK_STOPPED {false} \
  CONFIG.USE_INCLK_SWITCHOVER {false} \
  CONFIG.USE_LOCKED {true} \
  CONFIG.USE_MAX_I_JITTER {false} \
  CONFIG.USE_MIN_O_JITTER {false} \
  CONFIG.USE_MIN_POWER {false} \
  CONFIG.USE_PHASE_ALIGNMENT {true} \
  CONFIG.USE_POWER_DOWN {false} \
  CONFIG.USE_RESET {true} \
  CONFIG.USE_SAFE_CLOCK_STARTUP {false} \
  CONFIG.USE_SPREAD_SPECTRUM {false} \
  CONFIG.USE_STATUS {false} \
  CONFIG.resetn.BOARD.ASSOCIATED_PARAM {RESET_BOARD_INTERFACE} \
  CONFIG.resetn.POLARITY {ACTIVE_LOW} " [get_ips PCIe_clk_wiz_0_0]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:03 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_axi_mem_intercon_0'

1. Summary
----------

SUCCESS in the conversion of PCIe_axi_mem_intercon_0 (xilinx.com:ip:axi_interconnect:2.1 (Rev. 16)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:03 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_axi_bram_ctrl_0_bram_0'

1. Summary
----------

SUCCESS in the conversion of PCIe_axi_bram_ctrl_0_bram_0 (xilinx.com:ip:blk_mem_gen:8.4 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:30:03 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the conversion of PCIe_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec  5 16:29:28 2019
| Host         : DESKTOP-P8TPC4Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'FIFO_between_fifo_generator_0_1'

1. Summary
----------

SUCCESS in the conversion of FIFO_between_fifo_generator_0_1 (xilinx.com:ip:fifo_generator:13.2 (Rev. 1)) to Vivado generation flows.

