#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb5d4435e10 .scope module, "main" "main" 2 196;
 .timescale 0 0;
v0x7fb5d4462300_0 .net "a", 31 0, L_0x7fb5d4463950;  1 drivers
v0x7fb5d44623e0_0 .var "a_int", 31 0;
v0x7fb5d4462480_0 .var "add", 0 0;
v0x7fb5d4462550_0 .net "b", 31 0, L_0x7fb5d44638b0;  1 drivers
v0x7fb5d4462620_0 .var "b_int", 31 0;
v0x7fb5d44626f0_0 .net "c", 31 0, L_0x7fb5d4463a70;  1 drivers
v0x7fb5d44627c0_0 .net "c_int", 31 0, L_0x7fb5d4463b00;  1 drivers
v0x7fb5d4462850_0 .var/i "fails", 31 0;
v0x7fb5d44628e0_0 .var/i "i", 31 0;
v0x7fb5d4462a00_0 .var/i "j", 31 0;
v0x7fb5d4462ab0_0 .var/i "k", 31 0;
v0x7fb5d4462b60_0 .var/i "ntests", 31 0;
v0x7fb5d4462c10_0 .var "x", 31 0;
v0x7fb5d4462cb0_0 .net "y", 31 0, L_0x7fb5d44636e0;  1 drivers
v0x7fb5d4462d90_0 .net "z", 31 0, L_0x7fb5d4463800;  1 drivers
S_0x7fb5d4438490 .scope module, "as" "faddsub" 2 213, 2 108 0, S_0x7fb5d4435e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "_b"
    .port_info 2 /INPUT 1 "add"
    .port_info 3 /OUTPUT 32 "_c"
L_0x7fb5d4463a70 .functor BUFZ 32, v0x7fb5d445e990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5d445e170_0 .net "_b", 31 0, L_0x7fb5d44638b0;  alias, 1 drivers
v0x7fb5d445e230_0 .net "_c", 31 0, L_0x7fb5d4463a70;  alias, 1 drivers
v0x7fb5d445e2e0_0 .net "a", 31 0, L_0x7fb5d4463950;  alias, 1 drivers
v0x7fb5d445e3a0_0 .net "add", 0 0, v0x7fb5d4462480_0;  1 drivers
v0x7fb5d445e440_0 .var "aexp", 31 0;
v0x7fb5d445e530_0 .var "afrac", 31 0;
v0x7fb5d445e5e0_0 .var "asign", 0 0;
v0x7fb5d445e680_0 .var "b", 31 0;
v0x7fb5d445e730_0 .var "bexp", 31 0;
v0x7fb5d445e840_0 .var "bfrac", 31 0;
v0x7fb5d445e8f0_0 .var "bsign", 0 0;
v0x7fb5d445e990_0 .var "c", 31 0;
v0x7fb5d445ea40_0 .var "cexp", 31 0;
v0x7fb5d445eaf0_0 .var "cfrac", 31 0;
v0x7fb5d445eba0_0 .var "csign", 0 0;
E_0x7fb5d442c880/0 .event edge, v0x7fb5d445e170_0, v0x7fb5d445e2e0_0, v0x7fb5d445e680_0, v0x7fb5d445e3a0_0;
E_0x7fb5d442c880/1 .event edge, v0x7fb5d445e5e0_0, v0x7fb5d445e8f0_0, v0x7fb5d445e440_0, v0x7fb5d445e730_0;
E_0x7fb5d442c880/2 .event edge, v0x7fb5d445e530_0, v0x7fb5d445e840_0, v0x7fb5d445eaf0_0, v0x7fb5d445eba0_0;
E_0x7fb5d442c880/3 .event edge, v0x7fb5d445ea40_0;
E_0x7fb5d442c880 .event/or E_0x7fb5d442c880/0, E_0x7fb5d442c880/1, E_0x7fb5d442c880/2, E_0x7fb5d442c880/3;
S_0x7fb5d4438a80 .scope autofunction, "assemble_float" "assemble_float" 2 110, 2 110 0, S_0x7fb5d4438490;
 .timescale 0 0;
v0x7fb5d445de90_0 .var "assemble_float", 31 0;
v0x7fb5d445df50_0 .var "exp", 31 0;
v0x7fb5d445e000_0 .var "frac", 31 0;
v0x7fb5d445e0c0_0 .var "sign", 31 0;
TD_main.as.assemble_float ;
    %fork t_1, S_0x7fb5d44365e0;
    %jmp t_0;
    .scope S_0x7fb5d44365e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d445de90_0, 0, 32;
    %load/vec4 v0x7fb5d445e000_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x7fb5d445e000_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %store/vec4 v0x7fb5d445dde0_0, 0, 32;
    %load/vec4 v0x7fb5d445dde0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x7fb5d4438950_0, 0, 1;
    %load/vec4 v0x7fb5d445dde0_0;
    %load/vec4 v0x7fb5d4438950_0;
    %pad/u 32;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fb5d445dde0_0, 0, 32;
    %load/vec4 v0x7fb5d445df50_0;
    %load/vec4 v0x7fb5d4438950_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fb5d445df50_0, 0, 32;
    %load/vec4 v0x7fb5d445dde0_0;
    %load/vec4 v0x7fb5d445dde0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %inv;
    %and;
    %store/vec4 v0x7fb5d445dde0_0, 0, 32;
    %load/vec4 v0x7fb5d445de90_0;
    %load/vec4 v0x7fb5d445e0c0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %store/vec4 v0x7fb5d445de90_0, 0, 32;
    %load/vec4 v0x7fb5d445de90_0;
    %load/vec4 v0x7fb5d445df50_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %store/vec4 v0x7fb5d445de90_0, 0, 32;
    %load/vec4 v0x7fb5d445de90_0;
    %load/vec4 v0x7fb5d445dde0_0;
    %or;
    %store/vec4 v0x7fb5d445de90_0, 0, 32;
    %end;
    .scope S_0x7fb5d4438a80;
t_0 %join;
    %end;
S_0x7fb5d44365e0 .scope autobegin, "body" "body" 2 110, 2 110 0, S_0x7fb5d4438a80;
 .timescale 0 0;
v0x7fb5d4438950_0 .var "b24", 0 0;
v0x7fb5d445dde0_0 .var "rounded", 31 0;
S_0x7fb5d445eca0 .scope module, "f2i" "float2int" 2 202, 2 89 0, S_0x7fb5d4435e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x"
    .port_info 1 /OUTPUT 32 "_y"
L_0x7fb5d4463800 .functor BUFZ 32, v0x7fb5d445f270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5d445eeb0_0 .net "_y", 31 0, L_0x7fb5d4463800;  alias, 1 drivers
v0x7fb5d445ef60_0 .var "exp", 31 0;
v0x7fb5d445f010_0 .var "frac", 31 0;
v0x7fb5d445f0d0_0 .var "shift", 31 0;
v0x7fb5d445f180_0 .net "x", 31 0, L_0x7fb5d44636e0;  alias, 1 drivers
v0x7fb5d445f270_0 .var "y", 31 0;
E_0x7fb5d445ee50/0 .event edge, v0x7fb5d445f180_0, v0x7fb5d445ef60_0, v0x7fb5d445f0d0_0, v0x7fb5d445f010_0;
E_0x7fb5d445ee50/1 .event edge, v0x7fb5d445f270_0;
E_0x7fb5d445ee50 .event/or E_0x7fb5d445ee50/0, E_0x7fb5d445ee50/1;
S_0x7fb5d445f350 .scope module, "f2ic" "float2int" 2 214, 2 89 0, S_0x7fb5d4435e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x"
    .port_info 1 /OUTPUT 32 "_y"
L_0x7fb5d4463b00 .functor BUFZ 32, v0x7fb5d445f950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5d445f590_0 .net "_y", 31 0, L_0x7fb5d4463b00;  alias, 1 drivers
v0x7fb5d445f650_0 .var "exp", 31 0;
v0x7fb5d445f700_0 .var "frac", 31 0;
v0x7fb5d445f7c0_0 .var "shift", 31 0;
v0x7fb5d445f870_0 .net "x", 31 0, L_0x7fb5d4463a70;  alias, 1 drivers
v0x7fb5d445f950_0 .var "y", 31 0;
E_0x7fb5d445f530/0 .event edge, v0x7fb5d445e230_0, v0x7fb5d445f650_0, v0x7fb5d445f7c0_0, v0x7fb5d445f700_0;
E_0x7fb5d445f530/1 .event edge, v0x7fb5d445f950_0;
E_0x7fb5d445f530 .event/or E_0x7fb5d445f530/0, E_0x7fb5d445f530/1;
S_0x7fb5d445fa20 .scope module, "i2f" "int2float_2" 2 200, 2 80 0, S_0x7fb5d4435e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x"
    .port_info 1 /OUTPUT 32 "y"
v0x7fb5d4460f90_0 .net "w1", 30 0, L_0x7fb5d4463320;  1 drivers
v0x7fb5d4461080_0 .net "w2", 7 0, v0x7fb5d4460d10_0;  1 drivers
v0x7fb5d4461150_0 .net "x", 31 0, v0x7fb5d4462c10_0;  1 drivers
v0x7fb5d44611e0_0 .net "y", 31 0, L_0x7fb5d44636e0;  alias, 1 drivers
L_0x7fb5d44636e0 .concat8 [ 23 8 1 0], v0x7fb5d4460ea0_0, L_0x7fb5d4463560, L_0x7fb5d4462e20;
S_0x7fb5d445fc00 .scope module, "a127" "add_127" 2 85, 2 76 0, S_0x7fb5d445fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x"
    .port_info 1 /OUTPUT 8 "y"
L_0x7fb5d4663050 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v0x7fb5d445fe00_0 .net/2u *"_s0", 7 0, L_0x7fb5d4663050;  1 drivers
v0x7fb5d445fec0_0 .net "x", 7 0, v0x7fb5d4460d10_0;  alias, 1 drivers
v0x7fb5d445ff70_0 .net "y", 7 0, L_0x7fb5d4463560;  1 drivers
L_0x7fb5d4463560 .arith/sum 8, v0x7fb5d4460d10_0, L_0x7fb5d4663050;
S_0x7fb5d4460060 .scope module, "cn" "cond_neg" 2 83, 2 48 0, S_0x7fb5d445fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x"
    .port_info 1 /OUTPUT 1 "sign"
    .port_info 2 /OUTPUT 31 "y"
v0x7fb5d4460280_0 .net *"_s11", 30 0, L_0x7fb5d4463250;  1 drivers
L_0x7fb5d4663008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5d4460330_0 .net *"_s2", 31 0, L_0x7fb5d4663008;  1 drivers
v0x7fb5d44603e0_0 .net *"_s7", 0 0, L_0x7fb5d44630d0;  1 drivers
v0x7fb5d44604a0_0 .net *"_s9", 30 0, L_0x7fb5d4463170;  1 drivers
v0x7fb5d4460550_0 .net "neg", 31 0, L_0x7fb5d4462f30;  1 drivers
v0x7fb5d4460640_0 .net "sign", 0 0, L_0x7fb5d4462e20;  1 drivers
v0x7fb5d44606e0_0 .net "x", 31 0, v0x7fb5d4462c10_0;  alias, 1 drivers
v0x7fb5d4460790_0 .net "y", 30 0, L_0x7fb5d4463320;  alias, 1 drivers
L_0x7fb5d4462e20 .part v0x7fb5d4462c10_0, 31, 1;
L_0x7fb5d4462f30 .arith/sub 32, L_0x7fb5d4663008, v0x7fb5d4462c10_0;
L_0x7fb5d44630d0 .part v0x7fb5d4462c10_0, 31, 1;
L_0x7fb5d4463170 .part L_0x7fb5d4462f30, 0, 31;
L_0x7fb5d4463250 .part v0x7fb5d4462c10_0, 0, 31;
L_0x7fb5d4463320 .functor MUXZ 31, L_0x7fb5d4463250, L_0x7fb5d4463170, L_0x7fb5d44630d0, C4<>;
S_0x7fb5d4460870 .scope module, "pe" "priority_encoder" 2 84, 2 55 0, S_0x7fb5d445fa20;
 .timescale 0 0;
    .port_info 0 /INPUT 31 "x"
    .port_info 1 /OUTPUT 8 "_idx"
    .port_info 2 /OUTPUT 23 "_y"
v0x7fb5d4460ae0_0 .net "_idx", 7 0, v0x7fb5d4460d10_0;  alias, 1 drivers
v0x7fb5d4460bb0_0 .net "_y", 22 0, v0x7fb5d4460ea0_0;  1 drivers
v0x7fb5d4460c50_0 .var/i "i", 31 0;
v0x7fb5d4460d10_0 .var "idx", 7 0;
v0x7fb5d4460dc0_0 .net "x", 30 0, L_0x7fb5d4463320;  alias, 1 drivers
v0x7fb5d4460ea0_0 .var "y", 22 0;
E_0x7fb5d4460a90 .event edge, v0x7fb5d4460c50_0, v0x7fb5d4460790_0, v0x7fb5d4460d10_0;
S_0x7fb5d44612a0 .scope module, "i2fa" "int2float" 2 211, 2 19 0, S_0x7fb5d4435e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "xi"
    .port_info 1 /OUTPUT 32 "y"
v0x7fb5d4461500_0 .var "exp", 7 0;
v0x7fb5d44615c0_0 .var "frac", 22 0;
v0x7fb5d4461670_0 .var "high", 31 0;
v0x7fb5d4461730_0 .var/i "i", 31 0;
v0x7fb5d44617e0_0 .var "sign", 0 0;
v0x7fb5d44618c0_0 .var "x", 31 0;
v0x7fb5d4461970_0 .net "xi", 31 0, v0x7fb5d4462620_0;  1 drivers
v0x7fb5d4461a20_0 .net "y", 31 0, L_0x7fb5d44638b0;  alias, 1 drivers
E_0x7fb5d44614c0 .event edge, v0x7fb5d4461970_0, v0x7fb5d4461730_0, v0x7fb5d44618c0_0, v0x7fb5d4461670_0;
L_0x7fb5d44638b0 .concat [ 23 8 1 0], v0x7fb5d44615c0_0, v0x7fb5d4461500_0, v0x7fb5d44617e0_0;
S_0x7fb5d4461ae0 .scope module, "i2fb" "int2float" 2 212, 2 19 0, S_0x7fb5d4435e10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "xi"
    .port_info 1 /OUTPUT 32 "y"
v0x7fb5d4461d20_0 .var "exp", 7 0;
v0x7fb5d4461de0_0 .var "frac", 22 0;
v0x7fb5d4461e90_0 .var "high", 31 0;
v0x7fb5d4461f50_0 .var/i "i", 31 0;
v0x7fb5d4462000_0 .var "sign", 0 0;
v0x7fb5d44620e0_0 .var "x", 31 0;
v0x7fb5d4462190_0 .net "xi", 31 0, v0x7fb5d44623e0_0;  1 drivers
v0x7fb5d4462240_0 .net "y", 31 0, L_0x7fb5d4463950;  alias, 1 drivers
E_0x7fb5d4461cc0 .event edge, v0x7fb5d4462190_0, v0x7fb5d4461f50_0, v0x7fb5d44620e0_0, v0x7fb5d4461e90_0;
L_0x7fb5d4463950 .concat [ 23 8 1 0], v0x7fb5d4461de0_0, v0x7fb5d4461d20_0, v0x7fb5d4462000_0;
    .scope S_0x7fb5d4460870;
T_1 ;
    %wait E_0x7fb5d4460a90;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x7fb5d4460d10_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d4460c50_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fb5d4460c50_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x7fb5d4460dc0_0;
    %load/vec4 v0x7fb5d4460c50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fb5d4460c50_0;
    %pad/s 8;
    %store/vec4 v0x7fb5d4460d10_0, 0, 8;
T_1.2 ;
    %load/vec4 v0x7fb5d4460c50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d4460c50_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x7fb5d4460d10_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x7fb5d4460ea0_0, 0, 23;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fb5d4460dc0_0;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x7fb5d4460d10_0;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 23;
    %store/vec4 v0x7fb5d4460ea0_0, 0, 23;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb5d445eca0;
T_2 ;
    %wait E_0x7fb5d445ee50;
    %load/vec4 v0x7fb5d445f180_0;
    %cmpi/e 2143289344, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb5d445f180_0;
    %cmpi/e 2139095040, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb5d445f180_0;
    %cmpi/e 4286578688, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d445f270_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d445f270_0, 0, 32;
    %load/vec4 v0x7fb5d445f180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5d445ef60_0, 0, 32;
    %load/vec4 v0x7fb5d445f180_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2147483648, 0, 32;
    %or;
    %store/vec4 v0x7fb5d445f010_0, 0, 32;
    %load/vec4 v0x7fb5d445ef60_0;
    %subi 158, 0, 32;
    %store/vec4 v0x7fb5d445f0d0_0, 0, 32;
    %load/vec4 v0x7fb5d445f0d0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x7fb5d445f010_0;
    %load/vec4 v0x7fb5d445f0d0_0;
    %inv;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x7fb5d445f010_0;
    %ix/getv 4, v0x7fb5d445f0d0_0;
    %shiftl 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x7fb5d445f270_0, 0, 32;
    %load/vec4 v0x7fb5d445f180_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fb5d445f270_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5d445f270_0, 0, 32;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb5d44612a0;
T_3 ;
    %wait E_0x7fb5d44614c0;
    %load/vec4 v0x7fb5d4461970_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5d44617e0_0, 0, 1;
    %load/vec4 v0x7fb5d4461970_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5d44618c0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5d44617e0_0, 0, 1;
    %load/vec4 v0x7fb5d4461970_0;
    %store/vec4 v0x7fb5d44618c0_0, 0, 32;
T_3.1 ;
    %pushi/vec4 4294967169, 0, 32;
    %store/vec4 v0x7fb5d4461670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d4461730_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fb5d4461730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x7fb5d44618c0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x7fb5d4461730_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fb5d4461730_0;
    %store/vec4 v0x7fb5d4461670_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x7fb5d4461730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d4461730_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0x7fb5d4461670_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7fb5d4461500_0, 0, 8;
    %load/vec4 v0x7fb5d44618c0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x7fb5d4461670_0;
    %sub;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 23;
    %store/vec4 v0x7fb5d44615c0_0, 0, 23;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb5d4461ae0;
T_4 ;
    %wait E_0x7fb5d4461cc0;
    %load/vec4 v0x7fb5d4462190_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5d4462000_0, 0, 1;
    %load/vec4 v0x7fb5d4462190_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5d44620e0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5d4462000_0, 0, 1;
    %load/vec4 v0x7fb5d4462190_0;
    %store/vec4 v0x7fb5d44620e0_0, 0, 32;
T_4.1 ;
    %pushi/vec4 4294967169, 0, 32;
    %store/vec4 v0x7fb5d4461e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d4461f50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fb5d4461f50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x7fb5d44620e0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x7fb5d4461f50_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fb5d4461f50_0;
    %store/vec4 v0x7fb5d4461e90_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x7fb5d4461f50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d4461f50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0x7fb5d4461e90_0;
    %add;
    %pad/u 8;
    %store/vec4 v0x7fb5d4461d20_0, 0, 8;
    %load/vec4 v0x7fb5d44620e0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x7fb5d4461e90_0;
    %sub;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 23;
    %store/vec4 v0x7fb5d4461de0_0, 0, 23;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb5d4438490;
T_5 ;
    %wait E_0x7fb5d442c880;
    %load/vec4 v0x7fb5d445e170_0;
    %store/vec4 v0x7fb5d445e680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %load/vec4 v0x7fb5d445e2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5d445e440_0, 0, 32;
    %load/vec4 v0x7fb5d445e680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5d445e730_0, 0, 32;
    %load/vec4 v0x7fb5d445e2e0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 1;
    %store/vec4 v0x7fb5d445e5e0_0, 0, 1;
    %load/vec4 v0x7fb5d445e3a0_0;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0x7fb5d445e680_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %pad/u 1;
    %store/vec4 v0x7fb5d445e8f0_0, 0, 1;
    %load/vec4 v0x7fb5d445e2e0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2147483648, 0, 32;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5d445e530_0, 0, 32;
    %load/vec4 v0x7fb5d445e680_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2147483648, 0, 32;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5d445e840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d445ea40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d445eaf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5d445eba0_0, 0, 1;
    %load/vec4 v0x7fb5d445e2e0_0;
    %cmpi/e 2143289344, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb5d445e680_0;
    %cmpi/e 2143289344, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb5d445e2e0_0;
    %pushi/vec4 2139095040, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5d445e680_0;
    %pushi/vec4 4286578688, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fb5d445e3a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 2143289344, 0, 32;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %pushi/vec4 2139095040, 0, 32;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fb5d445e2e0_0;
    %pushi/vec4 4286578688, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5d445e680_0;
    %pushi/vec4 2139095040, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7fb5d445e3a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 2143289344, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 4286578688, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fb5d445e2e0_0;
    %pushi/vec4 2139095040, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5d445e680_0;
    %pushi/vec4 2139095040, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x7fb5d445e3a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 2139095040, 0, 32;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x7fb5d445e2e0_0;
    %pushi/vec4 4286578688, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb5d445e680_0;
    %pushi/vec4 4286578688, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x7fb5d445e3a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %pushi/vec4 4286578688, 0, 32;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %pushi/vec4 2143289344, 0, 32;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x7fb5d445e3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v0x7fb5d445e680_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.20, 8;
    %load/vec4 v0x7fb5d445e680_0;
    %pushi/vec4 2147483647, 0, 32;
    %and;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %load/vec4 v0x7fb5d445e680_0;
    %pushi/vec4 2147483648, 0, 32;
    %or;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v0x7fb5d445e680_0, 0, 32;
T_5.18 ;
    %load/vec4 v0x7fb5d445e2e0_0;
    %cmpi/e 2139095040, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb5d445e680_0;
    %cmpi/e 2139095040, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x7fb5d445e2e0_0;
    %cmpi/e 4286578688, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb5d445e680_0;
    %cmpi/e 4286578688, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v0x7fb5d445e2e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.26, 4;
    %load/vec4 v0x7fb5d445e680_0;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v0x7fb5d445e680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.28, 4;
    %load/vec4 v0x7fb5d445e2e0_0;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.29;
T_5.28 ;
    %load/vec4 v0x7fb5d445e5e0_0;
    %load/vec4 v0x7fb5d445e8f0_0;
    %cmp/e;
    %jmp/0xz  T_5.30, 4;
    %load/vec4 v0x7fb5d445e5e0_0;
    %store/vec4 v0x7fb5d445eba0_0, 0, 1;
    %load/vec4 v0x7fb5d445e440_0;
    %load/vec4 v0x7fb5d445e730_0;
    %cmp/e;
    %jmp/0xz  T_5.32, 4;
    %load/vec4 v0x7fb5d445e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5d445ea40_0, 0, 32;
    %load/vec4 v0x7fb5d445e530_0;
    %load/vec4 v0x7fb5d445e840_0;
    %add;
    %store/vec4 v0x7fb5d445eaf0_0, 0, 32;
    %jmp T_5.33;
T_5.32 ;
    %load/vec4 v0x7fb5d445e730_0;
    %load/vec4 v0x7fb5d445e440_0;
    %cmp/u;
    %jmp/0xz  T_5.34, 5;
    %load/vec4 v0x7fb5d445e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5d445ea40_0, 0, 32;
    %load/vec4 v0x7fb5d445e530_0;
    %load/vec4 v0x7fb5d445e440_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e730_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %add;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.36, 8;
    %load/vec4 v0x7fb5d445e840_0;
    %load/vec4 v0x7fb5d445e440_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e730_0;
    %add;
    %inv;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_5.37, 8;
T_5.36 ; End of true expr.
    %load/vec4 v0x7fb5d445e840_0;
    %load/vec4 v0x7fb5d445e440_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e730_0;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_5.37, 8;
 ; End of false expr.
    %blend;
T_5.37;
    %add;
    %store/vec4 v0x7fb5d445eaf0_0, 0, 32;
    %jmp T_5.35;
T_5.34 ;
    %load/vec4 v0x7fb5d445e440_0;
    %load/vec4 v0x7fb5d445e730_0;
    %cmp/u;
    %jmp/0xz  T_5.38, 5;
    %load/vec4 v0x7fb5d445e730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5d445ea40_0, 0, 32;
    %load/vec4 v0x7fb5d445e840_0;
    %load/vec4 v0x7fb5d445e730_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e440_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %add;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.40, 8;
    %load/vec4 v0x7fb5d445e530_0;
    %load/vec4 v0x7fb5d445e730_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e440_0;
    %add;
    %inv;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_5.41, 8;
T_5.40 ; End of true expr.
    %load/vec4 v0x7fb5d445e530_0;
    %load/vec4 v0x7fb5d445e730_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e440_0;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_5.41, 8;
 ; End of false expr.
    %blend;
T_5.41;
    %add;
    %store/vec4 v0x7fb5d445eaf0_0, 0, 32;
T_5.38 ;
T_5.35 ;
T_5.33 ;
T_5.42 ;
    %load/vec4 v0x7fb5d445eaf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb5d445eaf0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_5.43, 8;
    %load/vec4 v0x7fb5d445ea40_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x7fb5d445ea40_0, 0, 32;
    %load/vec4 v0x7fb5d445eaf0_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fb5d445eaf0_0, 0, 32;
    %jmp T_5.42;
T_5.43 ;
    %alloc S_0x7fb5d4438a80;
    %load/vec4 v0x7fb5d445eba0_0;
    %pad/u 32;
    %load/vec4 v0x7fb5d445ea40_0;
    %load/vec4 v0x7fb5d445eaf0_0;
    %store/vec4 v0x7fb5d445e000_0, 0, 32;
    %store/vec4 v0x7fb5d445df50_0, 0, 32;
    %store/vec4 v0x7fb5d445e0c0_0, 0, 32;
    %fork TD_main.as.assemble_float, S_0x7fb5d4438a80;
    %join;
    %load/vec4  v0x7fb5d445de90_0;
    %free S_0x7fb5d4438a80;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
    %jmp T_5.31;
T_5.30 ;
    %load/vec4 v0x7fb5d445e440_0;
    %load/vec4 v0x7fb5d445e730_0;
    %cmp/e;
    %jmp/0xz  T_5.44, 4;
    %load/vec4 v0x7fb5d445e840_0;
    %load/vec4 v0x7fb5d445e530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.46, 8;
    %load/vec4 v0x7fb5d445e530_0;
    %load/vec4 v0x7fb5d445e840_0;
    %sub;
    %jmp/1 T_5.47, 8;
T_5.46 ; End of true expr.
    %load/vec4 v0x7fb5d445e840_0;
    %load/vec4 v0x7fb5d445e530_0;
    %sub;
    %jmp/0 T_5.47, 8;
 ; End of false expr.
    %blend;
T_5.47;
    %store/vec4 v0x7fb5d445eaf0_0, 0, 32;
    %load/vec4 v0x7fb5d445eaf0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.48, 8;
    %load/vec4 v0x7fb5d445e440_0;
    %addi 1, 0, 32;
    %jmp/1 T_5.49, 8;
T_5.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.49, 8;
 ; End of false expr.
    %blend;
T_5.49;
    %store/vec4 v0x7fb5d445ea40_0, 0, 32;
    %load/vec4 v0x7fb5d445e530_0;
    %load/vec4 v0x7fb5d445e840_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x7fb5d445e5e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x7fb5d445eba0_0, 0, 1;
    %jmp T_5.45;
T_5.44 ;
    %load/vec4 v0x7fb5d445e730_0;
    %load/vec4 v0x7fb5d445e440_0;
    %cmp/u;
    %jmp/0xz  T_5.50, 5;
    %load/vec4 v0x7fb5d445e440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5d445ea40_0, 0, 32;
    %load/vec4 v0x7fb5d445e530_0;
    %load/vec4 v0x7fb5d445e440_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e730_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %add;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.52, 8;
    %load/vec4 v0x7fb5d445e840_0;
    %load/vec4 v0x7fb5d445e440_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e730_0;
    %add;
    %inv;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_5.53, 8;
T_5.52 ; End of true expr.
    %load/vec4 v0x7fb5d445e840_0;
    %load/vec4 v0x7fb5d445e440_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e730_0;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_5.53, 8;
 ; End of false expr.
    %blend;
T_5.53;
    %sub;
    %store/vec4 v0x7fb5d445eaf0_0, 0, 32;
    %load/vec4 v0x7fb5d445e5e0_0;
    %store/vec4 v0x7fb5d445eba0_0, 0, 1;
    %jmp T_5.51;
T_5.50 ;
    %load/vec4 v0x7fb5d445e440_0;
    %load/vec4 v0x7fb5d445e730_0;
    %cmp/u;
    %jmp/0xz  T_5.54, 5;
    %load/vec4 v0x7fb5d445e730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5d445ea40_0, 0, 32;
    %load/vec4 v0x7fb5d445e840_0;
    %load/vec4 v0x7fb5d445e730_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e440_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %add;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.56, 8;
    %load/vec4 v0x7fb5d445e530_0;
    %load/vec4 v0x7fb5d445e730_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e440_0;
    %add;
    %inv;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_5.57, 8;
T_5.56 ; End of true expr.
    %load/vec4 v0x7fb5d445e530_0;
    %load/vec4 v0x7fb5d445e730_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %load/vec4 v0x7fb5d445e440_0;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_5.57, 8;
 ; End of false expr.
    %blend;
T_5.57;
    %sub;
    %store/vec4 v0x7fb5d445eaf0_0, 0, 32;
    %load/vec4 v0x7fb5d445e8f0_0;
    %store/vec4 v0x7fb5d445eba0_0, 0, 1;
T_5.54 ;
T_5.51 ;
T_5.45 ;
T_5.58 ;
    %load/vec4 v0x7fb5d445eaf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb5d445eaf0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_5.59, 8;
    %load/vec4 v0x7fb5d445ea40_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x7fb5d445ea40_0, 0, 32;
    %load/vec4 v0x7fb5d445eaf0_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fb5d445eaf0_0, 0, 32;
    %jmp T_5.58;
T_5.59 ;
    %alloc S_0x7fb5d4438a80;
    %load/vec4 v0x7fb5d445eba0_0;
    %pad/u 32;
    %load/vec4 v0x7fb5d445ea40_0;
    %load/vec4 v0x7fb5d445eaf0_0;
    %store/vec4 v0x7fb5d445e000_0, 0, 32;
    %store/vec4 v0x7fb5d445df50_0, 0, 32;
    %store/vec4 v0x7fb5d445e0c0_0, 0, 32;
    %fork TD_main.as.assemble_float, S_0x7fb5d4438a80;
    %join;
    %load/vec4  v0x7fb5d445de90_0;
    %free S_0x7fb5d4438a80;
    %store/vec4 v0x7fb5d445e990_0, 0, 32;
T_5.31 ;
T_5.29 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.15 ;
T_5.11 ;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb5d445f350;
T_6 ;
    %wait E_0x7fb5d445f530;
    %load/vec4 v0x7fb5d445f870_0;
    %cmpi/e 2143289344, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb5d445f870_0;
    %cmpi/e 2139095040, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb5d445f870_0;
    %cmpi/e 4286578688, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d445f950_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d445f950_0, 0, 32;
    %load/vec4 v0x7fb5d445f870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5d445f650_0, 0, 32;
    %load/vec4 v0x7fb5d445f870_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 2147483648, 0, 32;
    %or;
    %store/vec4 v0x7fb5d445f700_0, 0, 32;
    %load/vec4 v0x7fb5d445f650_0;
    %subi 158, 0, 32;
    %store/vec4 v0x7fb5d445f7c0_0, 0, 32;
    %load/vec4 v0x7fb5d445f7c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x7fb5d445f700_0;
    %load/vec4 v0x7fb5d445f7c0_0;
    %inv;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x7fb5d445f700_0;
    %ix/getv 4, v0x7fb5d445f7c0_0;
    %shiftl 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x7fb5d445f950_0, 0, 32;
    %load/vec4 v0x7fb5d445f870_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x7fb5d445f950_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5d445f950_0, 0, 32;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb5d4435e10;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d4462b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d4462850_0, 0, 32;
    %pushi/vec4 4294967287, 0, 32;
    %store/vec4 v0x7fb5d44628e0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fb5d44628e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x7fb5d44628e0_0;
    %store/vec4 v0x7fb5d4462c10_0, 0, 32;
    %load/vec4 v0x7fb5d4462b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d4462b60_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x7fb5d4462c10_0;
    %load/vec4 v0x7fb5d4462d90_0;
    %cmp/ne;
    %jmp/0xz  T_7.2, 4;
    %vpi_call 2 226 "$display", "conversion error: x=%d ,z=%d y = %b t=%f", v0x7fb5d4462c10_0, v0x7fb5d4462d90_0, v0x7fb5d4462cb0_0, $time {0 0 0};
    %load/vec4 v0x7fb5d4462850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d4462850_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7fb5d44628e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d44628e0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5d4462480_0, 0, 1;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x7fb5d44628e0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fb5d44628e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.5, 5;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x7fb5d4462a00_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x7fb5d4462a00_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_7.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5d4462ab0_0, 0, 32;
T_7.8 ;
    %load/vec4 v0x7fb5d4462ab0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.9, 5;
    %load/vec4 v0x7fb5d4462ab0_0;
    %pad/s 1;
    %store/vec4 v0x7fb5d4462480_0, 0, 1;
    %load/vec4 v0x7fb5d44628e0_0;
    %store/vec4 v0x7fb5d44623e0_0, 0, 32;
    %load/vec4 v0x7fb5d4462a00_0;
    %store/vec4 v0x7fb5d4462620_0, 0, 32;
    %load/vec4 v0x7fb5d4462b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d4462b60_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x7fb5d4462480_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %load/vec4 v0x7fb5d44623e0_0;
    %load/vec4 v0x7fb5d4462620_0;
    %add;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x7fb5d44623e0_0;
    %load/vec4 v0x7fb5d4462620_0;
    %sub;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %load/vec4 v0x7fb5d44627c0_0;
    %cmp/ne;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x7fb5d4462480_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 6382692, 0, 24; draw_string_vec4
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 7566690, 0, 24; draw_string_vec4
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %load/vec4 v0x7fb5d4462480_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 43, 0, 8; draw_string_vec4
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 45, 0, 8; draw_string_vec4
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %vpi_call 2 241 "$display", "%s error: %d %s %d = %d", S<1,vec4,u24>, v0x7fb5d44623e0_0, S<0,vec4,u8>, v0x7fb5d4462620_0, v0x7fb5d44627c0_0 {2 0 0};
    %load/vec4 v0x7fb5d4462480_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.18, 8;
    %load/vec4 v0x7fb5d44623e0_0;
    %load/vec4 v0x7fb5d4462620_0;
    %add;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %load/vec4 v0x7fb5d44623e0_0;
    %load/vec4 v0x7fb5d4462620_0;
    %sub;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %vpi_call 2 243 "$display", "%b =real", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 244 "$display", "%b =emu", v0x7fb5d44627c0_0 {0 0 0};
    %load/vec4 v0x7fb5d4462850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d4462850_0, 0, 32;
T_7.10 ;
    %load/vec4 v0x7fb5d4462ab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d4462ab0_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %load/vec4 v0x7fb5d4462a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d4462a00_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %load/vec4 v0x7fb5d44628e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fb5d44628e0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %vpi_call 2 251 "$display", "%d tests failed out of %d", v0x7fb5d4462850_0, v0x7fb5d4462b60_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 253 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "main.v";
