<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/usr/local/cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.82.3/src/isa/x64/lower.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lower.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../../../normalize.css"><link rel="stylesheet" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../../../ayu.css" disabled><link rel="stylesheet" href="../../../../dark.css" disabled><link rel="stylesheet" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script><script defer src="../../../../main.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><div class="width-limiter"><nav class="sub"><a class="sub-logo-container" href="../../../../cranelift_codegen/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><pre class="src-line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
<span id="800">800</span>
<span id="801">801</span>
<span id="802">802</span>
<span id="803">803</span>
<span id="804">804</span>
<span id="805">805</span>
<span id="806">806</span>
<span id="807">807</span>
<span id="808">808</span>
<span id="809">809</span>
<span id="810">810</span>
<span id="811">811</span>
<span id="812">812</span>
<span id="813">813</span>
<span id="814">814</span>
<span id="815">815</span>
<span id="816">816</span>
<span id="817">817</span>
<span id="818">818</span>
<span id="819">819</span>
<span id="820">820</span>
<span id="821">821</span>
<span id="822">822</span>
<span id="823">823</span>
<span id="824">824</span>
<span id="825">825</span>
<span id="826">826</span>
<span id="827">827</span>
<span id="828">828</span>
<span id="829">829</span>
<span id="830">830</span>
<span id="831">831</span>
<span id="832">832</span>
<span id="833">833</span>
<span id="834">834</span>
<span id="835">835</span>
<span id="836">836</span>
<span id="837">837</span>
<span id="838">838</span>
<span id="839">839</span>
<span id="840">840</span>
<span id="841">841</span>
<span id="842">842</span>
<span id="843">843</span>
<span id="844">844</span>
<span id="845">845</span>
<span id="846">846</span>
<span id="847">847</span>
<span id="848">848</span>
<span id="849">849</span>
<span id="850">850</span>
<span id="851">851</span>
<span id="852">852</span>
<span id="853">853</span>
<span id="854">854</span>
<span id="855">855</span>
<span id="856">856</span>
<span id="857">857</span>
<span id="858">858</span>
<span id="859">859</span>
<span id="860">860</span>
<span id="861">861</span>
<span id="862">862</span>
<span id="863">863</span>
<span id="864">864</span>
<span id="865">865</span>
<span id="866">866</span>
<span id="867">867</span>
<span id="868">868</span>
<span id="869">869</span>
<span id="870">870</span>
<span id="871">871</span>
<span id="872">872</span>
<span id="873">873</span>
<span id="874">874</span>
<span id="875">875</span>
<span id="876">876</span>
<span id="877">877</span>
<span id="878">878</span>
<span id="879">879</span>
<span id="880">880</span>
<span id="881">881</span>
<span id="882">882</span>
<span id="883">883</span>
<span id="884">884</span>
<span id="885">885</span>
<span id="886">886</span>
<span id="887">887</span>
<span id="888">888</span>
<span id="889">889</span>
<span id="890">890</span>
<span id="891">891</span>
<span id="892">892</span>
<span id="893">893</span>
<span id="894">894</span>
<span id="895">895</span>
<span id="896">896</span>
<span id="897">897</span>
<span id="898">898</span>
<span id="899">899</span>
<span id="900">900</span>
<span id="901">901</span>
<span id="902">902</span>
<span id="903">903</span>
<span id="904">904</span>
<span id="905">905</span>
<span id="906">906</span>
<span id="907">907</span>
<span id="908">908</span>
<span id="909">909</span>
<span id="910">910</span>
<span id="911">911</span>
<span id="912">912</span>
<span id="913">913</span>
<span id="914">914</span>
<span id="915">915</span>
<span id="916">916</span>
<span id="917">917</span>
<span id="918">918</span>
<span id="919">919</span>
<span id="920">920</span>
<span id="921">921</span>
<span id="922">922</span>
<span id="923">923</span>
<span id="924">924</span>
<span id="925">925</span>
<span id="926">926</span>
<span id="927">927</span>
<span id="928">928</span>
<span id="929">929</span>
<span id="930">930</span>
<span id="931">931</span>
<span id="932">932</span>
<span id="933">933</span>
<span id="934">934</span>
<span id="935">935</span>
<span id="936">936</span>
<span id="937">937</span>
<span id="938">938</span>
<span id="939">939</span>
<span id="940">940</span>
<span id="941">941</span>
<span id="942">942</span>
<span id="943">943</span>
<span id="944">944</span>
<span id="945">945</span>
<span id="946">946</span>
<span id="947">947</span>
<span id="948">948</span>
<span id="949">949</span>
<span id="950">950</span>
<span id="951">951</span>
<span id="952">952</span>
<span id="953">953</span>
<span id="954">954</span>
<span id="955">955</span>
<span id="956">956</span>
<span id="957">957</span>
<span id="958">958</span>
<span id="959">959</span>
<span id="960">960</span>
<span id="961">961</span>
<span id="962">962</span>
<span id="963">963</span>
<span id="964">964</span>
<span id="965">965</span>
<span id="966">966</span>
<span id="967">967</span>
<span id="968">968</span>
<span id="969">969</span>
<span id="970">970</span>
<span id="971">971</span>
<span id="972">972</span>
<span id="973">973</span>
<span id="974">974</span>
<span id="975">975</span>
<span id="976">976</span>
<span id="977">977</span>
<span id="978">978</span>
<span id="979">979</span>
<span id="980">980</span>
<span id="981">981</span>
<span id="982">982</span>
<span id="983">983</span>
<span id="984">984</span>
<span id="985">985</span>
<span id="986">986</span>
<span id="987">987</span>
<span id="988">988</span>
<span id="989">989</span>
<span id="990">990</span>
<span id="991">991</span>
<span id="992">992</span>
<span id="993">993</span>
<span id="994">994</span>
<span id="995">995</span>
<span id="996">996</span>
<span id="997">997</span>
<span id="998">998</span>
<span id="999">999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
<span id="1314">1314</span>
<span id="1315">1315</span>
<span id="1316">1316</span>
<span id="1317">1317</span>
<span id="1318">1318</span>
<span id="1319">1319</span>
<span id="1320">1320</span>
<span id="1321">1321</span>
<span id="1322">1322</span>
<span id="1323">1323</span>
<span id="1324">1324</span>
<span id="1325">1325</span>
<span id="1326">1326</span>
<span id="1327">1327</span>
<span id="1328">1328</span>
<span id="1329">1329</span>
<span id="1330">1330</span>
<span id="1331">1331</span>
<span id="1332">1332</span>
<span id="1333">1333</span>
<span id="1334">1334</span>
<span id="1335">1335</span>
<span id="1336">1336</span>
<span id="1337">1337</span>
<span id="1338">1338</span>
<span id="1339">1339</span>
<span id="1340">1340</span>
<span id="1341">1341</span>
<span id="1342">1342</span>
<span id="1343">1343</span>
<span id="1344">1344</span>
<span id="1345">1345</span>
<span id="1346">1346</span>
<span id="1347">1347</span>
<span id="1348">1348</span>
<span id="1349">1349</span>
<span id="1350">1350</span>
<span id="1351">1351</span>
<span id="1352">1352</span>
<span id="1353">1353</span>
<span id="1354">1354</span>
<span id="1355">1355</span>
<span id="1356">1356</span>
<span id="1357">1357</span>
<span id="1358">1358</span>
<span id="1359">1359</span>
<span id="1360">1360</span>
<span id="1361">1361</span>
<span id="1362">1362</span>
<span id="1363">1363</span>
<span id="1364">1364</span>
<span id="1365">1365</span>
<span id="1366">1366</span>
<span id="1367">1367</span>
<span id="1368">1368</span>
<span id="1369">1369</span>
<span id="1370">1370</span>
<span id="1371">1371</span>
<span id="1372">1372</span>
<span id="1373">1373</span>
<span id="1374">1374</span>
<span id="1375">1375</span>
<span id="1376">1376</span>
<span id="1377">1377</span>
<span id="1378">1378</span>
<span id="1379">1379</span>
<span id="1380">1380</span>
<span id="1381">1381</span>
<span id="1382">1382</span>
<span id="1383">1383</span>
<span id="1384">1384</span>
<span id="1385">1385</span>
<span id="1386">1386</span>
<span id="1387">1387</span>
<span id="1388">1388</span>
<span id="1389">1389</span>
<span id="1390">1390</span>
<span id="1391">1391</span>
<span id="1392">1392</span>
<span id="1393">1393</span>
<span id="1394">1394</span>
<span id="1395">1395</span>
<span id="1396">1396</span>
<span id="1397">1397</span>
<span id="1398">1398</span>
<span id="1399">1399</span>
<span id="1400">1400</span>
<span id="1401">1401</span>
<span id="1402">1402</span>
<span id="1403">1403</span>
<span id="1404">1404</span>
<span id="1405">1405</span>
<span id="1406">1406</span>
<span id="1407">1407</span>
<span id="1408">1408</span>
<span id="1409">1409</span>
<span id="1410">1410</span>
<span id="1411">1411</span>
<span id="1412">1412</span>
<span id="1413">1413</span>
<span id="1414">1414</span>
<span id="1415">1415</span>
<span id="1416">1416</span>
<span id="1417">1417</span>
<span id="1418">1418</span>
<span id="1419">1419</span>
<span id="1420">1420</span>
<span id="1421">1421</span>
<span id="1422">1422</span>
<span id="1423">1423</span>
<span id="1424">1424</span>
<span id="1425">1425</span>
<span id="1426">1426</span>
<span id="1427">1427</span>
<span id="1428">1428</span>
<span id="1429">1429</span>
<span id="1430">1430</span>
<span id="1431">1431</span>
<span id="1432">1432</span>
<span id="1433">1433</span>
<span id="1434">1434</span>
<span id="1435">1435</span>
<span id="1436">1436</span>
<span id="1437">1437</span>
<span id="1438">1438</span>
<span id="1439">1439</span>
<span id="1440">1440</span>
<span id="1441">1441</span>
<span id="1442">1442</span>
<span id="1443">1443</span>
<span id="1444">1444</span>
<span id="1445">1445</span>
<span id="1446">1446</span>
<span id="1447">1447</span>
<span id="1448">1448</span>
<span id="1449">1449</span>
<span id="1450">1450</span>
<span id="1451">1451</span>
<span id="1452">1452</span>
<span id="1453">1453</span>
<span id="1454">1454</span>
<span id="1455">1455</span>
<span id="1456">1456</span>
<span id="1457">1457</span>
<span id="1458">1458</span>
<span id="1459">1459</span>
<span id="1460">1460</span>
<span id="1461">1461</span>
<span id="1462">1462</span>
<span id="1463">1463</span>
<span id="1464">1464</span>
<span id="1465">1465</span>
<span id="1466">1466</span>
<span id="1467">1467</span>
<span id="1468">1468</span>
<span id="1469">1469</span>
<span id="1470">1470</span>
<span id="1471">1471</span>
<span id="1472">1472</span>
<span id="1473">1473</span>
<span id="1474">1474</span>
<span id="1475">1475</span>
<span id="1476">1476</span>
<span id="1477">1477</span>
<span id="1478">1478</span>
<span id="1479">1479</span>
<span id="1480">1480</span>
<span id="1481">1481</span>
<span id="1482">1482</span>
<span id="1483">1483</span>
<span id="1484">1484</span>
<span id="1485">1485</span>
<span id="1486">1486</span>
<span id="1487">1487</span>
<span id="1488">1488</span>
<span id="1489">1489</span>
<span id="1490">1490</span>
<span id="1491">1491</span>
<span id="1492">1492</span>
<span id="1493">1493</span>
<span id="1494">1494</span>
<span id="1495">1495</span>
<span id="1496">1496</span>
<span id="1497">1497</span>
<span id="1498">1498</span>
<span id="1499">1499</span>
<span id="1500">1500</span>
<span id="1501">1501</span>
<span id="1502">1502</span>
<span id="1503">1503</span>
<span id="1504">1504</span>
<span id="1505">1505</span>
<span id="1506">1506</span>
<span id="1507">1507</span>
<span id="1508">1508</span>
<span id="1509">1509</span>
<span id="1510">1510</span>
<span id="1511">1511</span>
<span id="1512">1512</span>
<span id="1513">1513</span>
<span id="1514">1514</span>
<span id="1515">1515</span>
<span id="1516">1516</span>
<span id="1517">1517</span>
<span id="1518">1518</span>
<span id="1519">1519</span>
<span id="1520">1520</span>
<span id="1521">1521</span>
<span id="1522">1522</span>
<span id="1523">1523</span>
<span id="1524">1524</span>
<span id="1525">1525</span>
<span id="1526">1526</span>
<span id="1527">1527</span>
<span id="1528">1528</span>
<span id="1529">1529</span>
<span id="1530">1530</span>
<span id="1531">1531</span>
<span id="1532">1532</span>
<span id="1533">1533</span>
<span id="1534">1534</span>
<span id="1535">1535</span>
<span id="1536">1536</span>
<span id="1537">1537</span>
<span id="1538">1538</span>
<span id="1539">1539</span>
<span id="1540">1540</span>
<span id="1541">1541</span>
<span id="1542">1542</span>
<span id="1543">1543</span>
<span id="1544">1544</span>
<span id="1545">1545</span>
<span id="1546">1546</span>
<span id="1547">1547</span>
<span id="1548">1548</span>
<span id="1549">1549</span>
<span id="1550">1550</span>
<span id="1551">1551</span>
<span id="1552">1552</span>
<span id="1553">1553</span>
<span id="1554">1554</span>
<span id="1555">1555</span>
<span id="1556">1556</span>
<span id="1557">1557</span>
<span id="1558">1558</span>
<span id="1559">1559</span>
<span id="1560">1560</span>
<span id="1561">1561</span>
<span id="1562">1562</span>
<span id="1563">1563</span>
<span id="1564">1564</span>
<span id="1565">1565</span>
<span id="1566">1566</span>
<span id="1567">1567</span>
<span id="1568">1568</span>
<span id="1569">1569</span>
<span id="1570">1570</span>
<span id="1571">1571</span>
<span id="1572">1572</span>
<span id="1573">1573</span>
<span id="1574">1574</span>
<span id="1575">1575</span>
<span id="1576">1576</span>
<span id="1577">1577</span>
<span id="1578">1578</span>
<span id="1579">1579</span>
<span id="1580">1580</span>
<span id="1581">1581</span>
<span id="1582">1582</span>
<span id="1583">1583</span>
<span id="1584">1584</span>
<span id="1585">1585</span>
<span id="1586">1586</span>
<span id="1587">1587</span>
<span id="1588">1588</span>
<span id="1589">1589</span>
<span id="1590">1590</span>
<span id="1591">1591</span>
<span id="1592">1592</span>
<span id="1593">1593</span>
<span id="1594">1594</span>
<span id="1595">1595</span>
<span id="1596">1596</span>
<span id="1597">1597</span>
<span id="1598">1598</span>
<span id="1599">1599</span>
<span id="1600">1600</span>
<span id="1601">1601</span>
<span id="1602">1602</span>
<span id="1603">1603</span>
<span id="1604">1604</span>
<span id="1605">1605</span>
<span id="1606">1606</span>
<span id="1607">1607</span>
<span id="1608">1608</span>
<span id="1609">1609</span>
<span id="1610">1610</span>
<span id="1611">1611</span>
<span id="1612">1612</span>
<span id="1613">1613</span>
<span id="1614">1614</span>
<span id="1615">1615</span>
<span id="1616">1616</span>
<span id="1617">1617</span>
<span id="1618">1618</span>
<span id="1619">1619</span>
<span id="1620">1620</span>
<span id="1621">1621</span>
<span id="1622">1622</span>
<span id="1623">1623</span>
<span id="1624">1624</span>
<span id="1625">1625</span>
<span id="1626">1626</span>
<span id="1627">1627</span>
<span id="1628">1628</span>
<span id="1629">1629</span>
<span id="1630">1630</span>
<span id="1631">1631</span>
<span id="1632">1632</span>
<span id="1633">1633</span>
<span id="1634">1634</span>
<span id="1635">1635</span>
<span id="1636">1636</span>
<span id="1637">1637</span>
<span id="1638">1638</span>
<span id="1639">1639</span>
<span id="1640">1640</span>
<span id="1641">1641</span>
<span id="1642">1642</span>
<span id="1643">1643</span>
<span id="1644">1644</span>
<span id="1645">1645</span>
<span id="1646">1646</span>
<span id="1647">1647</span>
<span id="1648">1648</span>
<span id="1649">1649</span>
<span id="1650">1650</span>
<span id="1651">1651</span>
<span id="1652">1652</span>
<span id="1653">1653</span>
<span id="1654">1654</span>
<span id="1655">1655</span>
<span id="1656">1656</span>
<span id="1657">1657</span>
<span id="1658">1658</span>
<span id="1659">1659</span>
<span id="1660">1660</span>
<span id="1661">1661</span>
<span id="1662">1662</span>
<span id="1663">1663</span>
<span id="1664">1664</span>
<span id="1665">1665</span>
<span id="1666">1666</span>
<span id="1667">1667</span>
<span id="1668">1668</span>
<span id="1669">1669</span>
<span id="1670">1670</span>
<span id="1671">1671</span>
<span id="1672">1672</span>
<span id="1673">1673</span>
<span id="1674">1674</span>
<span id="1675">1675</span>
<span id="1676">1676</span>
<span id="1677">1677</span>
<span id="1678">1678</span>
<span id="1679">1679</span>
<span id="1680">1680</span>
<span id="1681">1681</span>
<span id="1682">1682</span>
<span id="1683">1683</span>
<span id="1684">1684</span>
<span id="1685">1685</span>
<span id="1686">1686</span>
<span id="1687">1687</span>
<span id="1688">1688</span>
<span id="1689">1689</span>
<span id="1690">1690</span>
<span id="1691">1691</span>
<span id="1692">1692</span>
<span id="1693">1693</span>
<span id="1694">1694</span>
<span id="1695">1695</span>
<span id="1696">1696</span>
<span id="1697">1697</span>
<span id="1698">1698</span>
<span id="1699">1699</span>
<span id="1700">1700</span>
<span id="1701">1701</span>
<span id="1702">1702</span>
<span id="1703">1703</span>
<span id="1704">1704</span>
<span id="1705">1705</span>
<span id="1706">1706</span>
<span id="1707">1707</span>
<span id="1708">1708</span>
<span id="1709">1709</span>
<span id="1710">1710</span>
<span id="1711">1711</span>
<span id="1712">1712</span>
<span id="1713">1713</span>
<span id="1714">1714</span>
<span id="1715">1715</span>
<span id="1716">1716</span>
<span id="1717">1717</span>
<span id="1718">1718</span>
<span id="1719">1719</span>
<span id="1720">1720</span>
<span id="1721">1721</span>
<span id="1722">1722</span>
<span id="1723">1723</span>
<span id="1724">1724</span>
<span id="1725">1725</span>
<span id="1726">1726</span>
<span id="1727">1727</span>
<span id="1728">1728</span>
<span id="1729">1729</span>
<span id="1730">1730</span>
<span id="1731">1731</span>
<span id="1732">1732</span>
<span id="1733">1733</span>
<span id="1734">1734</span>
<span id="1735">1735</span>
<span id="1736">1736</span>
<span id="1737">1737</span>
<span id="1738">1738</span>
<span id="1739">1739</span>
<span id="1740">1740</span>
<span id="1741">1741</span>
<span id="1742">1742</span>
<span id="1743">1743</span>
<span id="1744">1744</span>
<span id="1745">1745</span>
<span id="1746">1746</span>
<span id="1747">1747</span>
<span id="1748">1748</span>
<span id="1749">1749</span>
<span id="1750">1750</span>
<span id="1751">1751</span>
<span id="1752">1752</span>
<span id="1753">1753</span>
<span id="1754">1754</span>
<span id="1755">1755</span>
<span id="1756">1756</span>
<span id="1757">1757</span>
<span id="1758">1758</span>
<span id="1759">1759</span>
<span id="1760">1760</span>
<span id="1761">1761</span>
<span id="1762">1762</span>
<span id="1763">1763</span>
<span id="1764">1764</span>
<span id="1765">1765</span>
<span id="1766">1766</span>
<span id="1767">1767</span>
<span id="1768">1768</span>
<span id="1769">1769</span>
<span id="1770">1770</span>
<span id="1771">1771</span>
<span id="1772">1772</span>
<span id="1773">1773</span>
<span id="1774">1774</span>
<span id="1775">1775</span>
<span id="1776">1776</span>
<span id="1777">1777</span>
<span id="1778">1778</span>
<span id="1779">1779</span>
<span id="1780">1780</span>
<span id="1781">1781</span>
<span id="1782">1782</span>
<span id="1783">1783</span>
<span id="1784">1784</span>
<span id="1785">1785</span>
<span id="1786">1786</span>
<span id="1787">1787</span>
<span id="1788">1788</span>
<span id="1789">1789</span>
<span id="1790">1790</span>
<span id="1791">1791</span>
<span id="1792">1792</span>
<span id="1793">1793</span>
<span id="1794">1794</span>
<span id="1795">1795</span>
<span id="1796">1796</span>
<span id="1797">1797</span>
<span id="1798">1798</span>
<span id="1799">1799</span>
<span id="1800">1800</span>
<span id="1801">1801</span>
<span id="1802">1802</span>
<span id="1803">1803</span>
<span id="1804">1804</span>
<span id="1805">1805</span>
<span id="1806">1806</span>
<span id="1807">1807</span>
<span id="1808">1808</span>
<span id="1809">1809</span>
<span id="1810">1810</span>
<span id="1811">1811</span>
<span id="1812">1812</span>
<span id="1813">1813</span>
<span id="1814">1814</span>
<span id="1815">1815</span>
<span id="1816">1816</span>
<span id="1817">1817</span>
<span id="1818">1818</span>
<span id="1819">1819</span>
<span id="1820">1820</span>
<span id="1821">1821</span>
<span id="1822">1822</span>
<span id="1823">1823</span>
<span id="1824">1824</span>
<span id="1825">1825</span>
<span id="1826">1826</span>
<span id="1827">1827</span>
<span id="1828">1828</span>
<span id="1829">1829</span>
<span id="1830">1830</span>
<span id="1831">1831</span>
<span id="1832">1832</span>
<span id="1833">1833</span>
<span id="1834">1834</span>
<span id="1835">1835</span>
<span id="1836">1836</span>
<span id="1837">1837</span>
<span id="1838">1838</span>
<span id="1839">1839</span>
<span id="1840">1840</span>
<span id="1841">1841</span>
<span id="1842">1842</span>
<span id="1843">1843</span>
<span id="1844">1844</span>
<span id="1845">1845</span>
<span id="1846">1846</span>
<span id="1847">1847</span>
<span id="1848">1848</span>
<span id="1849">1849</span>
<span id="1850">1850</span>
<span id="1851">1851</span>
<span id="1852">1852</span>
<span id="1853">1853</span>
<span id="1854">1854</span>
<span id="1855">1855</span>
<span id="1856">1856</span>
<span id="1857">1857</span>
<span id="1858">1858</span>
<span id="1859">1859</span>
<span id="1860">1860</span>
<span id="1861">1861</span>
<span id="1862">1862</span>
<span id="1863">1863</span>
<span id="1864">1864</span>
<span id="1865">1865</span>
<span id="1866">1866</span>
<span id="1867">1867</span>
<span id="1868">1868</span>
<span id="1869">1869</span>
<span id="1870">1870</span>
<span id="1871">1871</span>
<span id="1872">1872</span>
<span id="1873">1873</span>
<span id="1874">1874</span>
<span id="1875">1875</span>
<span id="1876">1876</span>
<span id="1877">1877</span>
<span id="1878">1878</span>
<span id="1879">1879</span>
<span id="1880">1880</span>
<span id="1881">1881</span>
<span id="1882">1882</span>
<span id="1883">1883</span>
<span id="1884">1884</span>
<span id="1885">1885</span>
<span id="1886">1886</span>
<span id="1887">1887</span>
<span id="1888">1888</span>
<span id="1889">1889</span>
<span id="1890">1890</span>
<span id="1891">1891</span>
<span id="1892">1892</span>
<span id="1893">1893</span>
<span id="1894">1894</span>
<span id="1895">1895</span>
<span id="1896">1896</span>
<span id="1897">1897</span>
<span id="1898">1898</span>
<span id="1899">1899</span>
<span id="1900">1900</span>
<span id="1901">1901</span>
<span id="1902">1902</span>
<span id="1903">1903</span>
<span id="1904">1904</span>
<span id="1905">1905</span>
<span id="1906">1906</span>
<span id="1907">1907</span>
<span id="1908">1908</span>
<span id="1909">1909</span>
<span id="1910">1910</span>
<span id="1911">1911</span>
<span id="1912">1912</span>
<span id="1913">1913</span>
<span id="1914">1914</span>
<span id="1915">1915</span>
<span id="1916">1916</span>
<span id="1917">1917</span>
<span id="1918">1918</span>
<span id="1919">1919</span>
<span id="1920">1920</span>
<span id="1921">1921</span>
<span id="1922">1922</span>
<span id="1923">1923</span>
<span id="1924">1924</span>
<span id="1925">1925</span>
<span id="1926">1926</span>
<span id="1927">1927</span>
<span id="1928">1928</span>
<span id="1929">1929</span>
<span id="1930">1930</span>
<span id="1931">1931</span>
<span id="1932">1932</span>
<span id="1933">1933</span>
<span id="1934">1934</span>
<span id="1935">1935</span>
<span id="1936">1936</span>
<span id="1937">1937</span>
<span id="1938">1938</span>
<span id="1939">1939</span>
<span id="1940">1940</span>
<span id="1941">1941</span>
<span id="1942">1942</span>
<span id="1943">1943</span>
<span id="1944">1944</span>
<span id="1945">1945</span>
<span id="1946">1946</span>
<span id="1947">1947</span>
<span id="1948">1948</span>
<span id="1949">1949</span>
<span id="1950">1950</span>
<span id="1951">1951</span>
<span id="1952">1952</span>
<span id="1953">1953</span>
<span id="1954">1954</span>
<span id="1955">1955</span>
<span id="1956">1956</span>
<span id="1957">1957</span>
<span id="1958">1958</span>
<span id="1959">1959</span>
<span id="1960">1960</span>
<span id="1961">1961</span>
<span id="1962">1962</span>
<span id="1963">1963</span>
<span id="1964">1964</span>
<span id="1965">1965</span>
<span id="1966">1966</span>
<span id="1967">1967</span>
<span id="1968">1968</span>
<span id="1969">1969</span>
<span id="1970">1970</span>
<span id="1971">1971</span>
<span id="1972">1972</span>
<span id="1973">1973</span>
<span id="1974">1974</span>
<span id="1975">1975</span>
<span id="1976">1976</span>
<span id="1977">1977</span>
<span id="1978">1978</span>
<span id="1979">1979</span>
<span id="1980">1980</span>
<span id="1981">1981</span>
<span id="1982">1982</span>
<span id="1983">1983</span>
<span id="1984">1984</span>
<span id="1985">1985</span>
<span id="1986">1986</span>
<span id="1987">1987</span>
<span id="1988">1988</span>
<span id="1989">1989</span>
<span id="1990">1990</span>
<span id="1991">1991</span>
<span id="1992">1992</span>
<span id="1993">1993</span>
<span id="1994">1994</span>
<span id="1995">1995</span>
<span id="1996">1996</span>
<span id="1997">1997</span>
<span id="1998">1998</span>
<span id="1999">1999</span>
<span id="2000">2000</span>
<span id="2001">2001</span>
<span id="2002">2002</span>
<span id="2003">2003</span>
<span id="2004">2004</span>
<span id="2005">2005</span>
<span id="2006">2006</span>
<span id="2007">2007</span>
<span id="2008">2008</span>
<span id="2009">2009</span>
<span id="2010">2010</span>
<span id="2011">2011</span>
<span id="2012">2012</span>
<span id="2013">2013</span>
<span id="2014">2014</span>
<span id="2015">2015</span>
<span id="2016">2016</span>
<span id="2017">2017</span>
<span id="2018">2018</span>
<span id="2019">2019</span>
<span id="2020">2020</span>
<span id="2021">2021</span>
<span id="2022">2022</span>
<span id="2023">2023</span>
<span id="2024">2024</span>
<span id="2025">2025</span>
<span id="2026">2026</span>
<span id="2027">2027</span>
<span id="2028">2028</span>
<span id="2029">2029</span>
<span id="2030">2030</span>
<span id="2031">2031</span>
<span id="2032">2032</span>
<span id="2033">2033</span>
<span id="2034">2034</span>
<span id="2035">2035</span>
<span id="2036">2036</span>
<span id="2037">2037</span>
<span id="2038">2038</span>
<span id="2039">2039</span>
<span id="2040">2040</span>
<span id="2041">2041</span>
<span id="2042">2042</span>
<span id="2043">2043</span>
<span id="2044">2044</span>
<span id="2045">2045</span>
<span id="2046">2046</span>
<span id="2047">2047</span>
<span id="2048">2048</span>
<span id="2049">2049</span>
<span id="2050">2050</span>
<span id="2051">2051</span>
<span id="2052">2052</span>
<span id="2053">2053</span>
<span id="2054">2054</span>
<span id="2055">2055</span>
<span id="2056">2056</span>
<span id="2057">2057</span>
<span id="2058">2058</span>
<span id="2059">2059</span>
<span id="2060">2060</span>
<span id="2061">2061</span>
<span id="2062">2062</span>
<span id="2063">2063</span>
<span id="2064">2064</span>
<span id="2065">2065</span>
<span id="2066">2066</span>
<span id="2067">2067</span>
<span id="2068">2068</span>
<span id="2069">2069</span>
<span id="2070">2070</span>
<span id="2071">2071</span>
<span id="2072">2072</span>
<span id="2073">2073</span>
<span id="2074">2074</span>
<span id="2075">2075</span>
<span id="2076">2076</span>
<span id="2077">2077</span>
<span id="2078">2078</span>
<span id="2079">2079</span>
<span id="2080">2080</span>
<span id="2081">2081</span>
<span id="2082">2082</span>
<span id="2083">2083</span>
<span id="2084">2084</span>
<span id="2085">2085</span>
<span id="2086">2086</span>
<span id="2087">2087</span>
<span id="2088">2088</span>
<span id="2089">2089</span>
<span id="2090">2090</span>
<span id="2091">2091</span>
<span id="2092">2092</span>
<span id="2093">2093</span>
<span id="2094">2094</span>
<span id="2095">2095</span>
<span id="2096">2096</span>
<span id="2097">2097</span>
<span id="2098">2098</span>
<span id="2099">2099</span>
<span id="2100">2100</span>
<span id="2101">2101</span>
<span id="2102">2102</span>
<span id="2103">2103</span>
<span id="2104">2104</span>
<span id="2105">2105</span>
<span id="2106">2106</span>
<span id="2107">2107</span>
<span id="2108">2108</span>
<span id="2109">2109</span>
<span id="2110">2110</span>
<span id="2111">2111</span>
<span id="2112">2112</span>
<span id="2113">2113</span>
<span id="2114">2114</span>
<span id="2115">2115</span>
<span id="2116">2116</span>
<span id="2117">2117</span>
<span id="2118">2118</span>
<span id="2119">2119</span>
<span id="2120">2120</span>
<span id="2121">2121</span>
<span id="2122">2122</span>
<span id="2123">2123</span>
<span id="2124">2124</span>
<span id="2125">2125</span>
<span id="2126">2126</span>
<span id="2127">2127</span>
<span id="2128">2128</span>
<span id="2129">2129</span>
<span id="2130">2130</span>
<span id="2131">2131</span>
<span id="2132">2132</span>
<span id="2133">2133</span>
<span id="2134">2134</span>
<span id="2135">2135</span>
<span id="2136">2136</span>
<span id="2137">2137</span>
<span id="2138">2138</span>
<span id="2139">2139</span>
<span id="2140">2140</span>
<span id="2141">2141</span>
<span id="2142">2142</span>
<span id="2143">2143</span>
<span id="2144">2144</span>
<span id="2145">2145</span>
<span id="2146">2146</span>
<span id="2147">2147</span>
<span id="2148">2148</span>
<span id="2149">2149</span>
<span id="2150">2150</span>
<span id="2151">2151</span>
<span id="2152">2152</span>
<span id="2153">2153</span>
<span id="2154">2154</span>
<span id="2155">2155</span>
<span id="2156">2156</span>
<span id="2157">2157</span>
<span id="2158">2158</span>
<span id="2159">2159</span>
<span id="2160">2160</span>
<span id="2161">2161</span>
<span id="2162">2162</span>
<span id="2163">2163</span>
<span id="2164">2164</span>
<span id="2165">2165</span>
<span id="2166">2166</span>
<span id="2167">2167</span>
<span id="2168">2168</span>
<span id="2169">2169</span>
<span id="2170">2170</span>
<span id="2171">2171</span>
<span id="2172">2172</span>
<span id="2173">2173</span>
<span id="2174">2174</span>
<span id="2175">2175</span>
<span id="2176">2176</span>
<span id="2177">2177</span>
<span id="2178">2178</span>
<span id="2179">2179</span>
<span id="2180">2180</span>
<span id="2181">2181</span>
<span id="2182">2182</span>
<span id="2183">2183</span>
<span id="2184">2184</span>
<span id="2185">2185</span>
<span id="2186">2186</span>
<span id="2187">2187</span>
<span id="2188">2188</span>
<span id="2189">2189</span>
<span id="2190">2190</span>
<span id="2191">2191</span>
<span id="2192">2192</span>
<span id="2193">2193</span>
<span id="2194">2194</span>
<span id="2195">2195</span>
<span id="2196">2196</span>
<span id="2197">2197</span>
<span id="2198">2198</span>
<span id="2199">2199</span>
<span id="2200">2200</span>
<span id="2201">2201</span>
<span id="2202">2202</span>
<span id="2203">2203</span>
<span id="2204">2204</span>
<span id="2205">2205</span>
<span id="2206">2206</span>
<span id="2207">2207</span>
<span id="2208">2208</span>
<span id="2209">2209</span>
<span id="2210">2210</span>
<span id="2211">2211</span>
<span id="2212">2212</span>
<span id="2213">2213</span>
<span id="2214">2214</span>
<span id="2215">2215</span>
<span id="2216">2216</span>
<span id="2217">2217</span>
<span id="2218">2218</span>
<span id="2219">2219</span>
<span id="2220">2220</span>
<span id="2221">2221</span>
<span id="2222">2222</span>
<span id="2223">2223</span>
<span id="2224">2224</span>
<span id="2225">2225</span>
<span id="2226">2226</span>
<span id="2227">2227</span>
<span id="2228">2228</span>
<span id="2229">2229</span>
<span id="2230">2230</span>
<span id="2231">2231</span>
<span id="2232">2232</span>
<span id="2233">2233</span>
<span id="2234">2234</span>
<span id="2235">2235</span>
<span id="2236">2236</span>
<span id="2237">2237</span>
<span id="2238">2238</span>
<span id="2239">2239</span>
<span id="2240">2240</span>
<span id="2241">2241</span>
<span id="2242">2242</span>
<span id="2243">2243</span>
<span id="2244">2244</span>
<span id="2245">2245</span>
<span id="2246">2246</span>
<span id="2247">2247</span>
<span id="2248">2248</span>
<span id="2249">2249</span>
<span id="2250">2250</span>
<span id="2251">2251</span>
<span id="2252">2252</span>
<span id="2253">2253</span>
<span id="2254">2254</span>
<span id="2255">2255</span>
<span id="2256">2256</span>
<span id="2257">2257</span>
<span id="2258">2258</span>
<span id="2259">2259</span>
<span id="2260">2260</span>
<span id="2261">2261</span>
<span id="2262">2262</span>
<span id="2263">2263</span>
<span id="2264">2264</span>
<span id="2265">2265</span>
<span id="2266">2266</span>
<span id="2267">2267</span>
<span id="2268">2268</span>
<span id="2269">2269</span>
<span id="2270">2270</span>
<span id="2271">2271</span>
<span id="2272">2272</span>
<span id="2273">2273</span>
<span id="2274">2274</span>
<span id="2275">2275</span>
<span id="2276">2276</span>
<span id="2277">2277</span>
<span id="2278">2278</span>
<span id="2279">2279</span>
<span id="2280">2280</span>
<span id="2281">2281</span>
<span id="2282">2282</span>
<span id="2283">2283</span>
<span id="2284">2284</span>
<span id="2285">2285</span>
<span id="2286">2286</span>
<span id="2287">2287</span>
<span id="2288">2288</span>
<span id="2289">2289</span>
<span id="2290">2290</span>
<span id="2291">2291</span>
<span id="2292">2292</span>
<span id="2293">2293</span>
<span id="2294">2294</span>
<span id="2295">2295</span>
<span id="2296">2296</span>
<span id="2297">2297</span>
<span id="2298">2298</span>
<span id="2299">2299</span>
<span id="2300">2300</span>
<span id="2301">2301</span>
<span id="2302">2302</span>
<span id="2303">2303</span>
<span id="2304">2304</span>
<span id="2305">2305</span>
<span id="2306">2306</span>
<span id="2307">2307</span>
<span id="2308">2308</span>
<span id="2309">2309</span>
<span id="2310">2310</span>
<span id="2311">2311</span>
<span id="2312">2312</span>
<span id="2313">2313</span>
<span id="2314">2314</span>
<span id="2315">2315</span>
<span id="2316">2316</span>
<span id="2317">2317</span>
<span id="2318">2318</span>
<span id="2319">2319</span>
<span id="2320">2320</span>
<span id="2321">2321</span>
<span id="2322">2322</span>
<span id="2323">2323</span>
<span id="2324">2324</span>
<span id="2325">2325</span>
<span id="2326">2326</span>
<span id="2327">2327</span>
<span id="2328">2328</span>
<span id="2329">2329</span>
<span id="2330">2330</span>
<span id="2331">2331</span>
<span id="2332">2332</span>
<span id="2333">2333</span>
<span id="2334">2334</span>
<span id="2335">2335</span>
<span id="2336">2336</span>
<span id="2337">2337</span>
<span id="2338">2338</span>
<span id="2339">2339</span>
<span id="2340">2340</span>
<span id="2341">2341</span>
<span id="2342">2342</span>
<span id="2343">2343</span>
<span id="2344">2344</span>
<span id="2345">2345</span>
<span id="2346">2346</span>
<span id="2347">2347</span>
<span id="2348">2348</span>
<span id="2349">2349</span>
<span id="2350">2350</span>
<span id="2351">2351</span>
<span id="2352">2352</span>
<span id="2353">2353</span>
<span id="2354">2354</span>
<span id="2355">2355</span>
<span id="2356">2356</span>
<span id="2357">2357</span>
<span id="2358">2358</span>
<span id="2359">2359</span>
<span id="2360">2360</span>
<span id="2361">2361</span>
<span id="2362">2362</span>
<span id="2363">2363</span>
<span id="2364">2364</span>
<span id="2365">2365</span>
<span id="2366">2366</span>
<span id="2367">2367</span>
<span id="2368">2368</span>
<span id="2369">2369</span>
<span id="2370">2370</span>
<span id="2371">2371</span>
<span id="2372">2372</span>
<span id="2373">2373</span>
<span id="2374">2374</span>
<span id="2375">2375</span>
<span id="2376">2376</span>
<span id="2377">2377</span>
<span id="2378">2378</span>
<span id="2379">2379</span>
<span id="2380">2380</span>
<span id="2381">2381</span>
<span id="2382">2382</span>
<span id="2383">2383</span>
<span id="2384">2384</span>
<span id="2385">2385</span>
<span id="2386">2386</span>
<span id="2387">2387</span>
<span id="2388">2388</span>
<span id="2389">2389</span>
<span id="2390">2390</span>
<span id="2391">2391</span>
<span id="2392">2392</span>
<span id="2393">2393</span>
<span id="2394">2394</span>
<span id="2395">2395</span>
<span id="2396">2396</span>
<span id="2397">2397</span>
<span id="2398">2398</span>
<span id="2399">2399</span>
<span id="2400">2400</span>
<span id="2401">2401</span>
<span id="2402">2402</span>
<span id="2403">2403</span>
<span id="2404">2404</span>
<span id="2405">2405</span>
<span id="2406">2406</span>
<span id="2407">2407</span>
<span id="2408">2408</span>
<span id="2409">2409</span>
<span id="2410">2410</span>
<span id="2411">2411</span>
<span id="2412">2412</span>
<span id="2413">2413</span>
<span id="2414">2414</span>
<span id="2415">2415</span>
<span id="2416">2416</span>
<span id="2417">2417</span>
<span id="2418">2418</span>
<span id="2419">2419</span>
<span id="2420">2420</span>
<span id="2421">2421</span>
<span id="2422">2422</span>
<span id="2423">2423</span>
<span id="2424">2424</span>
<span id="2425">2425</span>
<span id="2426">2426</span>
<span id="2427">2427</span>
<span id="2428">2428</span>
<span id="2429">2429</span>
<span id="2430">2430</span>
<span id="2431">2431</span>
<span id="2432">2432</span>
<span id="2433">2433</span>
<span id="2434">2434</span>
<span id="2435">2435</span>
<span id="2436">2436</span>
<span id="2437">2437</span>
<span id="2438">2438</span>
<span id="2439">2439</span>
<span id="2440">2440</span>
<span id="2441">2441</span>
<span id="2442">2442</span>
<span id="2443">2443</span>
<span id="2444">2444</span>
<span id="2445">2445</span>
<span id="2446">2446</span>
<span id="2447">2447</span>
<span id="2448">2448</span>
<span id="2449">2449</span>
<span id="2450">2450</span>
<span id="2451">2451</span>
<span id="2452">2452</span>
<span id="2453">2453</span>
<span id="2454">2454</span>
<span id="2455">2455</span>
<span id="2456">2456</span>
<span id="2457">2457</span>
<span id="2458">2458</span>
<span id="2459">2459</span>
<span id="2460">2460</span>
<span id="2461">2461</span>
<span id="2462">2462</span>
<span id="2463">2463</span>
<span id="2464">2464</span>
<span id="2465">2465</span>
<span id="2466">2466</span>
<span id="2467">2467</span>
<span id="2468">2468</span>
<span id="2469">2469</span>
<span id="2470">2470</span>
<span id="2471">2471</span>
<span id="2472">2472</span>
<span id="2473">2473</span>
<span id="2474">2474</span>
<span id="2475">2475</span>
<span id="2476">2476</span>
<span id="2477">2477</span>
<span id="2478">2478</span>
<span id="2479">2479</span>
<span id="2480">2480</span>
<span id="2481">2481</span>
<span id="2482">2482</span>
<span id="2483">2483</span>
<span id="2484">2484</span>
<span id="2485">2485</span>
<span id="2486">2486</span>
<span id="2487">2487</span>
<span id="2488">2488</span>
<span id="2489">2489</span>
<span id="2490">2490</span>
<span id="2491">2491</span>
<span id="2492">2492</span>
<span id="2493">2493</span>
<span id="2494">2494</span>
<span id="2495">2495</span>
<span id="2496">2496</span>
<span id="2497">2497</span>
<span id="2498">2498</span>
<span id="2499">2499</span>
<span id="2500">2500</span>
<span id="2501">2501</span>
<span id="2502">2502</span>
<span id="2503">2503</span>
<span id="2504">2504</span>
<span id="2505">2505</span>
<span id="2506">2506</span>
<span id="2507">2507</span>
<span id="2508">2508</span>
<span id="2509">2509</span>
<span id="2510">2510</span>
<span id="2511">2511</span>
<span id="2512">2512</span>
<span id="2513">2513</span>
<span id="2514">2514</span>
<span id="2515">2515</span>
<span id="2516">2516</span>
<span id="2517">2517</span>
<span id="2518">2518</span>
<span id="2519">2519</span>
<span id="2520">2520</span>
<span id="2521">2521</span>
<span id="2522">2522</span>
<span id="2523">2523</span>
<span id="2524">2524</span>
<span id="2525">2525</span>
<span id="2526">2526</span>
<span id="2527">2527</span>
<span id="2528">2528</span>
<span id="2529">2529</span>
<span id="2530">2530</span>
<span id="2531">2531</span>
<span id="2532">2532</span>
<span id="2533">2533</span>
<span id="2534">2534</span>
<span id="2535">2535</span>
<span id="2536">2536</span>
<span id="2537">2537</span>
<span id="2538">2538</span>
<span id="2539">2539</span>
<span id="2540">2540</span>
<span id="2541">2541</span>
<span id="2542">2542</span>
<span id="2543">2543</span>
<span id="2544">2544</span>
<span id="2545">2545</span>
<span id="2546">2546</span>
<span id="2547">2547</span>
<span id="2548">2548</span>
<span id="2549">2549</span>
<span id="2550">2550</span>
<span id="2551">2551</span>
<span id="2552">2552</span>
<span id="2553">2553</span>
<span id="2554">2554</span>
<span id="2555">2555</span>
<span id="2556">2556</span>
<span id="2557">2557</span>
<span id="2558">2558</span>
<span id="2559">2559</span>
<span id="2560">2560</span>
<span id="2561">2561</span>
<span id="2562">2562</span>
<span id="2563">2563</span>
<span id="2564">2564</span>
<span id="2565">2565</span>
<span id="2566">2566</span>
<span id="2567">2567</span>
<span id="2568">2568</span>
<span id="2569">2569</span>
<span id="2570">2570</span>
<span id="2571">2571</span>
<span id="2572">2572</span>
<span id="2573">2573</span>
<span id="2574">2574</span>
<span id="2575">2575</span>
<span id="2576">2576</span>
<span id="2577">2577</span>
<span id="2578">2578</span>
<span id="2579">2579</span>
<span id="2580">2580</span>
<span id="2581">2581</span>
<span id="2582">2582</span>
<span id="2583">2583</span>
<span id="2584">2584</span>
<span id="2585">2585</span>
<span id="2586">2586</span>
<span id="2587">2587</span>
<span id="2588">2588</span>
<span id="2589">2589</span>
<span id="2590">2590</span>
<span id="2591">2591</span>
<span id="2592">2592</span>
<span id="2593">2593</span>
<span id="2594">2594</span>
<span id="2595">2595</span>
<span id="2596">2596</span>
<span id="2597">2597</span>
<span id="2598">2598</span>
<span id="2599">2599</span>
<span id="2600">2600</span>
<span id="2601">2601</span>
<span id="2602">2602</span>
<span id="2603">2603</span>
<span id="2604">2604</span>
<span id="2605">2605</span>
<span id="2606">2606</span>
<span id="2607">2607</span>
<span id="2608">2608</span>
<span id="2609">2609</span>
<span id="2610">2610</span>
<span id="2611">2611</span>
<span id="2612">2612</span>
<span id="2613">2613</span>
<span id="2614">2614</span>
<span id="2615">2615</span>
<span id="2616">2616</span>
<span id="2617">2617</span>
<span id="2618">2618</span>
<span id="2619">2619</span>
<span id="2620">2620</span>
<span id="2621">2621</span>
<span id="2622">2622</span>
<span id="2623">2623</span>
<span id="2624">2624</span>
<span id="2625">2625</span>
<span id="2626">2626</span>
<span id="2627">2627</span>
<span id="2628">2628</span>
<span id="2629">2629</span>
<span id="2630">2630</span>
<span id="2631">2631</span>
<span id="2632">2632</span>
<span id="2633">2633</span>
<span id="2634">2634</span>
<span id="2635">2635</span>
<span id="2636">2636</span>
<span id="2637">2637</span>
<span id="2638">2638</span>
<span id="2639">2639</span>
<span id="2640">2640</span>
<span id="2641">2641</span>
<span id="2642">2642</span>
<span id="2643">2643</span>
<span id="2644">2644</span>
<span id="2645">2645</span>
<span id="2646">2646</span>
<span id="2647">2647</span>
<span id="2648">2648</span>
<span id="2649">2649</span>
<span id="2650">2650</span>
<span id="2651">2651</span>
<span id="2652">2652</span>
<span id="2653">2653</span>
<span id="2654">2654</span>
<span id="2655">2655</span>
<span id="2656">2656</span>
<span id="2657">2657</span>
<span id="2658">2658</span>
<span id="2659">2659</span>
<span id="2660">2660</span>
<span id="2661">2661</span>
<span id="2662">2662</span>
<span id="2663">2663</span>
<span id="2664">2664</span>
<span id="2665">2665</span>
<span id="2666">2666</span>
<span id="2667">2667</span>
<span id="2668">2668</span>
<span id="2669">2669</span>
<span id="2670">2670</span>
<span id="2671">2671</span>
<span id="2672">2672</span>
<span id="2673">2673</span>
<span id="2674">2674</span>
<span id="2675">2675</span>
<span id="2676">2676</span>
<span id="2677">2677</span>
<span id="2678">2678</span>
<span id="2679">2679</span>
<span id="2680">2680</span>
<span id="2681">2681</span>
<span id="2682">2682</span>
<span id="2683">2683</span>
<span id="2684">2684</span>
<span id="2685">2685</span>
<span id="2686">2686</span>
<span id="2687">2687</span>
<span id="2688">2688</span>
<span id="2689">2689</span>
<span id="2690">2690</span>
<span id="2691">2691</span>
<span id="2692">2692</span>
<span id="2693">2693</span>
<span id="2694">2694</span>
<span id="2695">2695</span>
<span id="2696">2696</span>
<span id="2697">2697</span>
<span id="2698">2698</span>
<span id="2699">2699</span>
<span id="2700">2700</span>
<span id="2701">2701</span>
<span id="2702">2702</span>
<span id="2703">2703</span>
<span id="2704">2704</span>
<span id="2705">2705</span>
<span id="2706">2706</span>
<span id="2707">2707</span>
<span id="2708">2708</span>
<span id="2709">2709</span>
<span id="2710">2710</span>
<span id="2711">2711</span>
<span id="2712">2712</span>
<span id="2713">2713</span>
<span id="2714">2714</span>
<span id="2715">2715</span>
<span id="2716">2716</span>
<span id="2717">2717</span>
<span id="2718">2718</span>
<span id="2719">2719</span>
<span id="2720">2720</span>
<span id="2721">2721</span>
<span id="2722">2722</span>
<span id="2723">2723</span>
<span id="2724">2724</span>
<span id="2725">2725</span>
<span id="2726">2726</span>
<span id="2727">2727</span>
<span id="2728">2728</span>
<span id="2729">2729</span>
<span id="2730">2730</span>
<span id="2731">2731</span>
<span id="2732">2732</span>
<span id="2733">2733</span>
<span id="2734">2734</span>
<span id="2735">2735</span>
<span id="2736">2736</span>
<span id="2737">2737</span>
<span id="2738">2738</span>
<span id="2739">2739</span>
<span id="2740">2740</span>
<span id="2741">2741</span>
<span id="2742">2742</span>
<span id="2743">2743</span>
<span id="2744">2744</span>
<span id="2745">2745</span>
<span id="2746">2746</span>
<span id="2747">2747</span>
<span id="2748">2748</span>
<span id="2749">2749</span>
<span id="2750">2750</span>
<span id="2751">2751</span>
<span id="2752">2752</span>
<span id="2753">2753</span>
<span id="2754">2754</span>
<span id="2755">2755</span>
<span id="2756">2756</span>
<span id="2757">2757</span>
<span id="2758">2758</span>
<span id="2759">2759</span>
<span id="2760">2760</span>
<span id="2761">2761</span>
<span id="2762">2762</span>
<span id="2763">2763</span>
<span id="2764">2764</span>
<span id="2765">2765</span>
<span id="2766">2766</span>
<span id="2767">2767</span>
<span id="2768">2768</span>
<span id="2769">2769</span>
<span id="2770">2770</span>
<span id="2771">2771</span>
<span id="2772">2772</span>
<span id="2773">2773</span>
<span id="2774">2774</span>
<span id="2775">2775</span>
<span id="2776">2776</span>
<span id="2777">2777</span>
<span id="2778">2778</span>
<span id="2779">2779</span>
<span id="2780">2780</span>
<span id="2781">2781</span>
<span id="2782">2782</span>
<span id="2783">2783</span>
<span id="2784">2784</span>
<span id="2785">2785</span>
<span id="2786">2786</span>
<span id="2787">2787</span>
<span id="2788">2788</span>
<span id="2789">2789</span>
<span id="2790">2790</span>
<span id="2791">2791</span>
<span id="2792">2792</span>
<span id="2793">2793</span>
<span id="2794">2794</span>
<span id="2795">2795</span>
<span id="2796">2796</span>
<span id="2797">2797</span>
<span id="2798">2798</span>
<span id="2799">2799</span>
<span id="2800">2800</span>
<span id="2801">2801</span>
<span id="2802">2802</span>
<span id="2803">2803</span>
<span id="2804">2804</span>
<span id="2805">2805</span>
<span id="2806">2806</span>
<span id="2807">2807</span>
<span id="2808">2808</span>
<span id="2809">2809</span>
<span id="2810">2810</span>
<span id="2811">2811</span>
<span id="2812">2812</span>
<span id="2813">2813</span>
<span id="2814">2814</span>
<span id="2815">2815</span>
<span id="2816">2816</span>
<span id="2817">2817</span>
<span id="2818">2818</span>
<span id="2819">2819</span>
<span id="2820">2820</span>
<span id="2821">2821</span>
<span id="2822">2822</span>
<span id="2823">2823</span>
<span id="2824">2824</span>
<span id="2825">2825</span>
<span id="2826">2826</span>
<span id="2827">2827</span>
<span id="2828">2828</span>
<span id="2829">2829</span>
<span id="2830">2830</span>
<span id="2831">2831</span>
<span id="2832">2832</span>
<span id="2833">2833</span>
<span id="2834">2834</span>
<span id="2835">2835</span>
<span id="2836">2836</span>
<span id="2837">2837</span>
<span id="2838">2838</span>
<span id="2839">2839</span>
<span id="2840">2840</span>
<span id="2841">2841</span>
<span id="2842">2842</span>
<span id="2843">2843</span>
<span id="2844">2844</span>
<span id="2845">2845</span>
<span id="2846">2846</span>
<span id="2847">2847</span>
<span id="2848">2848</span>
<span id="2849">2849</span>
<span id="2850">2850</span>
<span id="2851">2851</span>
<span id="2852">2852</span>
<span id="2853">2853</span>
<span id="2854">2854</span>
<span id="2855">2855</span>
<span id="2856">2856</span>
<span id="2857">2857</span>
<span id="2858">2858</span>
<span id="2859">2859</span>
<span id="2860">2860</span>
<span id="2861">2861</span>
<span id="2862">2862</span>
<span id="2863">2863</span>
<span id="2864">2864</span>
<span id="2865">2865</span>
<span id="2866">2866</span>
<span id="2867">2867</span>
<span id="2868">2868</span>
<span id="2869">2869</span>
<span id="2870">2870</span>
<span id="2871">2871</span>
<span id="2872">2872</span>
<span id="2873">2873</span>
<span id="2874">2874</span>
<span id="2875">2875</span>
<span id="2876">2876</span>
<span id="2877">2877</span>
<span id="2878">2878</span>
<span id="2879">2879</span>
<span id="2880">2880</span>
<span id="2881">2881</span>
<span id="2882">2882</span>
<span id="2883">2883</span>
<span id="2884">2884</span>
<span id="2885">2885</span>
<span id="2886">2886</span>
<span id="2887">2887</span>
<span id="2888">2888</span>
<span id="2889">2889</span>
<span id="2890">2890</span>
<span id="2891">2891</span>
<span id="2892">2892</span>
<span id="2893">2893</span>
<span id="2894">2894</span>
<span id="2895">2895</span>
<span id="2896">2896</span>
<span id="2897">2897</span>
<span id="2898">2898</span>
<span id="2899">2899</span>
<span id="2900">2900</span>
<span id="2901">2901</span>
<span id="2902">2902</span>
<span id="2903">2903</span>
<span id="2904">2904</span>
<span id="2905">2905</span>
<span id="2906">2906</span>
<span id="2907">2907</span>
<span id="2908">2908</span>
<span id="2909">2909</span>
<span id="2910">2910</span>
<span id="2911">2911</span>
<span id="2912">2912</span>
<span id="2913">2913</span>
<span id="2914">2914</span>
<span id="2915">2915</span>
<span id="2916">2916</span>
<span id="2917">2917</span>
<span id="2918">2918</span>
<span id="2919">2919</span>
<span id="2920">2920</span>
<span id="2921">2921</span>
<span id="2922">2922</span>
<span id="2923">2923</span>
<span id="2924">2924</span>
<span id="2925">2925</span>
<span id="2926">2926</span>
<span id="2927">2927</span>
<span id="2928">2928</span>
<span id="2929">2929</span>
<span id="2930">2930</span>
<span id="2931">2931</span>
<span id="2932">2932</span>
<span id="2933">2933</span>
<span id="2934">2934</span>
<span id="2935">2935</span>
<span id="2936">2936</span>
<span id="2937">2937</span>
<span id="2938">2938</span>
<span id="2939">2939</span>
<span id="2940">2940</span>
<span id="2941">2941</span>
<span id="2942">2942</span>
<span id="2943">2943</span>
<span id="2944">2944</span>
<span id="2945">2945</span>
<span id="2946">2946</span>
<span id="2947">2947</span>
<span id="2948">2948</span>
<span id="2949">2949</span>
<span id="2950">2950</span>
<span id="2951">2951</span>
<span id="2952">2952</span>
<span id="2953">2953</span>
<span id="2954">2954</span>
<span id="2955">2955</span>
<span id="2956">2956</span>
<span id="2957">2957</span>
<span id="2958">2958</span>
<span id="2959">2959</span>
<span id="2960">2960</span>
<span id="2961">2961</span>
<span id="2962">2962</span>
<span id="2963">2963</span>
<span id="2964">2964</span>
<span id="2965">2965</span>
<span id="2966">2966</span>
<span id="2967">2967</span>
<span id="2968">2968</span>
<span id="2969">2969</span>
<span id="2970">2970</span>
<span id="2971">2971</span>
<span id="2972">2972</span>
<span id="2973">2973</span>
<span id="2974">2974</span>
<span id="2975">2975</span>
<span id="2976">2976</span>
<span id="2977">2977</span>
<span id="2978">2978</span>
<span id="2979">2979</span>
<span id="2980">2980</span>
<span id="2981">2981</span>
<span id="2982">2982</span>
<span id="2983">2983</span>
<span id="2984">2984</span>
<span id="2985">2985</span>
<span id="2986">2986</span>
<span id="2987">2987</span>
<span id="2988">2988</span>
<span id="2989">2989</span>
<span id="2990">2990</span>
<span id="2991">2991</span>
<span id="2992">2992</span>
<span id="2993">2993</span>
<span id="2994">2994</span>
<span id="2995">2995</span>
<span id="2996">2996</span>
<span id="2997">2997</span>
<span id="2998">2998</span>
<span id="2999">2999</span>
<span id="3000">3000</span>
<span id="3001">3001</span>
<span id="3002">3002</span>
<span id="3003">3003</span>
<span id="3004">3004</span>
<span id="3005">3005</span>
<span id="3006">3006</span>
<span id="3007">3007</span>
<span id="3008">3008</span>
<span id="3009">3009</span>
<span id="3010">3010</span>
<span id="3011">3011</span>
<span id="3012">3012</span>
<span id="3013">3013</span>
<span id="3014">3014</span>
<span id="3015">3015</span>
<span id="3016">3016</span>
<span id="3017">3017</span>
<span id="3018">3018</span>
<span id="3019">3019</span>
<span id="3020">3020</span>
<span id="3021">3021</span>
<span id="3022">3022</span>
<span id="3023">3023</span>
<span id="3024">3024</span>
<span id="3025">3025</span>
<span id="3026">3026</span>
<span id="3027">3027</span>
<span id="3028">3028</span>
<span id="3029">3029</span>
<span id="3030">3030</span>
<span id="3031">3031</span>
<span id="3032">3032</span>
<span id="3033">3033</span>
<span id="3034">3034</span>
<span id="3035">3035</span>
<span id="3036">3036</span>
<span id="3037">3037</span>
<span id="3038">3038</span>
<span id="3039">3039</span>
<span id="3040">3040</span>
<span id="3041">3041</span>
<span id="3042">3042</span>
<span id="3043">3043</span>
<span id="3044">3044</span>
<span id="3045">3045</span>
<span id="3046">3046</span>
<span id="3047">3047</span>
<span id="3048">3048</span>
<span id="3049">3049</span>
<span id="3050">3050</span>
<span id="3051">3051</span>
<span id="3052">3052</span>
<span id="3053">3053</span>
<span id="3054">3054</span>
<span id="3055">3055</span>
<span id="3056">3056</span>
<span id="3057">3057</span>
<span id="3058">3058</span>
<span id="3059">3059</span>
<span id="3060">3060</span>
<span id="3061">3061</span>
<span id="3062">3062</span>
<span id="3063">3063</span>
<span id="3064">3064</span>
<span id="3065">3065</span>
<span id="3066">3066</span>
<span id="3067">3067</span>
<span id="3068">3068</span>
<span id="3069">3069</span>
<span id="3070">3070</span>
<span id="3071">3071</span>
<span id="3072">3072</span>
<span id="3073">3073</span>
<span id="3074">3074</span>
<span id="3075">3075</span>
<span id="3076">3076</span>
<span id="3077">3077</span>
<span id="3078">3078</span>
<span id="3079">3079</span>
<span id="3080">3080</span>
<span id="3081">3081</span>
<span id="3082">3082</span>
<span id="3083">3083</span>
<span id="3084">3084</span>
<span id="3085">3085</span>
<span id="3086">3086</span>
<span id="3087">3087</span>
<span id="3088">3088</span>
<span id="3089">3089</span>
<span id="3090">3090</span>
<span id="3091">3091</span>
<span id="3092">3092</span>
<span id="3093">3093</span>
<span id="3094">3094</span>
<span id="3095">3095</span>
<span id="3096">3096</span>
<span id="3097">3097</span>
<span id="3098">3098</span>
<span id="3099">3099</span>
<span id="3100">3100</span>
<span id="3101">3101</span>
<span id="3102">3102</span>
<span id="3103">3103</span>
<span id="3104">3104</span>
<span id="3105">3105</span>
<span id="3106">3106</span>
<span id="3107">3107</span>
<span id="3108">3108</span>
<span id="3109">3109</span>
<span id="3110">3110</span>
<span id="3111">3111</span>
<span id="3112">3112</span>
<span id="3113">3113</span>
<span id="3114">3114</span>
<span id="3115">3115</span>
<span id="3116">3116</span>
<span id="3117">3117</span>
<span id="3118">3118</span>
<span id="3119">3119</span>
<span id="3120">3120</span>
<span id="3121">3121</span>
<span id="3122">3122</span>
<span id="3123">3123</span>
<span id="3124">3124</span>
<span id="3125">3125</span>
<span id="3126">3126</span>
<span id="3127">3127</span>
<span id="3128">3128</span>
<span id="3129">3129</span>
<span id="3130">3130</span>
<span id="3131">3131</span>
<span id="3132">3132</span>
<span id="3133">3133</span>
<span id="3134">3134</span>
<span id="3135">3135</span>
<span id="3136">3136</span>
<span id="3137">3137</span>
<span id="3138">3138</span>
<span id="3139">3139</span>
<span id="3140">3140</span>
<span id="3141">3141</span>
<span id="3142">3142</span>
<span id="3143">3143</span>
<span id="3144">3144</span>
<span id="3145">3145</span>
<span id="3146">3146</span>
<span id="3147">3147</span>
<span id="3148">3148</span>
<span id="3149">3149</span>
<span id="3150">3150</span>
<span id="3151">3151</span>
<span id="3152">3152</span>
<span id="3153">3153</span>
<span id="3154">3154</span>
<span id="3155">3155</span>
<span id="3156">3156</span>
<span id="3157">3157</span>
<span id="3158">3158</span>
<span id="3159">3159</span>
<span id="3160">3160</span>
<span id="3161">3161</span>
<span id="3162">3162</span>
<span id="3163">3163</span>
<span id="3164">3164</span>
<span id="3165">3165</span>
<span id="3166">3166</span>
<span id="3167">3167</span>
<span id="3168">3168</span>
<span id="3169">3169</span>
<span id="3170">3170</span>
<span id="3171">3171</span>
<span id="3172">3172</span>
<span id="3173">3173</span>
<span id="3174">3174</span>
<span id="3175">3175</span>
<span id="3176">3176</span>
<span id="3177">3177</span>
<span id="3178">3178</span>
<span id="3179">3179</span>
<span id="3180">3180</span>
<span id="3181">3181</span>
<span id="3182">3182</span>
<span id="3183">3183</span>
<span id="3184">3184</span>
<span id="3185">3185</span>
<span id="3186">3186</span>
<span id="3187">3187</span>
<span id="3188">3188</span>
<span id="3189">3189</span>
<span id="3190">3190</span>
<span id="3191">3191</span>
<span id="3192">3192</span>
<span id="3193">3193</span>
<span id="3194">3194</span>
<span id="3195">3195</span>
<span id="3196">3196</span>
<span id="3197">3197</span>
<span id="3198">3198</span>
<span id="3199">3199</span>
<span id="3200">3200</span>
<span id="3201">3201</span>
<span id="3202">3202</span>
<span id="3203">3203</span>
<span id="3204">3204</span>
<span id="3205">3205</span>
<span id="3206">3206</span>
<span id="3207">3207</span>
<span id="3208">3208</span>
<span id="3209">3209</span>
<span id="3210">3210</span>
<span id="3211">3211</span>
<span id="3212">3212</span>
<span id="3213">3213</span>
<span id="3214">3214</span>
<span id="3215">3215</span>
<span id="3216">3216</span>
<span id="3217">3217</span>
<span id="3218">3218</span>
<span id="3219">3219</span>
<span id="3220">3220</span>
<span id="3221">3221</span>
<span id="3222">3222</span>
<span id="3223">3223</span>
<span id="3224">3224</span>
<span id="3225">3225</span>
<span id="3226">3226</span>
<span id="3227">3227</span>
<span id="3228">3228</span>
<span id="3229">3229</span>
<span id="3230">3230</span>
<span id="3231">3231</span>
<span id="3232">3232</span>
<span id="3233">3233</span>
<span id="3234">3234</span>
<span id="3235">3235</span>
<span id="3236">3236</span>
<span id="3237">3237</span>
<span id="3238">3238</span>
<span id="3239">3239</span>
<span id="3240">3240</span>
<span id="3241">3241</span>
<span id="3242">3242</span>
<span id="3243">3243</span>
<span id="3244">3244</span>
<span id="3245">3245</span>
<span id="3246">3246</span>
<span id="3247">3247</span>
<span id="3248">3248</span>
<span id="3249">3249</span>
<span id="3250">3250</span>
<span id="3251">3251</span>
<span id="3252">3252</span>
<span id="3253">3253</span>
<span id="3254">3254</span>
<span id="3255">3255</span>
<span id="3256">3256</span>
<span id="3257">3257</span>
<span id="3258">3258</span>
<span id="3259">3259</span>
<span id="3260">3260</span>
<span id="3261">3261</span>
<span id="3262">3262</span>
<span id="3263">3263</span>
<span id="3264">3264</span>
<span id="3265">3265</span>
<span id="3266">3266</span>
<span id="3267">3267</span>
<span id="3268">3268</span>
<span id="3269">3269</span>
<span id="3270">3270</span>
<span id="3271">3271</span>
<span id="3272">3272</span>
<span id="3273">3273</span>
<span id="3274">3274</span>
<span id="3275">3275</span>
<span id="3276">3276</span>
<span id="3277">3277</span>
<span id="3278">3278</span>
<span id="3279">3279</span>
<span id="3280">3280</span>
<span id="3281">3281</span>
<span id="3282">3282</span>
<span id="3283">3283</span>
<span id="3284">3284</span>
<span id="3285">3285</span>
<span id="3286">3286</span>
<span id="3287">3287</span>
<span id="3288">3288</span>
<span id="3289">3289</span>
<span id="3290">3290</span>
<span id="3291">3291</span>
<span id="3292">3292</span>
<span id="3293">3293</span>
<span id="3294">3294</span>
<span id="3295">3295</span>
<span id="3296">3296</span>
<span id="3297">3297</span>
<span id="3298">3298</span>
<span id="3299">3299</span>
<span id="3300">3300</span>
<span id="3301">3301</span>
<span id="3302">3302</span>
<span id="3303">3303</span>
<span id="3304">3304</span>
<span id="3305">3305</span>
<span id="3306">3306</span>
<span id="3307">3307</span>
<span id="3308">3308</span>
<span id="3309">3309</span>
<span id="3310">3310</span>
<span id="3311">3311</span>
<span id="3312">3312</span>
<span id="3313">3313</span>
<span id="3314">3314</span>
<span id="3315">3315</span>
<span id="3316">3316</span>
<span id="3317">3317</span>
<span id="3318">3318</span>
<span id="3319">3319</span>
<span id="3320">3320</span>
<span id="3321">3321</span>
<span id="3322">3322</span>
<span id="3323">3323</span>
<span id="3324">3324</span>
<span id="3325">3325</span>
<span id="3326">3326</span>
<span id="3327">3327</span>
<span id="3328">3328</span>
<span id="3329">3329</span>
<span id="3330">3330</span>
<span id="3331">3331</span>
<span id="3332">3332</span>
<span id="3333">3333</span>
<span id="3334">3334</span>
<span id="3335">3335</span>
<span id="3336">3336</span>
<span id="3337">3337</span>
<span id="3338">3338</span>
<span id="3339">3339</span>
<span id="3340">3340</span>
<span id="3341">3341</span>
<span id="3342">3342</span>
<span id="3343">3343</span>
<span id="3344">3344</span>
<span id="3345">3345</span>
<span id="3346">3346</span>
<span id="3347">3347</span>
<span id="3348">3348</span>
<span id="3349">3349</span>
<span id="3350">3350</span>
<span id="3351">3351</span>
<span id="3352">3352</span>
<span id="3353">3353</span>
<span id="3354">3354</span>
<span id="3355">3355</span>
<span id="3356">3356</span>
<span id="3357">3357</span>
<span id="3358">3358</span>
<span id="3359">3359</span>
<span id="3360">3360</span>
<span id="3361">3361</span>
<span id="3362">3362</span>
<span id="3363">3363</span>
<span id="3364">3364</span>
<span id="3365">3365</span>
<span id="3366">3366</span>
<span id="3367">3367</span>
<span id="3368">3368</span>
<span id="3369">3369</span>
<span id="3370">3370</span>
<span id="3371">3371</span>
<span id="3372">3372</span>
<span id="3373">3373</span>
<span id="3374">3374</span>
<span id="3375">3375</span>
<span id="3376">3376</span>
<span id="3377">3377</span>
<span id="3378">3378</span>
<span id="3379">3379</span>
<span id="3380">3380</span>
<span id="3381">3381</span>
<span id="3382">3382</span>
<span id="3383">3383</span>
<span id="3384">3384</span>
<span id="3385">3385</span>
<span id="3386">3386</span>
<span id="3387">3387</span>
<span id="3388">3388</span>
<span id="3389">3389</span>
<span id="3390">3390</span>
<span id="3391">3391</span>
<span id="3392">3392</span>
<span id="3393">3393</span>
<span id="3394">3394</span>
<span id="3395">3395</span>
<span id="3396">3396</span>
<span id="3397">3397</span>
<span id="3398">3398</span>
<span id="3399">3399</span>
<span id="3400">3400</span>
<span id="3401">3401</span>
<span id="3402">3402</span>
<span id="3403">3403</span>
<span id="3404">3404</span>
<span id="3405">3405</span>
<span id="3406">3406</span>
<span id="3407">3407</span>
<span id="3408">3408</span>
<span id="3409">3409</span>
<span id="3410">3410</span>
<span id="3411">3411</span>
<span id="3412">3412</span>
<span id="3413">3413</span>
<span id="3414">3414</span>
<span id="3415">3415</span>
<span id="3416">3416</span>
<span id="3417">3417</span>
<span id="3418">3418</span>
<span id="3419">3419</span>
<span id="3420">3420</span>
<span id="3421">3421</span>
<span id="3422">3422</span>
<span id="3423">3423</span>
<span id="3424">3424</span>
<span id="3425">3425</span>
<span id="3426">3426</span>
<span id="3427">3427</span>
<span id="3428">3428</span>
<span id="3429">3429</span>
<span id="3430">3430</span>
<span id="3431">3431</span>
<span id="3432">3432</span>
<span id="3433">3433</span>
<span id="3434">3434</span>
<span id="3435">3435</span>
<span id="3436">3436</span>
<span id="3437">3437</span>
<span id="3438">3438</span>
<span id="3439">3439</span>
<span id="3440">3440</span>
<span id="3441">3441</span>
<span id="3442">3442</span>
<span id="3443">3443</span>
<span id="3444">3444</span>
<span id="3445">3445</span>
<span id="3446">3446</span>
<span id="3447">3447</span>
<span id="3448">3448</span>
<span id="3449">3449</span>
<span id="3450">3450</span>
<span id="3451">3451</span>
<span id="3452">3452</span>
<span id="3453">3453</span>
<span id="3454">3454</span>
<span id="3455">3455</span>
<span id="3456">3456</span>
<span id="3457">3457</span>
<span id="3458">3458</span>
<span id="3459">3459</span>
<span id="3460">3460</span>
<span id="3461">3461</span>
<span id="3462">3462</span>
<span id="3463">3463</span>
<span id="3464">3464</span>
<span id="3465">3465</span>
<span id="3466">3466</span>
<span id="3467">3467</span>
<span id="3468">3468</span>
<span id="3469">3469</span>
<span id="3470">3470</span>
<span id="3471">3471</span>
<span id="3472">3472</span>
<span id="3473">3473</span>
<span id="3474">3474</span>
<span id="3475">3475</span>
<span id="3476">3476</span>
<span id="3477">3477</span>
<span id="3478">3478</span>
<span id="3479">3479</span>
<span id="3480">3480</span>
<span id="3481">3481</span>
<span id="3482">3482</span>
<span id="3483">3483</span>
<span id="3484">3484</span>
<span id="3485">3485</span>
<span id="3486">3486</span>
<span id="3487">3487</span>
<span id="3488">3488</span>
<span id="3489">3489</span>
<span id="3490">3490</span>
<span id="3491">3491</span>
<span id="3492">3492</span>
<span id="3493">3493</span>
<span id="3494">3494</span>
<span id="3495">3495</span>
<span id="3496">3496</span>
<span id="3497">3497</span>
<span id="3498">3498</span>
<span id="3499">3499</span>
<span id="3500">3500</span>
<span id="3501">3501</span>
<span id="3502">3502</span>
<span id="3503">3503</span>
<span id="3504">3504</span>
<span id="3505">3505</span>
<span id="3506">3506</span>
<span id="3507">3507</span>
<span id="3508">3508</span>
<span id="3509">3509</span>
<span id="3510">3510</span>
<span id="3511">3511</span>
<span id="3512">3512</span>
<span id="3513">3513</span>
<span id="3514">3514</span>
<span id="3515">3515</span>
<span id="3516">3516</span>
<span id="3517">3517</span>
<span id="3518">3518</span>
<span id="3519">3519</span>
<span id="3520">3520</span>
<span id="3521">3521</span>
<span id="3522">3522</span>
<span id="3523">3523</span>
<span id="3524">3524</span>
<span id="3525">3525</span>
<span id="3526">3526</span>
<span id="3527">3527</span>
<span id="3528">3528</span>
<span id="3529">3529</span>
<span id="3530">3530</span>
<span id="3531">3531</span>
<span id="3532">3532</span>
<span id="3533">3533</span>
<span id="3534">3534</span>
<span id="3535">3535</span>
<span id="3536">3536</span>
<span id="3537">3537</span>
<span id="3538">3538</span>
<span id="3539">3539</span>
<span id="3540">3540</span>
<span id="3541">3541</span>
<span id="3542">3542</span>
<span id="3543">3543</span>
<span id="3544">3544</span>
<span id="3545">3545</span>
<span id="3546">3546</span>
<span id="3547">3547</span>
<span id="3548">3548</span>
<span id="3549">3549</span>
<span id="3550">3550</span>
<span id="3551">3551</span>
<span id="3552">3552</span>
<span id="3553">3553</span>
<span id="3554">3554</span>
<span id="3555">3555</span>
<span id="3556">3556</span>
<span id="3557">3557</span>
<span id="3558">3558</span>
<span id="3559">3559</span>
<span id="3560">3560</span>
<span id="3561">3561</span>
<span id="3562">3562</span>
<span id="3563">3563</span>
<span id="3564">3564</span>
<span id="3565">3565</span>
<span id="3566">3566</span>
<span id="3567">3567</span>
<span id="3568">3568</span>
<span id="3569">3569</span>
<span id="3570">3570</span>
<span id="3571">3571</span>
<span id="3572">3572</span>
<span id="3573">3573</span>
<span id="3574">3574</span>
<span id="3575">3575</span>
<span id="3576">3576</span>
<span id="3577">3577</span>
<span id="3578">3578</span>
<span id="3579">3579</span>
<span id="3580">3580</span>
<span id="3581">3581</span>
<span id="3582">3582</span>
<span id="3583">3583</span>
<span id="3584">3584</span>
<span id="3585">3585</span>
<span id="3586">3586</span>
<span id="3587">3587</span>
<span id="3588">3588</span>
<span id="3589">3589</span>
<span id="3590">3590</span>
<span id="3591">3591</span>
<span id="3592">3592</span>
<span id="3593">3593</span>
<span id="3594">3594</span>
<span id="3595">3595</span>
<span id="3596">3596</span>
<span id="3597">3597</span>
<span id="3598">3598</span>
<span id="3599">3599</span>
<span id="3600">3600</span>
<span id="3601">3601</span>
<span id="3602">3602</span>
<span id="3603">3603</span>
<span id="3604">3604</span>
<span id="3605">3605</span>
<span id="3606">3606</span>
<span id="3607">3607</span>
<span id="3608">3608</span>
<span id="3609">3609</span>
<span id="3610">3610</span>
<span id="3611">3611</span>
<span id="3612">3612</span>
<span id="3613">3613</span>
<span id="3614">3614</span>
<span id="3615">3615</span>
<span id="3616">3616</span>
<span id="3617">3617</span>
<span id="3618">3618</span>
<span id="3619">3619</span>
<span id="3620">3620</span>
<span id="3621">3621</span>
<span id="3622">3622</span>
<span id="3623">3623</span>
<span id="3624">3624</span>
<span id="3625">3625</span>
<span id="3626">3626</span>
<span id="3627">3627</span>
<span id="3628">3628</span>
<span id="3629">3629</span>
<span id="3630">3630</span>
<span id="3631">3631</span>
<span id="3632">3632</span>
<span id="3633">3633</span>
<span id="3634">3634</span>
<span id="3635">3635</span>
<span id="3636">3636</span>
<span id="3637">3637</span>
<span id="3638">3638</span>
<span id="3639">3639</span>
<span id="3640">3640</span>
<span id="3641">3641</span>
<span id="3642">3642</span>
<span id="3643">3643</span>
<span id="3644">3644</span>
<span id="3645">3645</span>
<span id="3646">3646</span>
<span id="3647">3647</span>
<span id="3648">3648</span>
<span id="3649">3649</span>
<span id="3650">3650</span>
<span id="3651">3651</span>
<span id="3652">3652</span>
<span id="3653">3653</span>
<span id="3654">3654</span>
<span id="3655">3655</span>
<span id="3656">3656</span>
<span id="3657">3657</span>
<span id="3658">3658</span>
<span id="3659">3659</span>
<span id="3660">3660</span>
<span id="3661">3661</span>
<span id="3662">3662</span>
<span id="3663">3663</span>
<span id="3664">3664</span>
<span id="3665">3665</span>
<span id="3666">3666</span>
<span id="3667">3667</span>
<span id="3668">3668</span>
<span id="3669">3669</span>
<span id="3670">3670</span>
<span id="3671">3671</span>
<span id="3672">3672</span>
<span id="3673">3673</span>
<span id="3674">3674</span>
<span id="3675">3675</span>
<span id="3676">3676</span>
<span id="3677">3677</span>
<span id="3678">3678</span>
<span id="3679">3679</span>
<span id="3680">3680</span>
<span id="3681">3681</span>
<span id="3682">3682</span>
<span id="3683">3683</span>
<span id="3684">3684</span>
<span id="3685">3685</span>
<span id="3686">3686</span>
<span id="3687">3687</span>
<span id="3688">3688</span>
<span id="3689">3689</span>
<span id="3690">3690</span>
<span id="3691">3691</span>
<span id="3692">3692</span>
<span id="3693">3693</span>
<span id="3694">3694</span>
<span id="3695">3695</span>
<span id="3696">3696</span>
<span id="3697">3697</span>
<span id="3698">3698</span>
<span id="3699">3699</span>
<span id="3700">3700</span>
<span id="3701">3701</span>
<span id="3702">3702</span>
<span id="3703">3703</span>
<span id="3704">3704</span>
<span id="3705">3705</span>
<span id="3706">3706</span>
<span id="3707">3707</span>
<span id="3708">3708</span>
<span id="3709">3709</span>
<span id="3710">3710</span>
<span id="3711">3711</span>
<span id="3712">3712</span>
<span id="3713">3713</span>
<span id="3714">3714</span>
<span id="3715">3715</span>
<span id="3716">3716</span>
<span id="3717">3717</span>
<span id="3718">3718</span>
<span id="3719">3719</span>
<span id="3720">3720</span>
<span id="3721">3721</span>
<span id="3722">3722</span>
<span id="3723">3723</span>
<span id="3724">3724</span>
<span id="3725">3725</span>
<span id="3726">3726</span>
<span id="3727">3727</span>
<span id="3728">3728</span>
<span id="3729">3729</span>
<span id="3730">3730</span>
<span id="3731">3731</span>
<span id="3732">3732</span>
<span id="3733">3733</span>
<span id="3734">3734</span>
<span id="3735">3735</span>
<span id="3736">3736</span>
<span id="3737">3737</span>
<span id="3738">3738</span>
<span id="3739">3739</span>
<span id="3740">3740</span>
<span id="3741">3741</span>
<span id="3742">3742</span>
<span id="3743">3743</span>
<span id="3744">3744</span>
<span id="3745">3745</span>
<span id="3746">3746</span>
<span id="3747">3747</span>
<span id="3748">3748</span>
<span id="3749">3749</span>
<span id="3750">3750</span>
<span id="3751">3751</span>
<span id="3752">3752</span>
<span id="3753">3753</span>
<span id="3754">3754</span>
<span id="3755">3755</span>
<span id="3756">3756</span>
<span id="3757">3757</span>
<span id="3758">3758</span>
<span id="3759">3759</span>
<span id="3760">3760</span>
<span id="3761">3761</span>
<span id="3762">3762</span>
<span id="3763">3763</span>
<span id="3764">3764</span>
<span id="3765">3765</span>
<span id="3766">3766</span>
<span id="3767">3767</span>
<span id="3768">3768</span>
<span id="3769">3769</span>
<span id="3770">3770</span>
<span id="3771">3771</span>
<span id="3772">3772</span>
<span id="3773">3773</span>
<span id="3774">3774</span>
<span id="3775">3775</span>
<span id="3776">3776</span>
<span id="3777">3777</span>
<span id="3778">3778</span>
<span id="3779">3779</span>
<span id="3780">3780</span>
<span id="3781">3781</span>
<span id="3782">3782</span>
<span id="3783">3783</span>
<span id="3784">3784</span>
<span id="3785">3785</span>
<span id="3786">3786</span>
<span id="3787">3787</span>
<span id="3788">3788</span>
<span id="3789">3789</span>
<span id="3790">3790</span>
<span id="3791">3791</span>
<span id="3792">3792</span>
<span id="3793">3793</span>
<span id="3794">3794</span>
<span id="3795">3795</span>
<span id="3796">3796</span>
<span id="3797">3797</span>
<span id="3798">3798</span>
<span id="3799">3799</span>
<span id="3800">3800</span>
<span id="3801">3801</span>
<span id="3802">3802</span>
<span id="3803">3803</span>
<span id="3804">3804</span>
<span id="3805">3805</span>
<span id="3806">3806</span>
<span id="3807">3807</span>
<span id="3808">3808</span>
<span id="3809">3809</span>
<span id="3810">3810</span>
<span id="3811">3811</span>
<span id="3812">3812</span>
<span id="3813">3813</span>
<span id="3814">3814</span>
<span id="3815">3815</span>
<span id="3816">3816</span>
<span id="3817">3817</span>
<span id="3818">3818</span>
<span id="3819">3819</span>
<span id="3820">3820</span>
<span id="3821">3821</span>
<span id="3822">3822</span>
<span id="3823">3823</span>
<span id="3824">3824</span>
<span id="3825">3825</span>
<span id="3826">3826</span>
<span id="3827">3827</span>
<span id="3828">3828</span>
<span id="3829">3829</span>
<span id="3830">3830</span>
<span id="3831">3831</span>
<span id="3832">3832</span>
<span id="3833">3833</span>
<span id="3834">3834</span>
<span id="3835">3835</span>
<span id="3836">3836</span>
<span id="3837">3837</span>
<span id="3838">3838</span>
<span id="3839">3839</span>
<span id="3840">3840</span>
<span id="3841">3841</span>
<span id="3842">3842</span>
<span id="3843">3843</span>
<span id="3844">3844</span>
<span id="3845">3845</span>
<span id="3846">3846</span>
<span id="3847">3847</span>
<span id="3848">3848</span>
<span id="3849">3849</span>
<span id="3850">3850</span>
<span id="3851">3851</span>
<span id="3852">3852</span>
<span id="3853">3853</span>
<span id="3854">3854</span>
<span id="3855">3855</span>
<span id="3856">3856</span>
<span id="3857">3857</span>
<span id="3858">3858</span>
<span id="3859">3859</span>
<span id="3860">3860</span>
<span id="3861">3861</span>
<span id="3862">3862</span>
<span id="3863">3863</span>
<span id="3864">3864</span>
<span id="3865">3865</span>
<span id="3866">3866</span>
<span id="3867">3867</span>
<span id="3868">3868</span>
<span id="3869">3869</span>
<span id="3870">3870</span>
<span id="3871">3871</span>
<span id="3872">3872</span>
<span id="3873">3873</span>
<span id="3874">3874</span>
<span id="3875">3875</span>
<span id="3876">3876</span>
<span id="3877">3877</span>
<span id="3878">3878</span>
<span id="3879">3879</span>
<span id="3880">3880</span>
<span id="3881">3881</span>
<span id="3882">3882</span>
<span id="3883">3883</span>
<span id="3884">3884</span>
<span id="3885">3885</span>
<span id="3886">3886</span>
<span id="3887">3887</span>
<span id="3888">3888</span>
<span id="3889">3889</span>
<span id="3890">3890</span>
<span id="3891">3891</span>
<span id="3892">3892</span>
<span id="3893">3893</span>
<span id="3894">3894</span>
<span id="3895">3895</span>
<span id="3896">3896</span>
<span id="3897">3897</span>
<span id="3898">3898</span>
<span id="3899">3899</span>
<span id="3900">3900</span>
<span id="3901">3901</span>
<span id="3902">3902</span>
<span id="3903">3903</span>
<span id="3904">3904</span>
<span id="3905">3905</span>
<span id="3906">3906</span>
<span id="3907">3907</span>
<span id="3908">3908</span>
<span id="3909">3909</span>
<span id="3910">3910</span>
<span id="3911">3911</span>
<span id="3912">3912</span>
<span id="3913">3913</span>
<span id="3914">3914</span>
<span id="3915">3915</span>
<span id="3916">3916</span>
<span id="3917">3917</span>
<span id="3918">3918</span>
<span id="3919">3919</span>
<span id="3920">3920</span>
<span id="3921">3921</span>
<span id="3922">3922</span>
<span id="3923">3923</span>
<span id="3924">3924</span>
<span id="3925">3925</span>
<span id="3926">3926</span>
<span id="3927">3927</span>
<span id="3928">3928</span>
<span id="3929">3929</span>
<span id="3930">3930</span>
<span id="3931">3931</span>
<span id="3932">3932</span>
<span id="3933">3933</span>
<span id="3934">3934</span>
<span id="3935">3935</span>
<span id="3936">3936</span>
<span id="3937">3937</span>
<span id="3938">3938</span>
<span id="3939">3939</span>
<span id="3940">3940</span>
<span id="3941">3941</span>
<span id="3942">3942</span>
<span id="3943">3943</span>
<span id="3944">3944</span>
<span id="3945">3945</span>
<span id="3946">3946</span>
<span id="3947">3947</span>
<span id="3948">3948</span>
<span id="3949">3949</span>
<span id="3950">3950</span>
<span id="3951">3951</span>
<span id="3952">3952</span>
<span id="3953">3953</span>
<span id="3954">3954</span>
<span id="3955">3955</span>
<span id="3956">3956</span>
<span id="3957">3957</span>
<span id="3958">3958</span>
<span id="3959">3959</span>
<span id="3960">3960</span>
<span id="3961">3961</span>
<span id="3962">3962</span>
<span id="3963">3963</span>
<span id="3964">3964</span>
<span id="3965">3965</span>
<span id="3966">3966</span>
<span id="3967">3967</span>
<span id="3968">3968</span>
<span id="3969">3969</span>
<span id="3970">3970</span>
<span id="3971">3971</span>
<span id="3972">3972</span>
<span id="3973">3973</span>
<span id="3974">3974</span>
<span id="3975">3975</span>
<span id="3976">3976</span>
<span id="3977">3977</span>
<span id="3978">3978</span>
<span id="3979">3979</span>
<span id="3980">3980</span>
<span id="3981">3981</span>
<span id="3982">3982</span>
<span id="3983">3983</span>
<span id="3984">3984</span>
<span id="3985">3985</span>
<span id="3986">3986</span>
<span id="3987">3987</span>
<span id="3988">3988</span>
<span id="3989">3989</span>
<span id="3990">3990</span>
<span id="3991">3991</span>
<span id="3992">3992</span>
<span id="3993">3993</span>
<span id="3994">3994</span>
<span id="3995">3995</span>
<span id="3996">3996</span>
<span id="3997">3997</span>
<span id="3998">3998</span>
<span id="3999">3999</span>
<span id="4000">4000</span>
<span id="4001">4001</span>
<span id="4002">4002</span>
<span id="4003">4003</span>
<span id="4004">4004</span>
<span id="4005">4005</span>
<span id="4006">4006</span>
<span id="4007">4007</span>
<span id="4008">4008</span>
<span id="4009">4009</span>
<span id="4010">4010</span>
<span id="4011">4011</span>
<span id="4012">4012</span>
<span id="4013">4013</span>
<span id="4014">4014</span>
<span id="4015">4015</span>
<span id="4016">4016</span>
<span id="4017">4017</span>
<span id="4018">4018</span>
<span id="4019">4019</span>
<span id="4020">4020</span>
<span id="4021">4021</span>
<span id="4022">4022</span>
</pre><pre class="rust"><code><span class="doccomment">//! Lowering rules for X64.

</span><span class="comment">// ISLE integration glue.
</span><span class="kw">pub</span>(<span class="kw">super</span>) <span class="kw">mod </span>isle;

<span class="kw">use </span><span class="kw">crate</span>::data_value::DataValue;
<span class="kw">use </span><span class="kw">crate</span>::ir::{
    condcodes::{CondCode, FloatCC, IntCC},
    types, AbiParam, ArgumentPurpose, ExternalName, Inst <span class="kw">as </span>IRInst, InstructionData, LibCall,
    Opcode, Signature, Type,
};
<span class="kw">use </span><span class="kw">crate</span>::isa::x64::abi::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::isa::x64::inst::args::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::isa::x64::inst::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::isa::{x64::settings <span class="kw">as </span>x64_settings, x64::X64Backend, CallConv};
<span class="kw">use </span><span class="kw">crate</span>::machinst::lower::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::machinst::<span class="kw-2">*</span>;
<span class="kw">use </span><span class="kw">crate</span>::result::CodegenResult;
<span class="kw">use </span><span class="kw">crate</span>::settings::{Flags, TlsModel};
<span class="kw">use </span>alloc::boxed::Box;
<span class="kw">use </span>alloc::vec::Vec;
<span class="kw">use </span>log::trace;
<span class="kw">use </span>regalloc::{Reg, RegClass, Writable};
<span class="kw">use </span>smallvec::SmallVec;
<span class="kw">use </span>std::convert::TryFrom;
<span class="kw">use </span>target_lexicon::Triple;

<span class="comment">//=============================================================================
// Helpers for instruction lowering.

</span><span class="kw">fn </span>is_int_or_ref_ty(ty: Type) -&gt; bool {
    <span class="kw">match </span>ty {
        types::I8 | types::I16 | types::I32 | types::I64 | types::R64 =&gt; <span class="bool-val">true</span>,
        types::B1 | types::B8 | types::B16 | types::B32 | types::B64 =&gt; <span class="bool-val">true</span>,
        types::R32 =&gt; <span class="macro">panic!</span>(<span class="string">&quot;shouldn&#39;t have 32-bits refs on x64&quot;</span>),
        <span class="kw">_ </span>=&gt; <span class="bool-val">false</span>,
    }
}

<span class="kw">fn </span>is_bool_ty(ty: Type) -&gt; bool {
    <span class="kw">match </span>ty {
        types::B1 | types::B8 | types::B16 | types::B32 | types::B64 =&gt; <span class="bool-val">true</span>,
        types::R32 =&gt; <span class="macro">panic!</span>(<span class="string">&quot;shouldn&#39;t have 32-bits refs on x64&quot;</span>),
        <span class="kw">_ </span>=&gt; <span class="bool-val">false</span>,
    }
}

<span class="doccomment">/// This is target-word-size dependent.  And it excludes booleans and reftypes.
</span><span class="kw">fn </span>is_valid_atomic_transaction_ty(ty: Type) -&gt; bool {
    <span class="kw">match </span>ty {
        types::I8 | types::I16 | types::I32 | types::I64 =&gt; <span class="bool-val">true</span>,
        <span class="kw">_ </span>=&gt; <span class="bool-val">false</span>,
    }
}

<span class="doccomment">/// Returns whether the given specified `input` is a result produced by an instruction with Opcode
/// `op`.
</span><span class="comment">// TODO investigate failures with checking against the result index.
</span><span class="kw">fn </span>matches_input&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    input: InsnInput,
    op: Opcode,
) -&gt; <span class="prelude-ty">Option</span>&lt;IRInst&gt; {
    <span class="kw">let </span>inputs = ctx.get_input_as_source_or_const(input.insn, input.input);
    inputs.inst.and_then(|(src_inst, <span class="kw">_</span>)| {
        <span class="kw">let </span>data = ctx.data(src_inst);
        <span class="kw">if </span>data.opcode() == op {
            <span class="kw">return </span><span class="prelude-val">Some</span>(src_inst);
        }
        <span class="prelude-val">None
    </span>})
}

<span class="doccomment">/// Emits instruction(s) to generate the given 64-bit constant value into a newly-allocated
/// temporary register, returning that register.
</span><span class="kw">fn </span>generate_constant&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, ty: Type, c: u64) -&gt; ValueRegs&lt;Reg&gt; {
    <span class="kw">let </span>from_bits = ty_bits(ty);
    <span class="kw">let </span>masked = <span class="kw">if </span>from_bits &lt; <span class="number">64 </span>{
        c &amp; ((<span class="number">1u64 </span>&lt;&lt; from_bits) - <span class="number">1</span>)
    } <span class="kw">else </span>{
        c
    };

    <span class="kw">let </span>cst_copy = ctx.alloc_tmp(ty);
    <span class="kw">for </span>inst <span class="kw">in </span>Inst::gen_constant(cst_copy, masked <span class="kw">as </span>u128, ty, |ty| {
        ctx.alloc_tmp(ty).only_reg().unwrap()
    })
    .into_iter()
    {
        ctx.emit(inst);
    }
    non_writable_value_regs(cst_copy)
}

<span class="doccomment">/// Put the given input into possibly multiple registers, and mark it as used (side-effect).
</span><span class="kw">fn </span>put_input_in_regs&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; ValueRegs&lt;Reg&gt; {
    <span class="kw">let </span>ty = ctx.input_ty(spec.insn, spec.input);
    <span class="kw">let </span>input = ctx.get_input_as_source_or_const(spec.insn, spec.input);

    <span class="kw">if let </span><span class="prelude-val">Some</span>(c) = input.constant {
        <span class="comment">// Generate constants fresh at each use to minimize long-range register pressure.
        </span>generate_constant(ctx, ty, c)
    } <span class="kw">else </span>{
        ctx.put_input_in_regs(spec.insn, spec.input)
    }
}

<span class="doccomment">/// Put the given input into a register, and mark it as used (side-effect).
</span><span class="kw">fn </span>put_input_in_reg&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; Reg {
    put_input_in_regs(ctx, spec)
        .only_reg()
        .expect(<span class="string">&quot;Multi-register value not expected&quot;</span>)
}

<span class="doccomment">/// Determines whether a load operation (indicated by `src_insn`) can be merged
/// into the current lowering point. If so, returns the address-base source (as
/// an `InsnInput`) and an offset from that address from which to perform the
/// load.
</span><span class="kw">fn </span>is_mergeable_load&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    src_insn: IRInst,
) -&gt; <span class="prelude-ty">Option</span>&lt;(InsnInput, i32)&gt; {
    <span class="kw">let </span>insn_data = ctx.data(src_insn);
    <span class="kw">let </span>inputs = ctx.num_inputs(src_insn);
    <span class="kw">if </span>inputs != <span class="number">1 </span>{
        <span class="kw">return </span><span class="prelude-val">None</span>;
    }

    <span class="kw">let </span>load_ty = ctx.output_ty(src_insn, <span class="number">0</span>);
    <span class="kw">if </span>ty_bits(load_ty) &lt; <span class="number">32 </span>{
        <span class="comment">// Narrower values are handled by ALU insts that are at least 32 bits
        // wide, which is normally OK as we ignore upper buts; but, if we
        // generate, e.g., a direct-from-memory 32-bit add for a byte value and
        // the byte is the last byte in a page, the extra data that we load is
        // incorrectly accessed. So we only allow loads to merge for
        // 32-bit-and-above widths.
        </span><span class="kw">return </span><span class="prelude-val">None</span>;
    }

    <span class="comment">// SIMD instructions can only be load-coalesced when the loaded value comes
    // from an aligned address.
    </span><span class="kw">if </span>load_ty.is_vector() &amp;&amp; !insn_data.memflags().map_or(<span class="bool-val">false</span>, |f| f.aligned()) {
        <span class="kw">return </span><span class="prelude-val">None</span>;
    }

    <span class="comment">// Just testing the opcode is enough, because the width will always match if
    // the type does (and the type should match if the CLIF is properly
    // constructed).
    </span><span class="kw">if </span>insn_data.opcode() == Opcode::Load {
        <span class="kw">let </span>offset = insn_data
            .load_store_offset()
            .expect(<span class="string">&quot;load should have offset&quot;</span>);
        <span class="prelude-val">Some</span>((
            InsnInput {
                insn: src_insn,
                input: <span class="number">0</span>,
            },
            offset,
        ))
    } <span class="kw">else </span>{
        <span class="prelude-val">None
    </span>}
}

<span class="doccomment">/// Put the given input into a register or a memory operand.
/// Effectful: may mark the given input as used, when returning the register form.
</span><span class="kw">fn </span>input_to_reg_mem&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; RegMem {
    <span class="kw">let </span>inputs = ctx.get_input_as_source_or_const(spec.insn, spec.input);

    <span class="kw">if let </span><span class="prelude-val">Some</span>(c) = inputs.constant {
        <span class="comment">// Generate constants fresh at each use to minimize long-range register pressure.
        </span><span class="kw">let </span>ty = ctx.input_ty(spec.insn, spec.input);
        <span class="kw">return </span>RegMem::reg(generate_constant(ctx, ty, c).only_reg().unwrap());
    }

    <span class="kw">if let </span><span class="prelude-val">Some</span>((src_insn, <span class="number">0</span>)) = inputs.inst {
        <span class="kw">if let </span><span class="prelude-val">Some</span>((addr_input, offset)) = is_mergeable_load(ctx, src_insn) {
            ctx.sink_inst(src_insn);
            <span class="kw">let </span>amode = lower_to_amode(ctx, addr_input, offset);
            <span class="kw">return </span>RegMem::mem(amode);
        }
    }

    RegMem::reg(
        ctx.put_input_in_regs(spec.insn, spec.input)
            .only_reg()
            .unwrap(),
    )
}

<span class="doccomment">/// An extension specification for `extend_input_to_reg`.
</span><span class="attribute">#[derive(Clone, Copy)]
</span><span class="kw">enum </span>ExtSpec {
    ZeroExtendTo32,
    ZeroExtendTo64,
    SignExtendTo32,
    <span class="attribute">#[allow(dead_code)] </span><span class="comment">// not used just yet but may be used in the future!
    </span>SignExtendTo64,
}

<span class="doccomment">/// Put the given input into a register, marking it as used, and do a zero- or signed- extension if
/// required. (This obviously causes side-effects.)
</span><span class="kw">fn </span>extend_input_to_reg&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    spec: InsnInput,
    ext_spec: ExtSpec,
) -&gt; Reg {
    <span class="kw">let </span>requested_size = <span class="kw">match </span>ext_spec {
        ExtSpec::ZeroExtendTo32 | ExtSpec::SignExtendTo32 =&gt; <span class="number">32</span>,
        ExtSpec::ZeroExtendTo64 | ExtSpec::SignExtendTo64 =&gt; <span class="number">64</span>,
    };
    <span class="kw">let </span>input_size = ctx.input_ty(spec.insn, spec.input).bits();

    <span class="kw">let </span>requested_ty = <span class="kw">if </span>requested_size == <span class="number">32 </span>{
        types::I32
    } <span class="kw">else </span>{
        types::I64
    };

    <span class="kw">let </span>ext_mode = <span class="kw">match </span>(input_size, requested_size) {
        (a, b) <span class="kw">if </span>a == b =&gt; <span class="kw">return </span>put_input_in_reg(ctx, spec),
        (<span class="number">1</span>, <span class="number">8</span>) =&gt; <span class="kw">return </span>put_input_in_reg(ctx, spec),
        (a, b) =&gt; ExtMode::new(a, b).unwrap_or_else(|| <span class="macro">panic!</span>(<span class="string">&quot;invalid extension: {} -&gt; {}&quot;</span>, a, b)),
    };

    <span class="kw">let </span>src = input_to_reg_mem(ctx, spec);
    <span class="kw">let </span>dst = ctx.alloc_tmp(requested_ty).only_reg().unwrap();
    <span class="kw">match </span>ext_spec {
        ExtSpec::ZeroExtendTo32 | ExtSpec::ZeroExtendTo64 =&gt; {
            ctx.emit(Inst::movzx_rm_r(ext_mode, src, dst))
        }
        ExtSpec::SignExtendTo32 | ExtSpec::SignExtendTo64 =&gt; {
            ctx.emit(Inst::movsx_rm_r(ext_mode, src, dst))
        }
    }
    dst.to_reg()
}

<span class="doccomment">/// Returns whether the given input is an immediate that can be properly sign-extended, without any
/// possible side-effect.
</span><span class="kw">fn </span>non_reg_input_to_sext_imm(input: NonRegInput, input_ty: Type) -&gt; <span class="prelude-ty">Option</span>&lt;u32&gt; {
    input.constant.and_then(|x| {
        <span class="comment">// For i64 instructions (prefixed with REX.W), require that the immediate will sign-extend
        // to 64 bits. For other sizes, it doesn&#39;t matter and we can just use the plain
        // constant.
        </span><span class="kw">if </span>input_ty.bytes() != <span class="number">8 </span>|| low32_will_sign_extend_to_64(x) {
            <span class="prelude-val">Some</span>(x <span class="kw">as </span>u32)
        } <span class="kw">else </span>{
            <span class="prelude-val">None
        </span>}
    })
}

<span class="kw">fn </span>input_to_imm&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; <span class="prelude-ty">Option</span>&lt;u64&gt; {
    ctx.get_input_as_source_or_const(spec.insn, spec.input)
        .constant
}

<span class="doccomment">/// Put the given input into an immediate, a register or a memory operand.
/// Effectful: may mark the given input as used, when returning the register form.
</span><span class="kw">fn </span>input_to_reg_mem_imm&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput) -&gt; RegMemImm {
    <span class="kw">let </span>input = ctx.get_input_as_source_or_const(spec.insn, spec.input);
    <span class="kw">let </span>input_ty = ctx.input_ty(spec.insn, spec.input);
    <span class="kw">match </span>non_reg_input_to_sext_imm(input, input_ty) {
        <span class="prelude-val">Some</span>(x) =&gt; RegMemImm::imm(x),
        <span class="prelude-val">None </span>=&gt; <span class="kw">match </span>input_to_reg_mem(ctx, spec) {
            RegMem::Reg { reg } =&gt; RegMemImm::reg(reg),
            RegMem::Mem { addr } =&gt; RegMemImm::mem(addr),
        },
    }
}

<span class="doccomment">/// Emit an instruction to insert a value `src` into a lane of `dst`.
</span><span class="kw">fn </span>emit_insert_lane&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    src: RegMem,
    dst: Writable&lt;Reg&gt;,
    lane: u8,
    ty: Type,
) {
    <span class="kw">if </span>!ty.is_float() {
        <span class="kw">let </span>(sse_op, size) = <span class="kw">match </span>ty.lane_bits() {
            <span class="number">8 </span>=&gt; (SseOpcode::Pinsrb, OperandSize::Size32),
            <span class="number">16 </span>=&gt; (SseOpcode::Pinsrw, OperandSize::Size32),
            <span class="number">32 </span>=&gt; (SseOpcode::Pinsrd, OperandSize::Size32),
            <span class="number">64 </span>=&gt; (SseOpcode::Pinsrd, OperandSize::Size64),
            <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unable to insertlane for lane size: {}&quot;</span>, ty.lane_bits()),
        };
        ctx.emit(Inst::xmm_rm_r_imm(sse_op, src, dst, lane, size));
    } <span class="kw">else if </span>ty == types::F32 {
        <span class="kw">let </span>sse_op = SseOpcode::Insertps;
        <span class="comment">// Insert 32-bits from replacement (at index 00, bits 7:8) to vector (lane
        // shifted into bits 5:6).
        </span><span class="kw">let </span>lane = <span class="number">0b00_00_00_00 </span>| lane &lt;&lt; <span class="number">4</span>;
        ctx.emit(Inst::xmm_rm_r_imm(
            sse_op,
            src,
            dst,
            lane,
            OperandSize::Size32,
        ));
    } <span class="kw">else if </span>ty == types::F64 {
        <span class="kw">let </span>sse_op = <span class="kw">match </span>lane {
            <span class="comment">// Move the lowest quadword in replacement to vector without changing
            // the upper bits.
            </span><span class="number">0 </span>=&gt; SseOpcode::Movsd,
            <span class="comment">// Move the low 64 bits of replacement vector to the high 64 bits of the
            // vector.
            </span><span class="number">1 </span>=&gt; SseOpcode::Movlhps,
            <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
        };
        <span class="comment">// Here we use the `xmm_rm_r` encoding because it correctly tells the register
        // allocator how we are using `dst`: we are using `dst` as a `mod` whereas other
        // encoding formats like `xmm_unary_rm_r` treat it as a `def`.
        </span>ctx.emit(Inst::xmm_rm_r(sse_op, src, dst));
    } <span class="kw">else </span>{
        <span class="macro">panic!</span>(<span class="string">&quot;unable to emit insertlane for type: {}&quot;</span>, ty)
    }
}

<span class="doccomment">/// Emit an instruction to extract a lane of `src` into `dst`.
</span><span class="kw">fn </span>emit_extract_lane&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    src: Reg,
    dst: Writable&lt;Reg&gt;,
    lane: u8,
    ty: Type,
) {
    <span class="kw">if </span>!ty.is_float() {
        <span class="kw">let </span>(sse_op, size) = <span class="kw">match </span>ty.lane_bits() {
            <span class="number">8 </span>=&gt; (SseOpcode::Pextrb, OperandSize::Size32),
            <span class="number">16 </span>=&gt; (SseOpcode::Pextrw, OperandSize::Size32),
            <span class="number">32 </span>=&gt; (SseOpcode::Pextrd, OperandSize::Size32),
            <span class="number">64 </span>=&gt; (SseOpcode::Pextrd, OperandSize::Size64),
            <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unable to extractlane for lane size: {}&quot;</span>, ty.lane_bits()),
        };
        <span class="kw">let </span>src = RegMem::reg(src);
        ctx.emit(Inst::xmm_rm_r_imm(sse_op, src, dst, lane, size));
    } <span class="kw">else if </span>ty == types::F32 || ty == types::F64 {
        <span class="kw">if </span>lane == <span class="number">0 </span>{
            <span class="comment">// Remove the extractlane instruction, leaving the float where it is. The upper
            // bits will remain unchanged; for correctness, this relies on Cranelift type
            // checking to avoid using those bits.
            </span>ctx.emit(Inst::gen_move(dst, src, ty));
        } <span class="kw">else </span>{
            <span class="comment">// Otherwise, shuffle the bits in `lane` to the lowest lane.
            </span><span class="kw">let </span>sse_op = SseOpcode::Pshufd;
            <span class="kw">let </span>mask = <span class="kw">match </span>ty {
                <span class="comment">// Move the value at `lane` to lane 0, copying existing value at lane 0 to
                // other lanes. Again, this relies on Cranelift type checking to avoid
                // using those bits.
                </span>types::F32 =&gt; {
                    <span class="macro">assert!</span>(lane &gt; <span class="number">0 </span>&amp;&amp; lane &lt; <span class="number">4</span>);
                    <span class="number">0b00_00_00_00 </span>| lane
                }
                <span class="comment">// Move the value at `lane` 1 (we know it must be 1 because of the `if`
                // statement above) to lane 0 and leave lane 1 unchanged. The Cranelift type
                // checking assumption also applies here.
                </span>types::F64 =&gt; {
                    <span class="macro">assert!</span>(lane == <span class="number">1</span>);
                    <span class="number">0b11_10_11_10
                </span>}
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">let </span>src = RegMem::reg(src);
            ctx.emit(Inst::xmm_rm_r_imm(
                sse_op,
                src,
                dst,
                mask,
                OperandSize::Size32,
            ));
        }
    } <span class="kw">else </span>{
        <span class="macro">panic!</span>(<span class="string">&quot;unable to emit extractlane for type: {}&quot;</span>, ty)
    }
}

<span class="doccomment">/// Emits an int comparison instruction.
///
/// Note: make sure that there are no instructions modifying the flags between a call to this
/// function and the use of the flags!
///
/// Takes the condition code that will be tested, and returns
/// the condition code that should be used. This allows us to
/// synthesize comparisons out of multiple instructions for
/// special cases (e.g., 128-bit integers).
</span><span class="kw">fn </span>emit_cmp&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, insn: IRInst, cc: IntCC) -&gt; IntCC {
    <span class="kw">let </span>ty = ctx.input_ty(insn, <span class="number">0</span>);

    <span class="kw">let </span>inputs = [InsnInput { insn, input: <span class="number">0 </span>}, InsnInput { insn, input: <span class="number">1 </span>}];

    <span class="kw">if </span>ty == types::I128 {
        <span class="comment">// We need to compare both halves and combine the results appropriately.
        </span><span class="kw">let </span>cmp1 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
        <span class="kw">let </span>cmp2 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
        <span class="kw">let </span>lhs = put_input_in_regs(ctx, inputs[<span class="number">0</span>]);
        <span class="kw">let </span>lhs_lo = lhs.regs()[<span class="number">0</span>];
        <span class="kw">let </span>lhs_hi = lhs.regs()[<span class="number">1</span>];
        <span class="kw">let </span>rhs = put_input_in_regs(ctx, inputs[<span class="number">1</span>]);
        <span class="kw">let </span>rhs_lo = RegMemImm::reg(rhs.regs()[<span class="number">0</span>]);
        <span class="kw">let </span>rhs_hi = RegMemImm::reg(rhs.regs()[<span class="number">1</span>]);
        <span class="kw">match </span>cc {
            IntCC::Equal =&gt; {
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_hi, lhs_hi));
                ctx.emit(Inst::setcc(CC::Z, cmp1));
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_lo, lhs_lo));
                ctx.emit(Inst::setcc(CC::Z, cmp2));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::reg(cmp1.to_reg()),
                    cmp2,
                ));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::imm(<span class="number">1</span>),
                    cmp2,
                ));
                IntCC::NotEqual
            }
            IntCC::NotEqual =&gt; {
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_hi, lhs_hi));
                ctx.emit(Inst::setcc(CC::NZ, cmp1));
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_lo, lhs_lo));
                ctx.emit(Inst::setcc(CC::NZ, cmp2));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::Or,
                    RegMemImm::reg(cmp1.to_reg()),
                    cmp2,
                ));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::imm(<span class="number">1</span>),
                    cmp2,
                ));
                IntCC::NotEqual
            }
            IntCC::SignedLessThan
            | IntCC::SignedLessThanOrEqual
            | IntCC::SignedGreaterThan
            | IntCC::SignedGreaterThanOrEqual
            | IntCC::UnsignedLessThan
            | IntCC::UnsignedLessThanOrEqual
            | IntCC::UnsignedGreaterThan
            | IntCC::UnsignedGreaterThanOrEqual =&gt; {
                <span class="comment">// Result = (lhs_hi &lt;&gt; rhs_hi) ||
                //          (lhs_hi == rhs_hi &amp;&amp; lhs_lo &lt;&gt; rhs_lo)
                </span><span class="kw">let </span>cmp3 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_hi, lhs_hi));
                ctx.emit(Inst::setcc(CC::from_intcc(cc.without_equal()), cmp1));
                ctx.emit(Inst::setcc(CC::Z, cmp2));
                ctx.emit(Inst::cmp_rmi_r(OperandSize::Size64, rhs_lo, lhs_lo));
                ctx.emit(Inst::setcc(CC::from_intcc(cc.unsigned()), cmp3));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::reg(cmp2.to_reg()),
                    cmp3,
                ));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::Or,
                    RegMemImm::reg(cmp1.to_reg()),
                    cmp3,
                ));
                ctx.emit(Inst::alu_rmi_r(
                    OperandSize::Size64,
                    AluRmiROpcode::And,
                    RegMemImm::imm(<span class="number">1</span>),
                    cmp3,
                ));
                IntCC::NotEqual
            }
            <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unhandled IntCC in I128 comparison: {:?}&quot;</span>, cc),
        }
    } <span class="kw">else </span>{
        <span class="comment">// TODO Try to commute the operands (and invert the condition) if one is an immediate.
        </span><span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
        <span class="comment">// We force the RHS into a register, and disallow load-op fusion, because we
        // do not have a transitive guarantee that this cmp-site will be the sole
        // user of the value. Consider: the icmp might be the only user of a load,
        // but there may be multiple users of the icmp (e.g.  select or bint
        // instructions) that each invoke `emit_cmp()`. If we were to allow a load
        // to sink to the *latest* one, but other sites did not permit sinking, then
        // we would be missing the load for other cmp-sites.
        </span><span class="kw">let </span>rhs = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);

        <span class="comment">// Cranelift&#39;s icmp semantics want to compare lhs - rhs, while Intel gives
        // us dst - src at the machine instruction level, so invert operands.
        </span>ctx.emit(Inst::cmp_rmi_r(
            OperandSize::from_ty(ty),
            RegMemImm::reg(rhs),
            lhs,
        ));
        cc
    }
}

<span class="doccomment">/// A specification for a fcmp emission.
</span><span class="kw">enum </span>FcmpSpec {
    <span class="doccomment">/// Normal flow.
    </span>Normal,

    <span class="doccomment">/// Avoid emitting Equal at all costs by inverting it to NotEqual, and indicate when that
    /// happens with `InvertedEqualOrConditions`.
    ///
    /// This is useful in contexts where it is hard/inefficient to produce a single instruction (or
    /// sequence of instructions) that check for an &quot;AND&quot; combination of condition codes; see for
    /// instance lowering of Select.
    </span><span class="attribute">#[allow(dead_code)]
    </span>InvertEqual,
}

<span class="doccomment">/// This explains how to interpret the results of an fcmp instruction.
</span><span class="kw">enum </span>FcmpCondResult {
    <span class="doccomment">/// The given condition code must be set.
    </span>Condition(CC),

    <span class="doccomment">/// Both condition codes must be set.
    </span>AndConditions(CC, CC),

    <span class="doccomment">/// Either of the conditions codes must be set.
    </span>OrConditions(CC, CC),

    <span class="doccomment">/// The associated spec was set to `FcmpSpec::InvertEqual` and Equal has been inverted. Either
    /// of the condition codes must be set, and the user must invert meaning of analyzing the
    /// condition code results. When the spec is set to `FcmpSpec::Normal`, then this case can&#39;t be
    /// reached.
    </span>InvertedEqualOrConditions(CC, CC),
}

<span class="doccomment">/// Emits a float comparison instruction.
///
/// Note: make sure that there are no instructions modifying the flags between a call to this
/// function and the use of the flags!
</span><span class="kw">fn </span>emit_fcmp&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    insn: IRInst,
    <span class="kw-2">mut </span>cond_code: FloatCC,
    spec: FcmpSpec,
) -&gt; FcmpCondResult {
    <span class="kw">let </span>(flip_operands, inverted_equal) = <span class="kw">match </span>cond_code {
        FloatCC::LessThan
        | FloatCC::LessThanOrEqual
        | FloatCC::UnorderedOrGreaterThan
        | FloatCC::UnorderedOrGreaterThanOrEqual =&gt; {
            cond_code = cond_code.reverse();
            (<span class="bool-val">true</span>, <span class="bool-val">false</span>)
        }
        FloatCC::Equal =&gt; {
            <span class="kw">let </span>inverted_equal = <span class="kw">match </span>spec {
                FcmpSpec::Normal =&gt; <span class="bool-val">false</span>,
                FcmpSpec::InvertEqual =&gt; {
                    cond_code = FloatCC::NotEqual; <span class="comment">// same as .inverse()
                    </span><span class="bool-val">true
                </span>}
            };
            (<span class="bool-val">false</span>, inverted_equal)
        }
        <span class="kw">_ </span>=&gt; (<span class="bool-val">false</span>, <span class="bool-val">false</span>),
    };

    <span class="comment">// The only valid CC constructed with `from_floatcc` can be put in the flag
    // register with a direct float comparison; do this here.
    </span><span class="kw">let </span>op = <span class="kw">match </span>ctx.input_ty(insn, <span class="number">0</span>) {
        types::F32 =&gt; SseOpcode::Ucomiss,
        types::F64 =&gt; SseOpcode::Ucomisd,
        <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Bad input type to Fcmp&quot;</span>),
    };

    <span class="kw">let </span>inputs = <span class="kw-2">&amp;</span>[InsnInput { insn, input: <span class="number">0 </span>}, InsnInput { insn, input: <span class="number">1 </span>}];
    <span class="kw">let </span>(lhs_input, rhs_input) = <span class="kw">if </span>flip_operands {
        (inputs[<span class="number">1</span>], inputs[<span class="number">0</span>])
    } <span class="kw">else </span>{
        (inputs[<span class="number">0</span>], inputs[<span class="number">1</span>])
    };
    <span class="kw">let </span>lhs = put_input_in_reg(ctx, lhs_input);
    <span class="comment">// See above in `emit_cmp()`. We must only use the reg/reg form of the
    // comparison in order to avoid issues with merged loads.
    </span><span class="kw">let </span>rhs = put_input_in_reg(ctx, rhs_input);
    ctx.emit(Inst::xmm_cmp_rm_r(op, RegMem::reg(rhs), lhs));

    <span class="kw">let </span>cond_result = <span class="kw">match </span>cond_code {
        FloatCC::Equal =&gt; FcmpCondResult::AndConditions(CC::NP, CC::Z),
        FloatCC::NotEqual <span class="kw">if </span>inverted_equal =&gt; {
            FcmpCondResult::InvertedEqualOrConditions(CC::P, CC::NZ)
        }
        FloatCC::NotEqual <span class="kw">if </span>!inverted_equal =&gt; FcmpCondResult::OrConditions(CC::P, CC::NZ),
        <span class="kw">_ </span>=&gt; FcmpCondResult::Condition(CC::from_floatcc(cond_code)),
    };

    cond_result
}

<span class="kw">fn </span>make_libcall_sig&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    insn: IRInst,
    call_conv: CallConv,
    ptr_ty: Type,
) -&gt; Signature {
    <span class="kw">let </span><span class="kw-2">mut </span>sig = Signature::new(call_conv);
    <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..ctx.num_inputs(insn) {
        sig.params.push(AbiParam::new(ctx.input_ty(insn, i)));
    }
    <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..ctx.num_outputs(insn) {
        sig.returns.push(AbiParam::new(ctx.output_ty(insn, i)));
    }
    <span class="kw">if </span>call_conv.extends_baldrdash() {
        <span class="comment">// Adds the special VMContext parameter to the signature.
        </span>sig.params
            .push(AbiParam::special(ptr_ty, ArgumentPurpose::VMContext));
    }
    sig
}

<span class="kw">fn </span>emit_vm_call&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    flags: <span class="kw-2">&amp;</span>Flags,
    triple: <span class="kw-2">&amp;</span>Triple,
    libcall: LibCall,
    insn: IRInst,
    inputs: SmallVec&lt;[InsnInput; <span class="number">4</span>]&gt;,
    outputs: SmallVec&lt;[InsnOutput; <span class="number">2</span>]&gt;,
) -&gt; CodegenResult&lt;()&gt; {
    <span class="kw">let </span>extname = ExternalName::LibCall(libcall);

    <span class="kw">let </span>dist = <span class="kw">if </span>flags.use_colocated_libcalls() {
        RelocDistance::Near
    } <span class="kw">else </span>{
        RelocDistance::Far
    };

    <span class="comment">// TODO avoid recreating signatures for every single Libcall function.
    </span><span class="kw">let </span>call_conv = CallConv::for_libcall(flags, CallConv::triple_default(triple));
    <span class="kw">let </span>sig = make_libcall_sig(ctx, insn, call_conv, types::I64);
    <span class="kw">let </span>caller_conv = ctx.abi().call_conv();

    <span class="kw">let </span><span class="kw-2">mut </span>abi = X64ABICaller::from_func(<span class="kw-2">&amp;</span>sig, <span class="kw-2">&amp;</span>extname, dist, caller_conv, flags)<span class="question-mark">?</span>;

    abi.emit_stack_pre_adjust(ctx);

    <span class="kw">let </span>vm_context = <span class="kw">if </span>call_conv.extends_baldrdash() { <span class="number">1 </span>} <span class="kw">else </span>{ <span class="number">0 </span>};
    <span class="macro">assert_eq!</span>(inputs.len() + vm_context, abi.num_args());

    <span class="kw">for </span>(i, input) <span class="kw">in </span>inputs.iter().enumerate() {
        <span class="kw">let </span>arg_reg = put_input_in_reg(ctx, <span class="kw-2">*</span>input);
        abi.emit_copy_regs_to_arg(ctx, i, ValueRegs::one(arg_reg));
    }
    <span class="kw">if </span>call_conv.extends_baldrdash() {
        <span class="kw">let </span>vm_context_vreg = ctx
            .get_vm_context()
            .expect(<span class="string">&quot;should have a VMContext to pass to libcall funcs&quot;</span>);
        abi.emit_copy_regs_to_arg(ctx, inputs.len(), ValueRegs::one(vm_context_vreg));
    }

    abi.emit_call(ctx);
    <span class="kw">for </span>(i, output) <span class="kw">in </span>outputs.iter().enumerate() {
        <span class="kw">let </span>retval_reg = get_output_reg(ctx, <span class="kw-2">*</span>output).only_reg().unwrap();
        abi.emit_copy_retval_to_regs(ctx, i, ValueRegs::one(retval_reg));
    }
    abi.emit_stack_post_adjust(ctx);

    <span class="prelude-val">Ok</span>(())
}

<span class="doccomment">/// Returns whether the given input is a shift by a constant value less or equal than 3.
/// The goal is to embed it within an address mode.
</span><span class="kw">fn </span>matches_small_constant_shift&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    spec: InsnInput,
) -&gt; <span class="prelude-ty">Option</span>&lt;(InsnInput, u8)&gt; {
    matches_input(ctx, spec, Opcode::Ishl).and_then(|shift| {
        <span class="kw">match </span>input_to_imm(
            ctx,
            InsnInput {
                insn: shift,
                input: <span class="number">1</span>,
            },
        ) {
            <span class="prelude-val">Some</span>(shift_amt) <span class="kw">if </span>shift_amt &lt;= <span class="number">3 </span>=&gt; <span class="prelude-val">Some</span>((
                InsnInput {
                    insn: shift,
                    input: <span class="number">0</span>,
                },
                shift_amt <span class="kw">as </span>u8,
            )),
            <span class="kw">_ </span>=&gt; <span class="prelude-val">None</span>,
        }
    })
}

<span class="doccomment">/// Lowers an instruction to one of the x86 addressing modes.
///
/// Note: the 32-bit offset in Cranelift has to be sign-extended, which maps x86&#39;s behavior.
</span><span class="kw">fn </span>lower_to_amode&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(ctx: <span class="kw-2">&amp;mut </span>C, spec: InsnInput, offset: i32) -&gt; Amode {
    <span class="kw">let </span>flags = ctx
        .memflags(spec.insn)
        .expect(<span class="string">&quot;Instruction with amode should have memflags&quot;</span>);

    <span class="comment">// We now either have an add that we must materialize, or some other input; as well as the
    // final offset.
    </span><span class="kw">if let </span><span class="prelude-val">Some</span>(add) = matches_input(ctx, spec, Opcode::Iadd) {
        <span class="macro">debug_assert_eq!</span>(ctx.output_ty(add, <span class="number">0</span>), types::I64);
        <span class="kw">let </span>add_inputs = <span class="kw-2">&amp;</span>[
            InsnInput {
                insn: add,
                input: <span class="number">0</span>,
            },
            InsnInput {
                insn: add,
                input: <span class="number">1</span>,
            },
        ];

        <span class="comment">// TODO heap_addr legalization generates a uext64 *after* the shift, so these optimizations
        // aren&#39;t happening in the wasm case. We could do better, given some range analysis.
        </span><span class="kw">let </span>(base, index, shift) = <span class="kw">if let </span><span class="prelude-val">Some</span>((shift_input, shift_amt)) =
            matches_small_constant_shift(ctx, add_inputs[<span class="number">0</span>])
        {
            (
                put_input_in_reg(ctx, add_inputs[<span class="number">1</span>]),
                put_input_in_reg(ctx, shift_input),
                shift_amt,
            )
        } <span class="kw">else if let </span><span class="prelude-val">Some</span>((shift_input, shift_amt)) =
            matches_small_constant_shift(ctx, add_inputs[<span class="number">1</span>])
        {
            (
                put_input_in_reg(ctx, add_inputs[<span class="number">0</span>]),
                put_input_in_reg(ctx, shift_input),
                shift_amt,
            )
        } <span class="kw">else </span>{
            <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..=<span class="number">1 </span>{
                <span class="comment">// Try to pierce through uextend.
                </span><span class="kw">if let </span><span class="prelude-val">Some</span>(uextend) = matches_input(
                    ctx,
                    InsnInput {
                        insn: add,
                        input: i,
                    },
                    Opcode::Uextend,
                ) {
                    <span class="kw">if let </span><span class="prelude-val">Some</span>(cst) = ctx.get_input_as_source_or_const(uextend, <span class="number">0</span>).constant {
                        <span class="comment">// Zero the upper bits.
                        </span><span class="kw">let </span>input_size = ctx.input_ty(uextend, <span class="number">0</span>).bits() <span class="kw">as </span>u64;
                        <span class="kw">let </span>shift: u64 = <span class="number">64 </span>- input_size;
                        <span class="kw">let </span>uext_cst: u64 = (cst &lt;&lt; shift) &gt;&gt; shift;

                        <span class="kw">let </span>final_offset = (offset <span class="kw">as </span>i64).wrapping_add(uext_cst <span class="kw">as </span>i64);
                        <span class="kw">if </span>low32_will_sign_extend_to_64(final_offset <span class="kw">as </span>u64) {
                            <span class="kw">let </span>base = put_input_in_reg(ctx, add_inputs[<span class="number">1 </span>- i]);
                            <span class="kw">return </span>Amode::imm_reg(final_offset <span class="kw">as </span>u32, base).with_flags(flags);
                        }
                    }
                }

                <span class="comment">// If it&#39;s a constant, add it directly!
                </span><span class="kw">if let </span><span class="prelude-val">Some</span>(cst) = ctx.get_input_as_source_or_const(add, i).constant {
                    <span class="kw">let </span>final_offset = (offset <span class="kw">as </span>i64).wrapping_add(cst <span class="kw">as </span>i64);
                    <span class="kw">if </span>low32_will_sign_extend_to_64(final_offset <span class="kw">as </span>u64) {
                        <span class="kw">let </span>base = put_input_in_reg(ctx, add_inputs[<span class="number">1 </span>- i]);
                        <span class="kw">return </span>Amode::imm_reg(final_offset <span class="kw">as </span>u32, base).with_flags(flags);
                    }
                }
            }

            (
                put_input_in_reg(ctx, add_inputs[<span class="number">0</span>]),
                put_input_in_reg(ctx, add_inputs[<span class="number">1</span>]),
                <span class="number">0</span>,
            )
        };

        <span class="kw">return </span>Amode::imm_reg_reg_shift(
            offset <span class="kw">as </span>u32,
            Gpr::new(base).unwrap(),
            Gpr::new(index).unwrap(),
            shift,
        )
        .with_flags(flags);
    }

    <span class="kw">let </span>input = put_input_in_reg(ctx, spec);
    Amode::imm_reg(offset <span class="kw">as </span>u32, input).with_flags(flags)
}

<span class="kw">fn </span>emit_moves&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    dst: ValueRegs&lt;Writable&lt;Reg&gt;&gt;,
    src: ValueRegs&lt;Reg&gt;,
    ty: Type,
) {
    <span class="kw">let </span>(<span class="kw">_</span>, tys) = Inst::rc_for_type(ty).unwrap();
    <span class="kw">for </span>((dst, src), ty) <span class="kw">in </span>dst.regs().iter().zip(src.regs().iter()).zip(tys.iter()) {
        ctx.emit(Inst::gen_move(<span class="kw-2">*</span>dst, <span class="kw-2">*</span>src, <span class="kw-2">*</span>ty));
    }
}

<span class="kw">fn </span>emit_cmoves&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    size: u8,
    cc: CC,
    src: ValueRegs&lt;Reg&gt;,
    dst: ValueRegs&lt;Writable&lt;Reg&gt;&gt;,
) {
    <span class="kw">let </span>size = size / src.len() <span class="kw">as </span>u8;
    <span class="kw">let </span>size = u8::max(size, <span class="number">4</span>); <span class="comment">// at least 32 bits
    </span><span class="kw">for </span>(dst, src) <span class="kw">in </span>dst.regs().iter().zip(src.regs().iter()) {
        ctx.emit(Inst::cmove(
            OperandSize::from_bytes(size.into()),
            cc,
            RegMem::reg(<span class="kw-2">*</span>src),
            <span class="kw-2">*</span>dst,
        ));
    }
}

<span class="comment">//=============================================================================
// Top-level instruction lowering entry point, for one instruction.

</span><span class="doccomment">/// Actually codegen an instruction&#39;s results into registers.
</span><span class="kw">fn </span>lower_insn_to_regs&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
    ctx: <span class="kw-2">&amp;mut </span>C,
    insn: IRInst,
    flags: <span class="kw-2">&amp;</span>Flags,
    isa_flags: <span class="kw-2">&amp;</span>x64_settings::Flags,
    triple: <span class="kw-2">&amp;</span>Triple,
) -&gt; CodegenResult&lt;()&gt; {
    <span class="kw">let </span>op = ctx.data(insn).opcode();

    <span class="kw">let </span>inputs: SmallVec&lt;[InsnInput; <span class="number">4</span>]&gt; = (<span class="number">0</span>..ctx.num_inputs(insn))
        .map(|i| InsnInput { insn, input: i })
        .collect();
    <span class="kw">let </span>outputs: SmallVec&lt;[InsnOutput; <span class="number">2</span>]&gt; = (<span class="number">0</span>..ctx.num_outputs(insn))
        .map(|i| InsnOutput { insn, output: i })
        .collect();

    <span class="kw">let </span>ty = <span class="kw">if </span>outputs.len() &gt; <span class="number">0 </span>{
        <span class="prelude-val">Some</span>(ctx.output_ty(insn, <span class="number">0</span>))
    } <span class="kw">else </span>{
        <span class="prelude-val">None
    </span>};

    <span class="kw">if let </span><span class="prelude-val">Ok</span>(()) = isle::lower(ctx, flags, isa_flags, <span class="kw-2">&amp;</span>outputs, insn) {
        <span class="kw">return </span><span class="prelude-val">Ok</span>(());
    }

    <span class="kw">let </span>implemented_in_isle = |ctx: <span class="kw-2">&amp;mut </span>C| {
        <span class="macro">unreachable!</span>(
            <span class="string">&quot;implemented in ISLE: inst = `{}`, type = `{:?}`&quot;</span>,
            ctx.dfg().display_inst(insn),
            ty
        )
    };

    <span class="kw">match </span>op {
        Opcode::Iconst
        | Opcode::Bconst
        | Opcode::F32const
        | Opcode::F64const
        | Opcode::Null
        | Opcode::Iadd
        | Opcode::IaddIfcout
        | Opcode::SaddSat
        | Opcode::UaddSat
        | Opcode::Isub
        | Opcode::SsubSat
        | Opcode::UsubSat
        | Opcode::AvgRound
        | Opcode::Band
        | Opcode::Bor
        | Opcode::Bxor
        | Opcode::Imul
        | Opcode::BandNot
        | Opcode::Iabs
        | Opcode::Imax
        | Opcode::Umax
        | Opcode::Imin
        | Opcode::Umin
        | Opcode::Bnot
        | Opcode::Bitselect
        | Opcode::Vselect
        | Opcode::Ushr
        | Opcode::Sshr
        | Opcode::Ishl
        | Opcode::Rotl
        | Opcode::Rotr
        | Opcode::Ineg
        | Opcode::Trap
        | Opcode::ResumableTrap
        | Opcode::Clz
        | Opcode::Ctz
        | Opcode::Popcnt
        | Opcode::Bitrev
        | Opcode::IsNull
        | Opcode::IsInvalid
        | Opcode::Uextend
        | Opcode::Sextend
        | Opcode::Breduce
        | Opcode::Bextend
        | Opcode::Ireduce
        | Opcode::Bint
        | Opcode::Debugtrap
        | Opcode::WideningPairwiseDotProductS
        | Opcode::Fadd
        | Opcode::Fsub
        | Opcode::Fmul
        | Opcode::Fdiv
        | Opcode::Fmin
        | Opcode::Fmax
        | Opcode::FminPseudo
        | Opcode::FmaxPseudo =&gt; implemented_in_isle(ctx),

        Opcode::Icmp =&gt; {
            <span class="kw">let </span>condcode = ctx.data(insn).cond_code().unwrap();
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">if </span>!ty.is_vector() {
                <span class="kw">let </span>condcode = emit_cmp(ctx, insn, condcode);
                <span class="kw">let </span>cc = CC::from_intcc(condcode);
                ctx.emit(Inst::setcc(cc, dst));
            } <span class="kw">else </span>{
                <span class="macro">assert_eq!</span>(ty.bits(), <span class="number">128</span>);
                <span class="kw">let </span>eq = |ty| <span class="kw">match </span>ty {
                    types::I8X16 =&gt; SseOpcode::Pcmpeqb,
                    types::I16X8 =&gt; SseOpcode::Pcmpeqw,
                    types::I32X4 =&gt; SseOpcode::Pcmpeqd,
                    types::I64X2 =&gt; SseOpcode::Pcmpeqq,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
                        <span class="string">&quot;Unable to find an instruction for {} for type: {}&quot;</span>,
                        condcode, ty
                    ),
                };
                <span class="kw">let </span>gt = |ty| <span class="kw">match </span>ty {
                    types::I8X16 =&gt; SseOpcode::Pcmpgtb,
                    types::I16X8 =&gt; SseOpcode::Pcmpgtw,
                    types::I32X4 =&gt; SseOpcode::Pcmpgtd,
                    types::I64X2 =&gt; SseOpcode::Pcmpgtq,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
                        <span class="string">&quot;Unable to find an instruction for {} for type: {}&quot;</span>,
                        condcode, ty
                    ),
                };
                <span class="kw">let </span>maxu = |ty| <span class="kw">match </span>ty {
                    types::I8X16 =&gt; SseOpcode::Pmaxub,
                    types::I16X8 =&gt; SseOpcode::Pmaxuw,
                    types::I32X4 =&gt; SseOpcode::Pmaxud,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
                        <span class="string">&quot;Unable to find an instruction for {} for type: {}&quot;</span>,
                        condcode, ty
                    ),
                };
                <span class="kw">let </span>mins = |ty| <span class="kw">match </span>ty {
                    types::I8X16 =&gt; SseOpcode::Pminsb,
                    types::I16X8 =&gt; SseOpcode::Pminsw,
                    types::I32X4 =&gt; SseOpcode::Pminsd,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
                        <span class="string">&quot;Unable to find an instruction for {} for type: {}&quot;</span>,
                        condcode, ty
                    ),
                };
                <span class="kw">let </span>minu = |ty| <span class="kw">match </span>ty {
                    types::I8X16 =&gt; SseOpcode::Pminub,
                    types::I16X8 =&gt; SseOpcode::Pminuw,
                    types::I32X4 =&gt; SseOpcode::Pminud,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
                        <span class="string">&quot;Unable to find an instruction for {} for type: {}&quot;</span>,
                        condcode, ty
                    ),
                };

                <span class="comment">// Here we decide which operand to use as the read/write `dst` (ModRM reg field) and
                // which to use as the read `input` (ModRM r/m field). In the normal case we use
                // Cranelift&#39;s first operand, the `lhs`, as `dst` but we flip the operands for the
                // less-than cases so that we can reuse the greater-than implementation.
                //
                // In a surprising twist, the operands for i64x2 `gte`/`sle` must also be flipped
                // from the normal order because of the special-case lowering for these instructions
                // (i.e. we use PCMPGTQ with flipped operands and negate the result).
                </span><span class="kw">let </span>input = <span class="kw">match </span>condcode {
                    IntCC::SignedLessThanOrEqual <span class="kw">if </span>ty == types::I64X2 =&gt; {
                        <span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                        <span class="kw">let </span>rhs = input_to_reg_mem(ctx, inputs[<span class="number">1</span>]);
                        ctx.emit(Inst::gen_move(dst, lhs, ty));
                        rhs
                    }
                    IntCC::SignedGreaterThanOrEqual <span class="kw">if </span>ty == types::I64X2 =&gt; {
                        <span class="kw">let </span>lhs = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
                        <span class="kw">let </span>rhs = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                        ctx.emit(Inst::gen_move(dst, rhs, ty));
                        lhs
                    }
                    IntCC::SignedLessThan
                    | IntCC::SignedLessThanOrEqual
                    | IntCC::UnsignedLessThan
                    | IntCC::UnsignedLessThanOrEqual =&gt; {
                        <span class="kw">let </span>lhs = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
                        <span class="kw">let </span>rhs = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                        ctx.emit(Inst::gen_move(dst, rhs, ty));
                        lhs
                    }
                    <span class="kw">_ </span>=&gt; {
                        <span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                        <span class="kw">let </span>rhs = input_to_reg_mem(ctx, inputs[<span class="number">1</span>]);
                        ctx.emit(Inst::gen_move(dst, lhs, ty));
                        rhs
                    }
                };

                <span class="kw">match </span>condcode {
                    IntCC::Equal =&gt; ctx.emit(Inst::xmm_rm_r(eq(ty), input, dst)),
                    IntCC::NotEqual =&gt; {
                        ctx.emit(Inst::xmm_rm_r(eq(ty), input, dst));
                        <span class="comment">// Emit all 1s into the `tmp` register.
                        </span><span class="kw">let </span>tmp = ctx.alloc_tmp(ty).only_reg().unwrap();
                        ctx.emit(Inst::xmm_rm_r(eq(ty), RegMem::from(tmp), tmp));
                        <span class="comment">// Invert the result of the `PCMPEQ*`.
                        </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp), dst));
                    }
                    IntCC::SignedGreaterThan | IntCC::SignedLessThan =&gt; {
                        ctx.emit(Inst::xmm_rm_r(gt(ty), input, dst))
                    }
                    IntCC::SignedGreaterThanOrEqual | IntCC::SignedLessThanOrEqual
                        <span class="kw">if </span>ty != types::I64X2 =&gt;
                    {
                        ctx.emit(Inst::xmm_rm_r(mins(ty), input.clone(), dst));
                        ctx.emit(Inst::xmm_rm_r(eq(ty), input, dst))
                    }
                    IntCC::SignedGreaterThanOrEqual | IntCC::SignedLessThanOrEqual
                        <span class="kw">if </span>ty == types::I64X2 =&gt;
                    {
                        <span class="comment">// The PMINS* instruction is only available in AVX512VL/F so we must instead
                        // compare with flipped operands and negate the result (emitting one more
                        // instruction).
                        </span>ctx.emit(Inst::xmm_rm_r(gt(ty), input, dst));
                        <span class="comment">// Emit all 1s into the `tmp` register.
                        </span><span class="kw">let </span>tmp = ctx.alloc_tmp(ty).only_reg().unwrap();
                        ctx.emit(Inst::xmm_rm_r(eq(ty), RegMem::from(tmp), tmp));
                        <span class="comment">// Invert the result of the `PCMPGT*`.
                        </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp), dst));
                    }
                    IntCC::UnsignedGreaterThan | IntCC::UnsignedLessThan =&gt; {
                        ctx.emit(Inst::xmm_rm_r(maxu(ty), input.clone(), dst));
                        ctx.emit(Inst::xmm_rm_r(eq(ty), input, dst));
                        <span class="comment">// Emit all 1s into the `tmp` register.
                        </span><span class="kw">let </span>tmp = ctx.alloc_tmp(ty).only_reg().unwrap();
                        ctx.emit(Inst::xmm_rm_r(eq(ty), RegMem::from(tmp), tmp));
                        <span class="comment">// Invert the result of the `PCMPEQ*`.
                        </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp), dst));
                    }
                    IntCC::UnsignedGreaterThanOrEqual | IntCC::UnsignedLessThanOrEqual =&gt; {
                        ctx.emit(Inst::xmm_rm_r(minu(ty), input.clone(), dst));
                        ctx.emit(Inst::xmm_rm_r(eq(ty), input, dst))
                    }
                    <span class="kw">_ </span>=&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Unimplemented comparison code for icmp: {}&quot;</span>, condcode),
                }
            }
        }

        Opcode::Fcmp =&gt; {
            <span class="kw">let </span>cond_code = ctx.data(insn).fp_cond_code().unwrap();
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">if </span>!input_ty.is_vector() {
                <span class="comment">// Unordered is returned by setting ZF, PF, CF &lt;- 111
                // Greater than by ZF, PF, CF &lt;- 000
                // Less than by ZF, PF, CF &lt;- 001
                // Equal by ZF, PF, CF &lt;- 100
                //
                // Checking the result of comiss is somewhat annoying because you don&#39;t have setcc
                // instructions that explicitly check simultaneously for the condition (i.e. eq, le,
                // gt, etc) *and* orderedness.
                //
                // So that might mean we need more than one setcc check and then a logical &quot;and&quot; or
                // &quot;or&quot; to determine both, in some cases.  However knowing that if the parity bit is
                // set, then the result was considered unordered and knowing that if the parity bit is
                // set, then both the ZF and CF flag bits must also be set we can get away with using
                // one setcc for most condition codes.

                </span><span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

                <span class="kw">match </span>emit_fcmp(ctx, insn, cond_code, FcmpSpec::Normal) {
                    FcmpCondResult::Condition(cc) =&gt; {
                        ctx.emit(Inst::setcc(cc, dst));
                    }
                    FcmpCondResult::AndConditions(cc1, cc2) =&gt; {
                        <span class="kw">let </span>tmp = ctx.alloc_tmp(types::I32).only_reg().unwrap();
                        ctx.emit(Inst::setcc(cc1, tmp));
                        ctx.emit(Inst::setcc(cc2, dst));
                        ctx.emit(Inst::alu_rmi_r(
                            OperandSize::Size32,
                            AluRmiROpcode::And,
                            RegMemImm::reg(tmp.to_reg()),
                            dst,
                        ));
                    }
                    FcmpCondResult::OrConditions(cc1, cc2) =&gt; {
                        <span class="kw">let </span>tmp = ctx.alloc_tmp(types::I32).only_reg().unwrap();
                        ctx.emit(Inst::setcc(cc1, tmp));
                        ctx.emit(Inst::setcc(cc2, dst));
                        ctx.emit(Inst::alu_rmi_r(
                            OperandSize::Size32,
                            AluRmiROpcode::Or,
                            RegMemImm::reg(tmp.to_reg()),
                            dst,
                        ));
                    }
                    FcmpCondResult::InvertedEqualOrConditions(<span class="kw">_</span>, <span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(),
                }
            } <span class="kw">else </span>{
                <span class="kw">let </span>op = <span class="kw">match </span>input_ty {
                    types::F32X4 =&gt; SseOpcode::Cmpps,
                    types::F64X2 =&gt; SseOpcode::Cmppd,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Bad input type to fcmp: {}&quot;</span>, input_ty),
                };

                <span class="comment">// Since some packed comparisons are not available, some of the condition codes
                // must be inverted, with a corresponding `flip` of the operands.
                </span><span class="kw">let </span>(imm, flip) = <span class="kw">match </span>cond_code {
                    FloatCC::GreaterThan =&gt; (FcmpImm::LessThan, <span class="bool-val">true</span>),
                    FloatCC::GreaterThanOrEqual =&gt; (FcmpImm::LessThanOrEqual, <span class="bool-val">true</span>),
                    FloatCC::UnorderedOrLessThan =&gt; (FcmpImm::UnorderedOrGreaterThan, <span class="bool-val">true</span>),
                    FloatCC::UnorderedOrLessThanOrEqual =&gt; {
                        (FcmpImm::UnorderedOrGreaterThanOrEqual, <span class="bool-val">true</span>)
                    }
                    FloatCC::OrderedNotEqual | FloatCC::UnorderedOrEqual =&gt; {
                        <span class="macro">panic!</span>(<span class="string">&quot;unsupported float condition code: {}&quot;</span>, cond_code)
                    }
                    <span class="kw">_ </span>=&gt; (FcmpImm::from(cond_code), <span class="bool-val">false</span>),
                };

                <span class="comment">// Determine the operands of the comparison, possibly by flipping them.
                </span><span class="kw">let </span>(lhs, rhs) = <span class="kw">if </span>flip {
                    (
                        put_input_in_reg(ctx, inputs[<span class="number">1</span>]),
                        input_to_reg_mem(ctx, inputs[<span class="number">0</span>]),
                    )
                } <span class="kw">else </span>{
                    (
                        put_input_in_reg(ctx, inputs[<span class="number">0</span>]),
                        input_to_reg_mem(ctx, inputs[<span class="number">1</span>]),
                    )
                };

                <span class="comment">// Move the `lhs` to the same register as `dst`; this may not emit an actual move
                // but ensures that the registers are the same to match x86&#39;s read-write operand
                // encoding.
                </span><span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                ctx.emit(Inst::gen_move(dst, lhs, input_ty));

                <span class="comment">// Emit the comparison.
                </span>ctx.emit(Inst::xmm_rm_r_imm(
                    op,
                    rhs,
                    dst,
                    imm.encode(),
                    OperandSize::Size32,
                ));
            }
        }

        Opcode::FallthroughReturn | Opcode::Return =&gt; {
            <span class="kw">for </span>i <span class="kw">in </span><span class="number">0</span>..ctx.num_inputs(insn) {
                <span class="kw">let </span>src_reg = put_input_in_regs(ctx, inputs[i]);
                <span class="kw">let </span>retval_reg = ctx.retval(i);
                <span class="kw">let </span>ty = ctx.input_ty(insn, i);
                <span class="macro">assert!</span>(src_reg.len() == retval_reg.len());
                <span class="kw">let </span>(<span class="kw">_</span>, tys) = Inst::rc_for_type(ty)<span class="question-mark">?</span>;
                <span class="kw">for </span>((<span class="kw-2">&amp;</span>src, <span class="kw-2">&amp;</span>dst), <span class="kw-2">&amp;</span>ty) <span class="kw">in </span>src_reg
                    .regs()
                    .iter()
                    .zip(retval_reg.regs().iter())
                    .zip(tys.iter())
                {
                    ctx.emit(Inst::gen_move(dst, src, ty));
                }
            }
            <span class="comment">// N.B.: the Ret itself is generated by the ABI.
        </span>}

        Opcode::Call | Opcode::CallIndirect =&gt; {
            <span class="kw">let </span>caller_conv = ctx.abi().call_conv();
            <span class="kw">let </span>(<span class="kw-2">mut </span>abi, inputs) = <span class="kw">match </span>op {
                Opcode::Call =&gt; {
                    <span class="kw">let </span>(extname, dist) = ctx.call_target(insn).unwrap();
                    <span class="kw">let </span>sig = ctx.call_sig(insn).unwrap();
                    <span class="macro">assert_eq!</span>(inputs.len(), sig.params.len());
                    <span class="macro">assert_eq!</span>(outputs.len(), sig.returns.len());
                    (
                        X64ABICaller::from_func(sig, <span class="kw-2">&amp;</span>extname, dist, caller_conv, flags)<span class="question-mark">?</span>,
                        <span class="kw-2">&amp;</span>inputs[..],
                    )
                }

                Opcode::CallIndirect =&gt; {
                    <span class="kw">let </span>ptr = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>sig = ctx.call_sig(insn).unwrap();
                    <span class="macro">assert_eq!</span>(inputs.len() - <span class="number">1</span>, sig.params.len());
                    <span class="macro">assert_eq!</span>(outputs.len(), sig.returns.len());
                    (
                        X64ABICaller::from_ptr(sig, ptr, op, caller_conv, flags)<span class="question-mark">?</span>,
                        <span class="kw-2">&amp;</span>inputs[<span class="number">1</span>..],
                    )
                }

                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };

            abi.emit_stack_pre_adjust(ctx);
            <span class="macro">assert_eq!</span>(inputs.len(), abi.num_args());
            <span class="kw">for </span>i <span class="kw">in </span>abi.get_copy_to_arg_order() {
                <span class="kw">let </span>input = inputs[i];
                <span class="kw">let </span>arg_regs = put_input_in_regs(ctx, input);
                abi.emit_copy_regs_to_arg(ctx, i, arg_regs);
            }
            abi.emit_call(ctx);
            <span class="kw">for </span>(i, output) <span class="kw">in </span>outputs.iter().enumerate() {
                <span class="kw">let </span>retval_regs = get_output_reg(ctx, <span class="kw-2">*</span>output);
                abi.emit_copy_retval_to_regs(ctx, i, retval_regs);
            }
            abi.emit_stack_post_adjust(ctx);
        }

        Opcode::Trapif | Opcode::Trapff =&gt; {
            <span class="kw">let </span>trap_code = ctx.data(insn).trap_code().unwrap();

            <span class="kw">if </span>matches_input(ctx, inputs[<span class="number">0</span>], Opcode::IaddIfcout).is_some() {
                <span class="kw">let </span>cond_code = ctx.data(insn).cond_code().unwrap();
                <span class="comment">// The flags must not have been clobbered by any other instruction between the
                // iadd_ifcout and this instruction, as verified by the CLIF validator; so we can
                // simply use the flags here.
                </span><span class="kw">let </span>cc = CC::from_intcc(cond_code);

                ctx.emit_safepoint(Inst::TrapIf { trap_code, cc });
            } <span class="kw">else if </span>op == Opcode::Trapif {
                <span class="kw">let </span>cond_code = ctx.data(insn).cond_code().unwrap();

                <span class="comment">// Verification ensures that the input is always a single-def ifcmp.
                </span><span class="kw">let </span>ifcmp = matches_input(ctx, inputs[<span class="number">0</span>], Opcode::Ifcmp).unwrap();
                <span class="kw">let </span>cond_code = emit_cmp(ctx, ifcmp, cond_code);
                <span class="kw">let </span>cc = CC::from_intcc(cond_code);

                ctx.emit_safepoint(Inst::TrapIf { trap_code, cc });
            } <span class="kw">else </span>{
                <span class="kw">let </span>cond_code = ctx.data(insn).fp_cond_code().unwrap();

                <span class="comment">// Verification ensures that the input is always a single-def ffcmp.
                </span><span class="kw">let </span>ffcmp = matches_input(ctx, inputs[<span class="number">0</span>], Opcode::Ffcmp).unwrap();

                <span class="kw">match </span>emit_fcmp(ctx, ffcmp, cond_code, FcmpSpec::Normal) {
                    FcmpCondResult::Condition(cc) =&gt; {
                        ctx.emit_safepoint(Inst::TrapIf { trap_code, cc })
                    }
                    FcmpCondResult::AndConditions(cc1, cc2) =&gt; {
                        <span class="comment">// A bit unfortunate, but materialize the flags in their own register, and
                        // check against this.
                        </span><span class="kw">let </span>tmp = ctx.alloc_tmp(types::I32).only_reg().unwrap();
                        <span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I32).only_reg().unwrap();
                        ctx.emit(Inst::setcc(cc1, tmp));
                        ctx.emit(Inst::setcc(cc2, tmp2));
                        ctx.emit(Inst::alu_rmi_r(
                            OperandSize::Size32,
                            AluRmiROpcode::And,
                            RegMemImm::reg(tmp.to_reg()),
                            tmp2,
                        ));
                        ctx.emit_safepoint(Inst::TrapIf {
                            trap_code,
                            cc: CC::NZ,
                        });
                    }
                    FcmpCondResult::OrConditions(cc1, cc2) =&gt; {
                        ctx.emit_safepoint(Inst::TrapIf { trap_code, cc: cc1 });
                        ctx.emit_safepoint(Inst::TrapIf { trap_code, cc: cc2 });
                    }
                    FcmpCondResult::InvertedEqualOrConditions(<span class="kw">_</span>, <span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(),
                };
            };
        }

        Opcode::Sqrt =&gt; {
            <span class="comment">// We can&#39;t guarantee the RHS (if a load) is 128-bit aligned, so we
            // must avoid merging a load here.
            </span><span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>ty = ty.unwrap();

            <span class="kw">let </span>sse_op = <span class="kw">match </span>ty {
                types::F32 =&gt; SseOpcode::Sqrtss,
                types::F64 =&gt; SseOpcode::Sqrtsd,
                types::F32X4 =&gt; SseOpcode::Sqrtps,
                types::F64X2 =&gt; SseOpcode::Sqrtpd,
                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
                    <span class="string">&quot;invalid type: expected one of [F32, F64, F32X4, F64X2], found {}&quot;</span>,
                    ty
                ),
            };

            ctx.emit(Inst::xmm_unary_rm_r(sse_op, src, dst));
        }

        Opcode::Fpromote =&gt; {
            <span class="comment">// We can&#39;t guarantee the RHS (if a load) is 128-bit aligned, so we
            // must avoid merging a load here.
            </span><span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(SseOpcode::Cvtss2sd, src, dst));
        }

        Opcode::FvpromoteLow =&gt; {
            <span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(
                SseOpcode::Cvtps2pd,
                RegMem::from(src),
                dst,
            ));
        }

        Opcode::Fdemote =&gt; {
            <span class="comment">// We can&#39;t guarantee the RHS (if a load) is 128-bit aligned, so we
            // must avoid merging a load here.
            </span><span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(SseOpcode::Cvtsd2ss, src, dst));
        }

        Opcode::Fvdemote =&gt; {
            <span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(
                SseOpcode::Cvtpd2ps,
                RegMem::from(src),
                dst,
            ));
        }

        Opcode::FcvtFromSint =&gt; {
            <span class="kw">let </span>output_ty = ty.unwrap();
            <span class="kw">if </span>!output_ty.is_vector() {
                <span class="kw">let </span>(ext_spec, src_size) = <span class="kw">match </span>ctx.input_ty(insn, <span class="number">0</span>) {
                    types::I8 | types::I16 =&gt; (<span class="prelude-val">Some</span>(ExtSpec::SignExtendTo32), OperandSize::Size32),
                    types::I32 =&gt; (<span class="prelude-val">None</span>, OperandSize::Size32),
                    types::I64 =&gt; (<span class="prelude-val">None</span>, OperandSize::Size64),
                    <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                };

                <span class="kw">let </span>src = <span class="kw">match </span>ext_spec {
                    <span class="prelude-val">Some</span>(ext_spec) =&gt; RegMem::reg(extend_input_to_reg(ctx, inputs[<span class="number">0</span>], ext_spec)),
                    <span class="prelude-val">None </span>=&gt; RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>])),
                };

                <span class="kw">let </span>opcode = <span class="kw">if </span>output_ty == types::F32 {
                    SseOpcode::Cvtsi2ss
                } <span class="kw">else </span>{
                    <span class="macro">assert_eq!</span>(output_ty, types::F64);
                    SseOpcode::Cvtsi2sd
                };
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                ctx.emit(Inst::gpr_to_xmm(opcode, src, src_size, dst));
            } <span class="kw">else </span>{
                <span class="kw">let </span>ty = ty.unwrap();
                <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">let </span>opcode = <span class="kw">match </span>ctx.input_ty(insn, <span class="number">0</span>) {
                    types::I32X4 =&gt; SseOpcode::Cvtdq2ps,
                    <span class="kw">_ </span>=&gt; {
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;unable to use type {} for op {}&quot;</span>, ctx.input_ty(insn, <span class="number">0</span>), op)
                    }
                };
                ctx.emit(Inst::gen_move(dst, src, ty));
                ctx.emit(Inst::xmm_rm_r(opcode, RegMem::from(dst), dst));
            }
        }
        Opcode::FcvtLowFromSint =&gt; {
            <span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::xmm_unary_rm_r(
                SseOpcode::Cvtdq2pd,
                RegMem::from(src),
                dst,
            ));
        }
        Opcode::FcvtFromUint =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);

            <span class="kw">if </span>!ty.is_vector() {
                <span class="kw">match </span>input_ty {
                    types::I8 | types::I16 | types::I32 =&gt; {
                        <span class="comment">// Conversion from an unsigned int smaller than 64-bit is easy: zero-extend +
                        // do a signed conversion (which won&#39;t overflow).
                        </span><span class="kw">let </span>opcode = <span class="kw">if </span>ty == types::F32 {
                            SseOpcode::Cvtsi2ss
                        } <span class="kw">else </span>{
                            <span class="macro">assert_eq!</span>(ty, types::F64);
                            SseOpcode::Cvtsi2sd
                        };

                        <span class="kw">let </span>src = RegMem::reg(extend_input_to_reg(
                            ctx,
                            inputs[<span class="number">0</span>],
                            ExtSpec::ZeroExtendTo64,
                        ));
                        ctx.emit(Inst::gpr_to_xmm(opcode, src, OperandSize::Size64, dst));
                    }

                    types::I64 =&gt; {
                        <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);

                        <span class="kw">let </span>src_copy = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        ctx.emit(Inst::gen_move(src_copy, src, types::I64));

                        <span class="kw">let </span>tmp_gpr1 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        <span class="kw">let </span>tmp_gpr2 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        ctx.emit(Inst::cvt_u64_to_float_seq(
                            <span class="kw">if </span>ty == types::F64 {
                                OperandSize::Size64
                            } <span class="kw">else </span>{
                                OperandSize::Size32
                            },
                            src_copy,
                            tmp_gpr1,
                            tmp_gpr2,
                            dst,
                        ));
                    }
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected input type for FcvtFromUint: {:?}&quot;</span>, input_ty),
                };
            } <span class="kw">else if </span>output_ty == types::F64X2 {
                <span class="kw">if let </span><span class="prelude-val">Some</span>(uwiden) = matches_input(ctx, inputs[<span class="number">0</span>], Opcode::UwidenLow) {
                    <span class="kw">let </span>uwiden_input = InsnInput {
                        insn: uwiden,
                        input: <span class="number">0</span>,
                    };
                    <span class="kw">let </span>src = put_input_in_reg(ctx, uwiden_input);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    <span class="kw">let </span>input_ty = ctx.input_ty(uwiden, <span class="number">0</span>);

                    <span class="comment">// Matches_input further obfuscates which Wasm instruction this is ultimately
                    // lowering. Check here that the types are as expected for F64x2ConvertLowI32x4U.
                    </span><span class="macro">debug_assert!</span>(input_ty == types::I32X4);

                    <span class="comment">// Algorithm uses unpcklps to help create a float that is equivalent
                    // 0x1.0p52 + double(src). 0x1.0p52 is unique because at this exponent
                    // every value of the mantissa represents a corresponding uint32 number.
                    // When we subtract 0x1.0p52 we are left with double(src).
                    </span><span class="kw">let </span>uint_mask = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    ctx.emit(Inst::gen_move(dst, src, types::I32X4));

                    <span class="kw">static </span>UINT_MASK: [u8; <span class="number">16</span>] = [
                        <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                        <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                    ];

                    <span class="kw">let </span>uint_mask_const =
                        ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UINT_MASK));

                    ctx.emit(Inst::xmm_load_const(
                        uint_mask_const,
                        uint_mask,
                        types::I32X4,
                    ));

                    <span class="comment">// Creates 0x1.0p52 + double(src)
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Unpcklps,
                        RegMem::from(uint_mask),
                        dst,
                    ));

                    <span class="kw">static </span>UINT_MASK_HIGH: [u8; <span class="number">16</span>] = [
                        <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                        <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>,
                    ];

                    <span class="kw">let </span>uint_mask_high_const =
                        ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UINT_MASK_HIGH));
                    <span class="kw">let </span>uint_mask_high = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    ctx.emit(Inst::xmm_load_const(
                        uint_mask_high_const,
                        uint_mask_high,
                        types::I32X4,
                    ));

                    <span class="comment">// 0x1.0p52 + double(src) - 0x1.0p52
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Subpd,
                        RegMem::from(uint_mask_high),
                        dst,
                    ));
                } <span class="kw">else </span>{
                    <span class="macro">panic!</span>(<span class="string">&quot;Unsupported FcvtFromUint conversion types: {}&quot;</span>, ty);
                }
            } <span class="kw">else </span>{
                <span class="macro">assert_eq!</span>(ctx.input_ty(insn, <span class="number">0</span>), types::I32X4);
                <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

                <span class="kw">if </span>isa_flags.use_avx512vl_simd() &amp;&amp; isa_flags.use_avx512f_simd() {
                    <span class="comment">// When AVX512VL and AVX512F are available,
                    // `fcvt_from_uint` can be lowered to a single instruction.
                    </span>ctx.emit(Inst::xmm_unary_rm_r_evex(
                        Avx512Opcode::Vcvtudq2ps,
                        RegMem::reg(src),
                        dst,
                    ));
                } <span class="kw">else </span>{
                    <span class="comment">// Converting packed unsigned integers to packed floats
                    // requires a few steps. There is no single instruction
                    // lowering for converting unsigned floats but there is for
                    // converting packed signed integers to float (cvtdq2ps). In
                    // the steps below we isolate the upper half (16 bits) and
                    // lower half (16 bits) of each lane and then we convert
                    // each half separately using cvtdq2ps meant for signed
                    // integers. In order for this to work for the upper half
                    // bits we must shift right by 1 (divide by 2) these bits in
                    // order to ensure the most significant bit is 0 not signed,
                    // and then after the conversion we double the value.
                    // Finally we add the converted values where addition will
                    // correctly round.
                    //
                    // Sequence:
                    // -&gt; A = 0xffffffff
                    // -&gt; Ah = 0xffff0000
                    // -&gt; Al = 0x0000ffff
                    // -&gt; Convert(Al) // Convert int to float
                    // -&gt; Ah = Ah &gt;&gt; 1 // Shift right 1 to assure Ah conversion isn&#39;t treated as signed
                    // -&gt; Convert(Ah) // Convert .. with no loss of significant digits from previous shift
                    // -&gt; Ah = Ah + Ah // Double Ah to account for shift right before the conversion.
                    // -&gt; dst = Ah + Al // Add the two floats together

                    // Create a temporary register
                    </span><span class="kw">let </span>tmp = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    ctx.emit(Inst::xmm_unary_rm_r(
                        SseOpcode::Movapd,
                        RegMem::reg(src),
                        tmp,
                    ));
                    ctx.emit(Inst::gen_move(dst, src, ty));

                    <span class="comment">// Get the low 16 bits
                    </span>ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Pslld, RegMemImm::imm(<span class="number">16</span>), tmp));
                    ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Psrld, RegMemImm::imm(<span class="number">16</span>), tmp));

                    <span class="comment">// Get the high 16 bits
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Psubd, RegMem::from(tmp), dst));

                    <span class="comment">// Convert the low 16 bits
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Cvtdq2ps, RegMem::from(tmp), tmp));

                    <span class="comment">// Shift the high bits by 1, convert, and double to get the correct value.
                    </span>ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Psrld, RegMemImm::imm(<span class="number">1</span>), dst));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Cvtdq2ps, RegMem::from(dst), dst));
                    ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Addps,
                        RegMem::reg(dst.to_reg()),
                        dst,
                    ));

                    <span class="comment">// Add together the two converted values.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Addps,
                        RegMem::reg(tmp.to_reg()),
                        dst,
                    ));
                }
            }
        }

        Opcode::FcvtToUint | Opcode::FcvtToUintSat | Opcode::FcvtToSint | Opcode::FcvtToSintSat =&gt; {
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">if </span>!input_ty.is_vector() {
                <span class="kw">let </span>src_size = <span class="kw">if </span>input_ty == types::F32 {
                    OperandSize::Size32
                } <span class="kw">else </span>{
                    <span class="macro">assert_eq!</span>(input_ty, types::F64);
                    OperandSize::Size64
                };

                <span class="kw">let </span>output_ty = ty.unwrap();
                <span class="kw">let </span>dst_size = <span class="kw">if </span>output_ty == types::I32 {
                    OperandSize::Size32
                } <span class="kw">else </span>{
                    <span class="macro">assert_eq!</span>(output_ty, types::I64);
                    OperandSize::Size64
                };

                <span class="kw">let </span>to_signed = op == Opcode::FcvtToSint || op == Opcode::FcvtToSintSat;
                <span class="kw">let </span>is_sat = op == Opcode::FcvtToUintSat || op == Opcode::FcvtToSintSat;

                <span class="kw">let </span>src_copy = ctx.alloc_tmp(input_ty).only_reg().unwrap();
                ctx.emit(Inst::gen_move(src_copy, src, input_ty));

                <span class="kw">let </span>tmp_xmm = ctx.alloc_tmp(input_ty).only_reg().unwrap();
                <span class="kw">let </span>tmp_gpr = ctx.alloc_tmp(output_ty).only_reg().unwrap();

                <span class="kw">if </span>to_signed {
                    ctx.emit(Inst::cvt_float_to_sint_seq(
                        src_size, dst_size, is_sat, src_copy, dst, tmp_gpr, tmp_xmm,
                    ));
                } <span class="kw">else </span>{
                    ctx.emit(Inst::cvt_float_to_uint_seq(
                        src_size, dst_size, is_sat, src_copy, dst, tmp_gpr, tmp_xmm,
                    ));
                }
            } <span class="kw">else </span>{
                <span class="kw">if </span>op == Opcode::FcvtToSintSat {
                    <span class="comment">// Sets destination to zero if float is NaN
                    </span><span class="macro">assert_eq!</span>(types::F32X4, ctx.input_ty(insn, <span class="number">0</span>));
                    <span class="kw">let </span>tmp = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    ctx.emit(Inst::xmm_unary_rm_r(
                        SseOpcode::Movapd,
                        RegMem::reg(src),
                        tmp,
                    ));
                    ctx.emit(Inst::gen_move(dst, src, input_ty));
                    <span class="kw">let </span>cond = FcmpImm::from(FloatCC::Equal);
                    ctx.emit(Inst::xmm_rm_r_imm(
                        SseOpcode::Cmpps,
                        RegMem::reg(tmp.to_reg()),
                        tmp,
                        cond.encode(),
                        OperandSize::Size32,
                    ));
                    ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Andps,
                        RegMem::reg(tmp.to_reg()),
                        dst,
                    ));

                    <span class="comment">// Sets top bit of tmp if float is positive
                    // Setting up to set top bit on negative float values
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Pxor,
                        RegMem::reg(dst.to_reg()),
                        tmp,
                    ));

                    <span class="comment">// Convert the packed float to packed doubleword.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Cvttps2dq,
                        RegMem::reg(dst.to_reg()),
                        dst,
                    ));

                    <span class="comment">// Set top bit only if &lt; 0
                    // Saturate lane with sign (top) bit.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Pand,
                        RegMem::reg(dst.to_reg()),
                        tmp,
                    ));
                    ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Psrad, RegMemImm::imm(<span class="number">31</span>), tmp));

                    <span class="comment">// On overflow 0x80000000 is returned to a lane.
                    // Below sets positive overflow lanes to 0x7FFFFFFF
                    // Keeps negative overflow lanes as is.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Pxor,
                        RegMem::reg(tmp.to_reg()),
                        dst,
                    ));
                } <span class="kw">else if </span>op == Opcode::FcvtToUintSat {
                    <span class="comment">// The algorithm for converting floats to unsigned ints is a little tricky. The
                    // complication arises because we are converting from a signed 64-bit int with a positive
                    // integer range from 1..INT_MAX (0x1..0x7FFFFFFF) to an unsigned integer with an extended
                    // range from (INT_MAX+1)..UINT_MAX. It&#39;s this range from (INT_MAX+1)..UINT_MAX
                    // (0x80000000..0xFFFFFFFF) that needs to be accounted for as a special case since our
                    // conversion instruction (cvttps2dq) only converts as high as INT_MAX (0x7FFFFFFF), but
                    // which conveniently setting underflows and overflows (smaller than MIN_INT or larger than
                    // MAX_INT) to be INT_MAX+1 (0x80000000). Nothing that the range (INT_MAX+1)..UINT_MAX includes
                    // precisely INT_MAX values we can correctly account for and convert every value in this range
                    // if we simply subtract INT_MAX+1 before doing the cvttps2dq conversion. After the subtraction
                    // every value originally (INT_MAX+1)..UINT_MAX is now the range (0..INT_MAX).
                    // After the conversion we add INT_MAX+1 back to this converted value, noting again that
                    // values we are trying to account for were already set to INT_MAX+1 during the original conversion.
                    // We simply have to create a mask and make sure we are adding together only the lanes that need
                    // to be accounted for. Digesting it all the steps then are:
                    //
                    // Step 1 - Account for NaN and negative floats by setting these src values to zero.
                    // Step 2 - Make a copy (tmp1) of the src value since we need to convert twice for
                    //          reasons described above.
                    // Step 3 - Convert the original src values. This will convert properly all floats up to INT_MAX
                    // Step 4 - Subtract INT_MAX from the copy set (tmp1). Note, all zero and negative values are those
                    //          values that were originally in the range (0..INT_MAX). This will come in handy during
                    //          step 7 when we zero negative lanes.
                    // Step 5 - Create a bit mask for tmp1 that will correspond to all lanes originally less than
                    //          UINT_MAX that are now less than INT_MAX thanks to the subtraction.
                    // Step 6 - Convert the second set of values (tmp1)
                    // Step 7 - Prep the converted second set by zeroing out negative lanes (these have already been
                    //          converted correctly with the first set) and by setting overflow lanes to 0x7FFFFFFF
                    //          as this will allow us to properly saturate overflow lanes when adding to 0x80000000
                    // Step 8 - Add the orginal converted src and the converted tmp1 where float values originally less
                    //          than and equal to INT_MAX will be unchanged, float values originally between INT_MAX+1 and
                    //          UINT_MAX will add together (INT_MAX) + (SRC - INT_MAX), and float values originally
                    //          greater than UINT_MAX will be saturated to UINT_MAX (0xFFFFFFFF) after adding (0x8000000 + 0x7FFFFFFF).
                    //
                    //
                    // The table below illustrates the result after each step where it matters for the converted set.
                    // Note the original value range (original src set) is the final dst in Step 8:
                    //
                    // Original src set:
                    // | Original Value Range |    Step 1    |         Step 3         |          Step 8           |
                    // |  -FLT_MIN..FLT_MAX   | 0.0..FLT_MAX | 0..INT_MAX(w/overflow) | 0..UINT_MAX(w/saturation) |
                    //
                    // Copied src set (tmp1):
                    // |    Step 2    |                  Step 4                  |
                    // | 0.0..FLT_MAX | (0.0-(INT_MAX+1))..(FLT_MAX-(INT_MAX+1)) |
                    //
                    // |                       Step 6                        |                 Step 7                 |
                    // | (0-(INT_MAX+1))..(UINT_MAX-(INT_MAX+1))(w/overflow) | ((INT_MAX+1)-(INT_MAX+1))..(INT_MAX+1) |

                    // Create temporaries
                    </span><span class="macro">assert_eq!</span>(types::F32X4, ctx.input_ty(insn, <span class="number">0</span>));
                    <span class="kw">let </span>tmp1 = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();
                    <span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I32X4).only_reg().unwrap();

                    <span class="comment">// Converting to unsigned int so if float src is negative or NaN
                    // will first set to zero.
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp2), tmp2));
                    ctx.emit(Inst::gen_move(dst, src, input_ty));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Maxps, RegMem::from(tmp2), dst));

                    <span class="comment">// Set tmp2 to INT_MAX+1. It is important to note here that after it looks
                    // like we are only converting INT_MAX (0x7FFFFFFF) but in fact because
                    // single precision IEEE-754 floats can only accurately represent contingous
                    // integers up to 2^23 and outside of this range it rounds to the closest
                    // integer that it can represent. In the case of INT_MAX, this value gets
                    // represented as 0x4f000000 which is the integer value (INT_MAX+1).

                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pcmpeqd, RegMem::from(tmp2), tmp2));
                    ctx.emit(Inst::xmm_rmi_reg(SseOpcode::Psrld, RegMemImm::imm(<span class="number">1</span>), tmp2));
                    ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Cvtdq2ps,
                        RegMem::from(tmp2),
                        tmp2,
                    ));

                    <span class="comment">// Make a copy of these lanes and then do the first conversion.
                    // Overflow lanes greater than the maximum allowed signed value will
                    // set to 0x80000000. Negative and NaN lanes will be 0x0
                    </span>ctx.emit(Inst::xmm_mov(SseOpcode::Movaps, RegMem::from(dst), tmp1));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Cvttps2dq, RegMem::from(dst), dst));

                    <span class="comment">// Set lanes to src - max_signed_int
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Subps, RegMem::from(tmp2), tmp1));

                    <span class="comment">// Create mask for all positive lanes to saturate (i.e. greater than
                    // or equal to the maxmimum allowable unsigned int).
                    </span><span class="kw">let </span>cond = FcmpImm::from(FloatCC::LessThanOrEqual);
                    ctx.emit(Inst::xmm_rm_r_imm(
                        SseOpcode::Cmpps,
                        RegMem::from(tmp1),
                        tmp2,
                        cond.encode(),
                        OperandSize::Size32,
                    ));

                    <span class="comment">// Convert those set of lanes that have the max_signed_int factored out.
                    </span>ctx.emit(Inst::xmm_rm_r(
                        SseOpcode::Cvttps2dq,
                        RegMem::from(tmp1),
                        tmp1,
                    ));

                    <span class="comment">// Prepare converted lanes by zeroing negative lanes and prepping lanes
                    // that have positive overflow (based on the mask) by setting these lanes
                    // to 0x7FFFFFFF
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp2), tmp1));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp2), tmp2));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pmaxsd, RegMem::from(tmp2), tmp1));

                    <span class="comment">// Add this second set of converted lanes to the original to properly handle
                    // values greater than max signed int.
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Paddd, RegMem::from(tmp1), dst));
                } <span class="kw">else </span>{
                    <span class="comment">// Since this branch is also guarded by a check for vector types
                    // neither Opcode::FcvtToUint nor Opcode::FcvtToSint can reach here
                    // due to vector varients not existing. The first two branches will
                    // cover all reachable cases.
                    </span><span class="macro">unreachable!</span>();
                }
            }
        }
        Opcode::IaddPairwise =&gt; {
            <span class="kw">if let </span>(<span class="prelude-val">Some</span>(swiden_low), <span class="prelude-val">Some</span>(swiden_high)) = (
                matches_input(ctx, inputs[<span class="number">0</span>], Opcode::SwidenLow),
                matches_input(ctx, inputs[<span class="number">1</span>], Opcode::SwidenHigh),
            ) {
                <span class="kw">let </span>swiden_input = <span class="kw-2">&amp;</span>[
                    InsnInput {
                        insn: swiden_low,
                        input: <span class="number">0</span>,
                    },
                    InsnInput {
                        insn: swiden_high,
                        input: <span class="number">0</span>,
                    },
                ];

                <span class="kw">let </span>input_ty = ctx.input_ty(swiden_low, <span class="number">0</span>);
                <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
                <span class="kw">let </span>src0 = put_input_in_reg(ctx, swiden_input[<span class="number">0</span>]);
                <span class="kw">let </span>src1 = put_input_in_reg(ctx, swiden_input[<span class="number">1</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">if </span>src0 != src1 {
                    <span class="macro">unimplemented!</span>(
                        <span class="string">&quot;iadd_pairwise not implemented for general case with different inputs&quot;
                    </span>);
                }
                <span class="kw">match </span>(input_ty, output_ty) {
                    (types::I8X16, types::I16X8) =&gt; {
                        <span class="kw">static </span>MUL_CONST: [u8; <span class="number">16</span>] = [<span class="number">0x01</span>; <span class="number">16</span>];
                        <span class="kw">let </span>mul_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>MUL_CONST));
                        <span class="kw">let </span>mul_const_reg = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(mul_const, mul_const_reg, types::I8X16));
                        ctx.emit(Inst::xmm_mov(
                            SseOpcode::Movdqa,
                            RegMem::reg(mul_const_reg.to_reg()),
                            dst,
                        ));
                        ctx.emit(Inst::xmm_rm_r(SseOpcode::Pmaddubsw, RegMem::reg(src0), dst));
                    }
                    (types::I16X8, types::I32X4) =&gt; {
                        <span class="kw">static </span>MUL_CONST: [u8; <span class="number">16</span>] = [
                            <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                            <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                        ];
                        <span class="kw">let </span>mul_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>MUL_CONST));
                        <span class="kw">let </span>mul_const_reg = ctx.alloc_tmp(types::I16X8).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(mul_const, mul_const_reg, types::I16X8));
                        ctx.emit(Inst::xmm_mov(SseOpcode::Movdqa, RegMem::reg(src0), dst));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Pmaddwd,
                            RegMem::reg(mul_const_reg.to_reg()),
                            dst,
                        ));
                    }
                    <span class="kw">_ </span>=&gt; {
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;Type not supported for {:?}&quot;</span>, op);
                    }
                }
            } <span class="kw">else if let </span>(<span class="prelude-val">Some</span>(uwiden_low), <span class="prelude-val">Some</span>(uwiden_high)) = (
                matches_input(ctx, inputs[<span class="number">0</span>], Opcode::UwidenLow),
                matches_input(ctx, inputs[<span class="number">1</span>], Opcode::UwidenHigh),
            ) {
                <span class="kw">let </span>uwiden_input = <span class="kw-2">&amp;</span>[
                    InsnInput {
                        insn: uwiden_low,
                        input: <span class="number">0</span>,
                    },
                    InsnInput {
                        insn: uwiden_high,
                        input: <span class="number">0</span>,
                    },
                ];

                <span class="kw">let </span>input_ty = ctx.input_ty(uwiden_low, <span class="number">0</span>);
                <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
                <span class="kw">let </span>src0 = put_input_in_reg(ctx, uwiden_input[<span class="number">0</span>]);
                <span class="kw">let </span>src1 = put_input_in_reg(ctx, uwiden_input[<span class="number">1</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">if </span>src0 != src1 {
                    <span class="macro">unimplemented!</span>(
                        <span class="string">&quot;iadd_pairwise not implemented for general case with different inputs&quot;
                    </span>);
                }
                <span class="kw">match </span>(input_ty, output_ty) {
                    (types::I8X16, types::I16X8) =&gt; {
                        <span class="kw">static </span>MUL_CONST: [u8; <span class="number">16</span>] = [<span class="number">0x01</span>; <span class="number">16</span>];
                        <span class="kw">let </span>mul_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>MUL_CONST));
                        <span class="kw">let </span>mul_const_reg = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(mul_const, mul_const_reg, types::I8X16));
                        ctx.emit(Inst::xmm_mov(SseOpcode::Movdqa, RegMem::reg(src0), dst));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Pmaddubsw,
                            RegMem::reg(mul_const_reg.to_reg()),
                            dst,
                        ));
                    }
                    (types::I16X8, types::I32X4) =&gt; {
                        <span class="kw">static </span>PXOR_CONST: [u8; <span class="number">16</span>] = [
                            <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>,
                            <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>,
                        ];
                        <span class="kw">let </span>pxor_const =
                            ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>PXOR_CONST));
                        <span class="kw">let </span>pxor_const_reg = ctx.alloc_tmp(types::I16X8).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(
                            pxor_const,
                            pxor_const_reg,
                            types::I16X8,
                        ));
                        ctx.emit(Inst::xmm_mov(SseOpcode::Movdqa, RegMem::reg(src0), dst));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Pxor,
                            RegMem::reg(pxor_const_reg.to_reg()),
                            dst,
                        ));

                        <span class="kw">static </span>MADD_CONST: [u8; <span class="number">16</span>] = [
                            <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                            <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                        ];
                        <span class="kw">let </span>madd_const =
                            ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>MADD_CONST));
                        <span class="kw">let </span>madd_const_reg = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(
                            madd_const,
                            madd_const_reg,
                            types::I16X8,
                        ));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Pmaddwd,
                            RegMem::reg(madd_const_reg.to_reg()),
                            dst,
                        ));
                        <span class="kw">static </span>ADDD_CONST2: [u8; <span class="number">16</span>] = [
                            <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                            <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x01</span>, <span class="number">0x00</span>,
                        ];
                        <span class="kw">let </span>addd_const2 =
                            ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>ADDD_CONST2));
                        <span class="kw">let </span>addd_const2_reg = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                        ctx.emit(Inst::xmm_load_const(
                            addd_const2,
                            addd_const2_reg,
                            types::I16X8,
                        ));
                        ctx.emit(Inst::xmm_rm_r(
                            SseOpcode::Paddd,
                            RegMem::reg(addd_const2_reg.to_reg()),
                            dst,
                        ));
                    }
                    <span class="kw">_ </span>=&gt; {
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;Type not supported for {:?}&quot;</span>, op);
                    }
                }
            } <span class="kw">else </span>{
                <span class="macro">unimplemented!</span>(<span class="string">&quot;Operands not supported for {:?}&quot;</span>, op);
            }
        }
        Opcode::UwidenHigh | Opcode::UwidenLow | Opcode::SwidenHigh | Opcode::SwidenLow =&gt; {
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">if </span>output_ty.is_vector() {
                <span class="kw">match </span>op {
                    Opcode::SwidenLow =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I8X16, types::I16X8) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxbw, RegMem::reg(src), dst));
                        }
                        (types::I16X8, types::I32X4) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxwd, RegMem::reg(src), dst));
                        }
                        (types::I32X4, types::I64X2) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxdq, RegMem::reg(src), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    Opcode::SwidenHigh =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I8X16, types::I16X8) =&gt; {
                            ctx.emit(Inst::gen_move(dst, src, output_ty));
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Palignr,
                                RegMem::reg(src),
                                dst,
                                <span class="number">8</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxbw, RegMem::from(dst), dst));
                        }
                        (types::I16X8, types::I32X4) =&gt; {
                            ctx.emit(Inst::gen_move(dst, src, output_ty));
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Palignr,
                                RegMem::reg(src),
                                dst,
                                <span class="number">8</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxwd, RegMem::from(dst), dst));
                        }
                        (types::I32X4, types::I64X2) =&gt; {
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Pshufd,
                                RegMem::reg(src),
                                dst,
                                <span class="number">0xEE</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovsxdq, RegMem::from(dst), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    Opcode::UwidenLow =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I8X16, types::I16X8) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxbw, RegMem::reg(src), dst));
                        }
                        (types::I16X8, types::I32X4) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxwd, RegMem::reg(src), dst));
                        }
                        (types::I32X4, types::I64X2) =&gt; {
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxdq, RegMem::reg(src), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    Opcode::UwidenHigh =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I8X16, types::I16X8) =&gt; {
                            ctx.emit(Inst::gen_move(dst, src, output_ty));
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Palignr,
                                RegMem::reg(src),
                                dst,
                                <span class="number">8</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxbw, RegMem::from(dst), dst));
                        }
                        (types::I16X8, types::I32X4) =&gt; {
                            ctx.emit(Inst::gen_move(dst, src, output_ty));
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Palignr,
                                RegMem::reg(src),
                                dst,
                                <span class="number">8</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxwd, RegMem::from(dst), dst));
                        }
                        (types::I32X4, types::I64X2) =&gt; {
                            ctx.emit(Inst::xmm_rm_r_imm(
                                SseOpcode::Pshufd,
                                RegMem::reg(src),
                                dst,
                                <span class="number">0xEE</span>,
                                OperandSize::Size32,
                            ));
                            ctx.emit(Inst::xmm_mov(SseOpcode::Pmovzxdq, RegMem::from(dst), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                }
            } <span class="kw">else </span>{
                <span class="macro">panic!</span>(<span class="string">&quot;Unsupported non-vector type for widen instruction {:?}&quot;</span>, ty);
            }
        }
        Opcode::Snarrow | Opcode::Unarrow =&gt; {
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">if </span>output_ty.is_vector() {
                <span class="kw">match </span>op {
                    Opcode::Snarrow =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I16X8, types::I8X16) =&gt; {
                            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                            ctx.emit(Inst::gen_move(dst, src1, input_ty));
                            ctx.emit(Inst::xmm_rm_r(SseOpcode::Packsswb, RegMem::reg(src2), dst));
                        }
                        (types::I32X4, types::I16X8) =&gt; {
                            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                            ctx.emit(Inst::gen_move(dst, src1, input_ty));
                            ctx.emit(Inst::xmm_rm_r(SseOpcode::Packssdw, RegMem::reg(src2), dst));
                        }
                        <span class="comment">// TODO: The type we are expecting as input as actually an F64X2 but the instruction is only defined
                        // for integers so here we use I64X2. This is a separate issue that needs to be fixed in instruction.rs.
                        </span>(types::I64X2, types::I32X4) =&gt; {
                            <span class="kw">if let </span><span class="prelude-val">Some</span>(fcvt_inst) =
                                matches_input(ctx, inputs[<span class="number">0</span>], Opcode::FcvtToSintSat)
                            {
                                <span class="comment">//y = i32x4.trunc_sat_f64x2_s_zero(x) is lowered to:
                                //MOVE xmm_tmp, xmm_x
                                //CMPEQPD xmm_tmp, xmm_x
                                //MOVE xmm_y, xmm_x
                                //ANDPS xmm_tmp, [wasm_f64x2_splat(2147483647.0)]
                                //MINPD xmm_y, xmm_tmp
                                //CVTTPD2DQ xmm_y, xmm_y

                                </span><span class="kw">let </span>fcvt_input = InsnInput {
                                    insn: fcvt_inst,
                                    input: <span class="number">0</span>,
                                };
                                <span class="kw">let </span>src = put_input_in_reg(ctx, fcvt_input);
                                ctx.emit(Inst::gen_move(dst, src, input_ty));
                                <span class="kw">let </span>tmp1 = ctx.alloc_tmp(output_ty).only_reg().unwrap();
                                ctx.emit(Inst::gen_move(tmp1, src, input_ty));
                                <span class="kw">let </span>cond = FcmpImm::from(FloatCC::Equal);
                                ctx.emit(Inst::xmm_rm_r_imm(
                                    SseOpcode::Cmppd,
                                    RegMem::reg(src),
                                    tmp1,
                                    cond.encode(),
                                    OperandSize::Size32,
                                ));

                                <span class="comment">// 2147483647.0 is equivalent to 0x41DFFFFFFFC00000
                                </span><span class="kw">static </span>UMAX_MASK: [u8; <span class="number">16</span>] = [
                                    <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0xC0</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xDF</span>, <span class="number">0x41</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                                    <span class="number">0xC0</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xDF</span>, <span class="number">0x41</span>,
                                ];
                                <span class="kw">let </span>umax_const =
                                    ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UMAX_MASK));
                                <span class="kw">let </span>umax_mask = ctx.alloc_tmp(types::F64X2).only_reg().unwrap();
                                ctx.emit(Inst::xmm_load_const(umax_const, umax_mask, types::F64X2));

                                <span class="comment">//ANDPD xmm_y, [wasm_f64x2_splat(2147483647.0)]
                                </span>ctx.emit(Inst::xmm_rm_r(
                                    SseOpcode::Andps,
                                    RegMem::from(umax_mask),
                                    tmp1,
                                ));
                                ctx.emit(Inst::xmm_rm_r(SseOpcode::Minpd, RegMem::from(tmp1), dst));
                                ctx.emit(Inst::xmm_rm_r(
                                    SseOpcode::Cvttpd2dq,
                                    RegMem::from(dst),
                                    dst,
                                ));
                            } <span class="kw">else </span>{
                                <span class="macro">unreachable!</span>();
                            }
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    Opcode::Unarrow =&gt; <span class="kw">match </span>(input_ty, output_ty) {
                        (types::I16X8, types::I8X16) =&gt; {
                            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                            ctx.emit(Inst::gen_move(dst, src1, input_ty));
                            ctx.emit(Inst::xmm_rm_r(SseOpcode::Packuswb, RegMem::reg(src2), dst));
                        }
                        (types::I32X4, types::I16X8) =&gt; {
                            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                            ctx.emit(Inst::gen_move(dst, src1, input_ty));
                            ctx.emit(Inst::xmm_rm_r(SseOpcode::Packusdw, RegMem::reg(src2), dst));
                        }
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                }
            } <span class="kw">else </span>{
                <span class="macro">panic!</span>(<span class="string">&quot;Unsupported non-vector type for widen instruction {:?}&quot;</span>, ty);
            }
        }
        Opcode::Bitcast =&gt; {
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
            <span class="kw">match </span>(input_ty, output_ty) {
                (types::F32, types::I32) =&gt; {
                    <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    ctx.emit(Inst::xmm_to_gpr(
                        SseOpcode::Movd,
                        src,
                        dst,
                        OperandSize::Size32,
                    ));
                }
                (types::I32, types::F32) =&gt; {
                    <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    ctx.emit(Inst::gpr_to_xmm(
                        SseOpcode::Movd,
                        src,
                        OperandSize::Size32,
                        dst,
                    ));
                }
                (types::F64, types::I64) =&gt; {
                    <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    ctx.emit(Inst::xmm_to_gpr(
                        SseOpcode::Movq,
                        src,
                        dst,
                        OperandSize::Size64,
                    ));
                }
                (types::I64, types::F64) =&gt; {
                    <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                    ctx.emit(Inst::gpr_to_xmm(
                        SseOpcode::Movq,
                        src,
                        OperandSize::Size64,
                        dst,
                    ));
                }
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(<span class="string">&quot;invalid bitcast from {:?} to {:?}&quot;</span>, input_ty, output_ty),
            }
        }

        Opcode::Fabs | Opcode::Fneg =&gt; {
            <span class="kw">let </span>src = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">0</span>]));
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            <span class="comment">// In both cases, generate a constant and apply a single binary instruction:
            // - to compute the absolute value, set all bits to 1 but the MSB to 0, and bit-AND the
            // src with it.
            // - to compute the negated value, set all bits to 0 but the MSB to 1, and bit-XOR the
            // src with it.
            </span><span class="kw">let </span>output_ty = ty.unwrap();
            <span class="kw">if </span>!output_ty.is_vector() {
                <span class="kw">let </span>(val, opcode): (u64, <span class="kw">_</span>) = <span class="kw">match </span>output_ty {
                    types::F32 =&gt; <span class="kw">match </span>op {
                        Opcode::Fabs =&gt; (<span class="number">0x7fffffff</span>, SseOpcode::Andps),
                        Opcode::Fneg =&gt; (<span class="number">0x80000000</span>, SseOpcode::Xorps),
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    types::F64 =&gt; <span class="kw">match </span>op {
                        Opcode::Fabs =&gt; (<span class="number">0x7fffffffffffffff</span>, SseOpcode::Andpd),
                        Opcode::Fneg =&gt; (<span class="number">0x8000000000000000</span>, SseOpcode::Xorpd),
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                    },
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected type {:?} for Fabs&quot;</span>, output_ty),
                };

                <span class="kw">for </span>inst <span class="kw">in </span>Inst::gen_constant(ValueRegs::one(dst), val <span class="kw">as </span>u128, output_ty, |ty| {
                    ctx.alloc_tmp(ty).only_reg().unwrap()
                }) {
                    ctx.emit(inst);
                }

                ctx.emit(Inst::xmm_rm_r(opcode, src, dst));
            } <span class="kw">else </span>{
                <span class="comment">// Eventually vector constants should be available in `gen_constant` and this block
                // can be merged with the one above (TODO).
                </span><span class="kw">if </span>output_ty.bits() == <span class="number">128 </span>{
                    <span class="comment">// Move the `lhs` to the same register as `dst`; this may not emit an actual move
                    // but ensures that the registers are the same to match x86&#39;s read-write operand
                    // encoding.
                    </span><span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                    ctx.emit(Inst::gen_move(dst, src, output_ty));

                    <span class="comment">// Generate an all 1s constant in an XMM register. This uses CMPPS but could
                    // have used CMPPD with the same effect. Note, we zero the temp we allocate
                    // because if not, there is a chance that the register we use could be initialized
                    // with NaN .. in which case the CMPPS would fail since NaN != NaN.
                    </span><span class="kw">let </span>tmp = ctx.alloc_tmp(output_ty).only_reg().unwrap();
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Xorps, RegMem::from(tmp), tmp));
                    <span class="kw">let </span>cond = FcmpImm::from(FloatCC::Equal);
                    <span class="kw">let </span>cmpps = Inst::xmm_rm_r_imm(
                        SseOpcode::Cmpps,
                        RegMem::reg(tmp.to_reg()),
                        tmp,
                        cond.encode(),
                        OperandSize::Size32,
                    );
                    ctx.emit(cmpps);

                    <span class="comment">// Shift the all 1s constant to generate the mask.
                    </span><span class="kw">let </span>lane_bits = output_ty.lane_bits();
                    <span class="kw">let </span>(shift_opcode, opcode, shift_by) = <span class="kw">match </span>(op, lane_bits) {
                        (Opcode::Fabs, <span class="kw">_</span>) =&gt; {
                            <span class="macro">unreachable!</span>(
                                <span class="string">&quot;implemented in ISLE: inst = `{}`, type = `{:?}`&quot;</span>,
                                ctx.dfg().display_inst(insn),
                                ty
                            );
                        }
                        (Opcode::Fneg, <span class="number">32</span>) =&gt; (SseOpcode::Pslld, SseOpcode::Xorps, <span class="number">31</span>),
                        (Opcode::Fneg, <span class="number">64</span>) =&gt; (SseOpcode::Psllq, SseOpcode::Xorpd, <span class="number">63</span>),
                        <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(
                            <span class="string">&quot;unexpected opcode and lane size: {:?}, {} bits&quot;</span>,
                            op, lane_bits
                        ),
                    };
                    <span class="kw">let </span>shift = Inst::xmm_rmi_reg(shift_opcode, RegMemImm::imm(shift_by), tmp);
                    ctx.emit(shift);

                    <span class="comment">// Apply shifted mask (XOR or AND).
                    </span><span class="kw">let </span>mask = Inst::xmm_rm_r(opcode, RegMem::reg(tmp.to_reg()), dst);
                    ctx.emit(mask);
                } <span class="kw">else </span>{
                    <span class="macro">panic!</span>(<span class="string">&quot;unexpected type {:?} for Fabs&quot;</span>, output_ty);
                }
            }
        }

        Opcode::Fcopysign =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>rhs = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);

            <span class="kw">let </span>ty = ty.unwrap();

            <span class="comment">// We&#39;re going to generate the following sequence:
            //
            // movabs     $INT_MIN, tmp_gpr1
            // mov{d,q}   tmp_gpr1, tmp_xmm1
            // movap{s,d} tmp_xmm1, dst
            // andnp{s,d} src_1, dst
            // movap{s,d} src_2, tmp_xmm2
            // andp{s,d}  tmp_xmm1, tmp_xmm2
            // orp{s,d}   tmp_xmm2, dst

            </span><span class="kw">let </span>tmp_xmm1 = ctx.alloc_tmp(types::F32).only_reg().unwrap();
            <span class="kw">let </span>tmp_xmm2 = ctx.alloc_tmp(types::F32).only_reg().unwrap();

            <span class="kw">let </span>(sign_bit_cst, mov_op, and_not_op, and_op, or_op) = <span class="kw">match </span>ty {
                types::F32 =&gt; (
                    <span class="number">0x8000_0000</span>,
                    SseOpcode::Movaps,
                    SseOpcode::Andnps,
                    SseOpcode::Andps,
                    SseOpcode::Orps,
                ),
                types::F64 =&gt; (
                    <span class="number">0x8000_0000_0000_0000</span>,
                    SseOpcode::Movapd,
                    SseOpcode::Andnpd,
                    SseOpcode::Andpd,
                    SseOpcode::Orpd,
                ),
                <span class="kw">_ </span>=&gt; {
                    <span class="macro">panic!</span>(<span class="string">&quot;unexpected type {:?} for copysign&quot;</span>, ty);
                }
            };

            <span class="kw">for </span>inst <span class="kw">in </span>Inst::gen_constant(ValueRegs::one(tmp_xmm1), sign_bit_cst, ty, |ty| {
                ctx.alloc_tmp(ty).only_reg().unwrap()
            }) {
                ctx.emit(inst);
            }
            ctx.emit(Inst::xmm_mov(mov_op, RegMem::reg(tmp_xmm1.to_reg()), dst));
            ctx.emit(Inst::xmm_rm_r(and_not_op, RegMem::reg(lhs), dst));
            ctx.emit(Inst::xmm_mov(mov_op, RegMem::reg(rhs), tmp_xmm2));
            ctx.emit(Inst::xmm_rm_r(
                and_op,
                RegMem::reg(tmp_xmm1.to_reg()),
                tmp_xmm2,
            ));
            ctx.emit(Inst::xmm_rm_r(or_op, RegMem::reg(tmp_xmm2.to_reg()), dst));
        }

        Opcode::Ceil | Opcode::Floor | Opcode::Nearest | Opcode::Trunc =&gt; {
            <span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">if </span>isa_flags.use_sse41() {
                <span class="kw">let </span>mode = <span class="kw">match </span>op {
                    Opcode::Ceil =&gt; RoundImm::RoundUp,
                    Opcode::Floor =&gt; RoundImm::RoundDown,
                    Opcode::Nearest =&gt; RoundImm::RoundNearest,
                    Opcode::Trunc =&gt; RoundImm::RoundZero,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected opcode {:?} in Ceil/Floor/Nearest/Trunc&quot;</span>, op),
                };
                <span class="kw">let </span>op = <span class="kw">match </span>ty {
                    types::F32 =&gt; SseOpcode::Roundss,
                    types::F64 =&gt; SseOpcode::Roundsd,
                    types::F32X4 =&gt; SseOpcode::Roundps,
                    types::F64X2 =&gt; SseOpcode::Roundpd,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected type {:?} in Ceil/Floor/Nearest/Trunc&quot;</span>, ty),
                };
                <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                ctx.emit(Inst::xmm_rm_r_imm(
                    op,
                    src,
                    dst,
                    mode.encode(),
                    OperandSize::Size32,
                ));
            } <span class="kw">else </span>{
                <span class="comment">// Lower to VM calls when there&#39;s no access to SSE4.1.
                // Note, for vector types on platforms that don&#39;t support sse41
                // the execution will panic here.
                </span><span class="kw">let </span>libcall = <span class="kw">match </span>(op, ty) {
                    (Opcode::Ceil, types::F32) =&gt; LibCall::CeilF32,
                    (Opcode::Ceil, types::F64) =&gt; LibCall::CeilF64,
                    (Opcode::Floor, types::F32) =&gt; LibCall::FloorF32,
                    (Opcode::Floor, types::F64) =&gt; LibCall::FloorF64,
                    (Opcode::Nearest, types::F32) =&gt; LibCall::NearestF32,
                    (Opcode::Nearest, types::F64) =&gt; LibCall::NearestF64,
                    (Opcode::Trunc, types::F32) =&gt; LibCall::TruncF32,
                    (Opcode::Trunc, types::F64) =&gt; LibCall::TruncF64,
                    <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(
                        <span class="string">&quot;unexpected type/opcode {:?}/{:?} in Ceil/Floor/Nearest/Trunc&quot;</span>,
                        ty, op
                    ),
                };
                emit_vm_call(ctx, flags, triple, libcall, insn, inputs, outputs)<span class="question-mark">?</span>;
            }
        }

        Opcode::Load
        | Opcode::Uload8
        | Opcode::Sload8
        | Opcode::Uload16
        | Opcode::Sload16
        | Opcode::Uload32
        | Opcode::Sload32
        | Opcode::LoadComplex
        | Opcode::Uload8Complex
        | Opcode::Sload8Complex
        | Opcode::Uload16Complex
        | Opcode::Sload16Complex
        | Opcode::Uload32Complex
        | Opcode::Sload32Complex
        | Opcode::Sload8x8
        | Opcode::Uload8x8
        | Opcode::Sload16x4
        | Opcode::Uload16x4
        | Opcode::Sload32x2
        | Opcode::Uload32x2 =&gt; {
            <span class="kw">let </span>offset = ctx.data(insn).load_store_offset().unwrap();

            <span class="kw">let </span>elem_ty = <span class="kw">match </span>op {
                Opcode::Sload8 | Opcode::Uload8 | Opcode::Sload8Complex | Opcode::Uload8Complex =&gt; {
                    types::I8
                }
                Opcode::Sload16
                | Opcode::Uload16
                | Opcode::Sload16Complex
                | Opcode::Uload16Complex =&gt; types::I16,
                Opcode::Sload32
                | Opcode::Uload32
                | Opcode::Sload32Complex
                | Opcode::Uload32Complex =&gt; types::I32,
                Opcode::Sload8x8
                | Opcode::Uload8x8
                | Opcode::Sload8x8Complex
                | Opcode::Uload8x8Complex =&gt; types::I8X8,
                Opcode::Sload16x4
                | Opcode::Uload16x4
                | Opcode::Sload16x4Complex
                | Opcode::Uload16x4Complex =&gt; types::I16X4,
                Opcode::Sload32x2
                | Opcode::Uload32x2
                | Opcode::Sload32x2Complex
                | Opcode::Uload32x2Complex =&gt; types::I32X2,
                Opcode::Load | Opcode::LoadComplex =&gt; ctx.output_ty(insn, <span class="number">0</span>),
                <span class="kw">_ </span>=&gt; <span class="macro">unimplemented!</span>(),
            };

            <span class="kw">let </span>ext_mode = ExtMode::new(elem_ty.bits(), <span class="number">64</span>);

            <span class="kw">let </span>sign_extend = <span class="kw">match </span>op {
                Opcode::Sload8
                | Opcode::Sload8Complex
                | Opcode::Sload16
                | Opcode::Sload16Complex
                | Opcode::Sload32
                | Opcode::Sload32Complex
                | Opcode::Sload8x8
                | Opcode::Sload8x8Complex
                | Opcode::Sload16x4
                | Opcode::Sload16x4Complex
                | Opcode::Sload32x2
                | Opcode::Sload32x2Complex =&gt; <span class="bool-val">true</span>,
                <span class="kw">_ </span>=&gt; <span class="bool-val">false</span>,
            };

            <span class="kw">let </span>amode = <span class="kw">match </span>op {
                Opcode::Load
                | Opcode::Uload8
                | Opcode::Sload8
                | Opcode::Uload16
                | Opcode::Sload16
                | Opcode::Uload32
                | Opcode::Sload32
                | Opcode::Sload8x8
                | Opcode::Uload8x8
                | Opcode::Sload16x4
                | Opcode::Uload16x4
                | Opcode::Sload32x2
                | Opcode::Uload32x2 =&gt; {
                    <span class="macro">assert_eq!</span>(inputs.len(), <span class="number">1</span>, <span class="string">&quot;only one input for load operands&quot;</span>);
                    lower_to_amode(ctx, inputs[<span class="number">0</span>], offset)
                }

                Opcode::LoadComplex
                | Opcode::Uload8Complex
                | Opcode::Sload8Complex
                | Opcode::Uload16Complex
                | Opcode::Sload16Complex
                | Opcode::Uload32Complex
                | Opcode::Sload32Complex
                | Opcode::Sload8x8Complex
                | Opcode::Uload8x8Complex
                | Opcode::Sload16x4Complex
                | Opcode::Uload16x4Complex
                | Opcode::Sload32x2Complex
                | Opcode::Uload32x2Complex =&gt; {
                    <span class="macro">assert_eq!</span>(
                        inputs.len(),
                        <span class="number">2</span>,
                        <span class="string">&quot;can&#39;t handle more than two inputs in complex load&quot;
                    </span>);
                    <span class="kw">let </span>base = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                    <span class="kw">let </span>index = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                    <span class="kw">let </span>shift = <span class="number">0</span>;
                    <span class="kw">let </span>flags = ctx.memflags(insn).expect(<span class="string">&quot;load should have memflags&quot;</span>);
                    Amode::imm_reg_reg_shift(
                        offset <span class="kw">as </span>u32,
                        Gpr::new(base).unwrap(),
                        Gpr::new(index).unwrap(),
                        shift,
                    )
                    .with_flags(flags)
                }
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };

            <span class="kw">if </span>elem_ty == types::I128 {
                <span class="kw">let </span>dsts = get_output_reg(ctx, outputs[<span class="number">0</span>]);
                ctx.emit(Inst::mov64_m_r(amode.clone(), dsts.regs()[<span class="number">0</span>]));
                ctx.emit(Inst::mov64_m_r(amode.offset(<span class="number">8</span>), dsts.regs()[<span class="number">1</span>]));
            } <span class="kw">else </span>{
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">let </span>is_xmm = elem_ty.is_float() || elem_ty.is_vector();
                <span class="kw">match </span>(sign_extend, is_xmm) {
                    (<span class="bool-val">true</span>, <span class="bool-val">false</span>) =&gt; {
                        <span class="comment">// The load is sign-extended only when the output size is lower than 64 bits,
                        // so ext-mode is defined in this case.
                        </span>ctx.emit(Inst::movsx_rm_r(ext_mode.unwrap(), RegMem::mem(amode), dst));
                    }
                    (<span class="bool-val">false</span>, <span class="bool-val">false</span>) =&gt; {
                        <span class="kw">if </span>elem_ty.bytes() == <span class="number">8 </span>{
                            <span class="comment">// Use a plain load.
                            </span>ctx.emit(Inst::mov64_m_r(amode, dst))
                        } <span class="kw">else </span>{
                            <span class="comment">// Use a zero-extended load.
                            </span>ctx.emit(Inst::movzx_rm_r(ext_mode.unwrap(), RegMem::mem(amode), dst))
                        }
                    }
                    (<span class="kw">_</span>, <span class="bool-val">true</span>) =&gt; {
                        ctx.emit(<span class="kw">match </span>elem_ty {
                            types::F32 =&gt; Inst::xmm_mov(SseOpcode::Movss, RegMem::mem(amode), dst),
                            types::F64 =&gt; Inst::xmm_mov(SseOpcode::Movsd, RegMem::mem(amode), dst),
                            types::I8X8 =&gt; {
                                <span class="kw">if </span>sign_extend == <span class="bool-val">true </span>{
                                    Inst::xmm_mov(SseOpcode::Pmovsxbw, RegMem::mem(amode), dst)
                                } <span class="kw">else </span>{
                                    Inst::xmm_mov(SseOpcode::Pmovzxbw, RegMem::mem(amode), dst)
                                }
                            }
                            types::I16X4 =&gt; {
                                <span class="kw">if </span>sign_extend == <span class="bool-val">true </span>{
                                    Inst::xmm_mov(SseOpcode::Pmovsxwd, RegMem::mem(amode), dst)
                                } <span class="kw">else </span>{
                                    Inst::xmm_mov(SseOpcode::Pmovzxwd, RegMem::mem(amode), dst)
                                }
                            }
                            types::I32X2 =&gt; {
                                <span class="kw">if </span>sign_extend == <span class="bool-val">true </span>{
                                    Inst::xmm_mov(SseOpcode::Pmovsxdq, RegMem::mem(amode), dst)
                                } <span class="kw">else </span>{
                                    Inst::xmm_mov(SseOpcode::Pmovzxdq, RegMem::mem(amode), dst)
                                }
                            }
                            <span class="kw">_ if </span>elem_ty.is_vector() &amp;&amp; elem_ty.bits() == <span class="number">128 </span>=&gt; {
                                Inst::xmm_mov(SseOpcode::Movups, RegMem::mem(amode), dst)
                            }
                            <span class="comment">// TODO Specialize for different types: MOVUPD, MOVDQU
                            </span><span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(
                                <span class="string">&quot;unexpected type for load: {:?} - {:?}&quot;</span>,
                                elem_ty,
                                elem_ty.bits()
                            ),
                        });
                    }
                }
            }
        }

        Opcode::Store
        | Opcode::Istore8
        | Opcode::Istore16
        | Opcode::Istore32
        | Opcode::StoreComplex
        | Opcode::Istore8Complex
        | Opcode::Istore16Complex
        | Opcode::Istore32Complex =&gt; {
            <span class="kw">let </span>offset = ctx.data(insn).load_store_offset().unwrap();

            <span class="kw">let </span>elem_ty = <span class="kw">match </span>op {
                Opcode::Istore8 | Opcode::Istore8Complex =&gt; types::I8,
                Opcode::Istore16 | Opcode::Istore16Complex =&gt; types::I16,
                Opcode::Istore32 | Opcode::Istore32Complex =&gt; types::I32,
                Opcode::Store | Opcode::StoreComplex =&gt; ctx.input_ty(insn, <span class="number">0</span>),
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };

            <span class="kw">let </span>addr = <span class="kw">match </span>op {
                Opcode::Store | Opcode::Istore8 | Opcode::Istore16 | Opcode::Istore32 =&gt; {
                    <span class="macro">assert_eq!</span>(inputs.len(), <span class="number">2</span>, <span class="string">&quot;only one input for store memory operands&quot;</span>);
                    lower_to_amode(ctx, inputs[<span class="number">1</span>], offset)
                }

                Opcode::StoreComplex
                | Opcode::Istore8Complex
                | Opcode::Istore16Complex
                | Opcode::Istore32Complex =&gt; {
                    <span class="macro">assert_eq!</span>(
                        inputs.len(),
                        <span class="number">3</span>,
                        <span class="string">&quot;can&#39;t handle more than two inputs in complex store&quot;
                    </span>);
                    <span class="kw">let </span>base = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
                    <span class="kw">let </span>index = put_input_in_reg(ctx, inputs[<span class="number">2</span>]);
                    <span class="kw">let </span>shift = <span class="number">0</span>;
                    <span class="kw">let </span>flags = ctx.memflags(insn).expect(<span class="string">&quot;store should have memflags&quot;</span>);
                    Amode::imm_reg_reg_shift(
                        offset <span class="kw">as </span>u32,
                        Gpr::new(base).unwrap(),
                        Gpr::new(index).unwrap(),
                        shift,
                    )
                    .with_flags(flags)
                }

                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };

            <span class="kw">if </span>elem_ty == types::I128 {
                <span class="kw">let </span>srcs = put_input_in_regs(ctx, inputs[<span class="number">0</span>]);
                ctx.emit(Inst::store(types::I64, srcs.regs()[<span class="number">0</span>], addr.clone()));
                ctx.emit(Inst::store(types::I64, srcs.regs()[<span class="number">1</span>], addr.offset(<span class="number">8</span>)));
            } <span class="kw">else </span>{
                <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
                ctx.emit(Inst::store(elem_ty, src, addr));
            }
        }

        Opcode::AtomicRmw =&gt; {
            <span class="comment">// This is a simple, general-case atomic update, based on a loop involving
            // `cmpxchg`.  Note that we could do much better than this in the case where the old
            // value at the location (that is to say, the SSA `Value` computed by this CLIF
            // instruction) is not required.  In that case, we could instead implement this
            // using a single `lock`-prefixed x64 read-modify-write instruction.  Also, even in
            // the case where the old value is required, for the `add` and `sub` cases, we can
            // use the single instruction `lock xadd`.  However, those improvements have been
            // left for another day.
            // TODO: filed as https://github.com/bytecodealliance/wasmtime/issues/2153
            </span><span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span><span class="kw-2">mut </span>addr = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span><span class="kw-2">mut </span>arg2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>ty_access = ty.unwrap();
            <span class="macro">assert!</span>(is_valid_atomic_transaction_ty(ty_access));

            <span class="comment">// Make sure that both args are in virtual regs, since in effect we have to do a
            // parallel copy to get them safely to the AtomicRmwSeq input regs, and that&#39;s not
            // guaranteed safe if either is in a real reg.
            </span>addr = ctx.ensure_in_vreg(addr, types::I64);
            arg2 = ctx.ensure_in_vreg(arg2, types::I64);

            <span class="comment">// Move the args to the preordained AtomicRMW input regs.  Note that `AtomicRmwSeq`
            // operates at whatever width is specified by `ty`, so there&#39;s no need to
            // zero-extend `arg2` in the case of `ty` being I8/I16/I32.
            </span>ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::r9()),
                addr,
                types::I64,
            ));
            ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::r10()),
                arg2,
                types::I64,
            ));

            <span class="comment">// Now the AtomicRmwSeq (pseudo-) instruction itself
            </span><span class="kw">let </span>op = inst_common::AtomicRmwOp::from(ctx.data(insn).atomic_rmw_op().unwrap());
            ctx.emit(Inst::AtomicRmwSeq {
                ty: ty_access,
                op,
                address: regs::r9(),
                operand: regs::r10(),
                temp: Writable::from_reg(regs::r11()),
                dst_old: Writable::from_reg(regs::rax()),
            });

            <span class="comment">// And finally, copy the preordained AtomicRmwSeq output reg to its destination.
            </span>ctx.emit(Inst::gen_move(dst, regs::rax(), types::I64));
        }

        Opcode::AtomicCas =&gt; {
            <span class="comment">// This is very similar to, but not identical to, the `AtomicRmw` case.  As with
            // `AtomicRmw`, there&#39;s no need to zero-extend narrow values here.
            </span><span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>addr = lower_to_amode(ctx, inputs[<span class="number">0</span>], <span class="number">0</span>);
            <span class="kw">let </span>expected = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>replacement = put_input_in_reg(ctx, inputs[<span class="number">2</span>]);
            <span class="kw">let </span>ty_access = ty.unwrap();
            <span class="macro">assert!</span>(is_valid_atomic_transaction_ty(ty_access));

            <span class="comment">// Move the expected value into %rax.  Because there&#39;s only one fixed register on
            // the input side, we don&#39;t have to use `ensure_in_vreg`, as is necessary in the
            // `AtomicRmw` case.
            </span>ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::rax()),
                expected,
                types::I64,
            ));
            ctx.emit(Inst::LockCmpxchg {
                ty: ty_access,
                mem: addr.into(),
                replacement,
                expected: regs::rax(),
                dst_old: Writable::from_reg(regs::rax()),
            });
            <span class="comment">// And finally, copy the old value at the location to its destination reg.
            </span>ctx.emit(Inst::gen_move(dst, regs::rax(), types::I64));
        }

        Opcode::AtomicLoad =&gt; {
            <span class="comment">// This is a normal load.  The x86-TSO memory model provides sufficient sequencing
            // to satisfy the CLIF synchronisation requirements for `AtomicLoad` without the
            // need for any fence instructions.
            </span><span class="kw">let </span>data = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>addr = lower_to_amode(ctx, inputs[<span class="number">0</span>], <span class="number">0</span>);
            <span class="kw">let </span>ty_access = ty.unwrap();
            <span class="macro">assert!</span>(is_valid_atomic_transaction_ty(ty_access));

            <span class="kw">let </span>rm = RegMem::mem(addr);
            <span class="kw">if </span>ty_access == types::I64 {
                ctx.emit(Inst::mov64_rm_r(rm, data));
            } <span class="kw">else </span>{
                <span class="kw">let </span>ext_mode = ExtMode::new(ty_access.bits(), <span class="number">64</span>).unwrap_or_else(|| {
                    <span class="macro">panic!</span>(
                        <span class="string">&quot;invalid extension during AtomicLoad: {} -&gt; {}&quot;</span>,
                        ty_access.bits(),
                        <span class="number">64
                    </span>)
                });
                ctx.emit(Inst::movzx_rm_r(ext_mode, rm, data));
            }
        }

        Opcode::AtomicStore =&gt; {
            <span class="comment">// This is a normal store, followed by an `mfence` instruction.
            </span><span class="kw">let </span>data = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>addr = lower_to_amode(ctx, inputs[<span class="number">1</span>], <span class="number">0</span>);
            <span class="kw">let </span>ty_access = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert!</span>(is_valid_atomic_transaction_ty(ty_access));

            ctx.emit(Inst::store(ty_access, data, addr));
            ctx.emit(Inst::Fence {
                kind: FenceKind::MFence,
            });
        }

        Opcode::Fence =&gt; {
            ctx.emit(Inst::Fence {
                kind: FenceKind::MFence,
            });
        }

        Opcode::FuncAddr =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>(extname, <span class="kw">_</span>) = ctx.call_target(insn).unwrap();
            <span class="kw">let </span>extname = extname.clone();
            ctx.emit(Inst::LoadExtName {
                dst,
                name: Box::new(extname),
                offset: <span class="number">0</span>,
            });
        }

        Opcode::SymbolValue =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>(extname, <span class="kw">_</span>, offset) = ctx.symbol_value(insn).unwrap();
            <span class="kw">let </span>extname = extname.clone();
            ctx.emit(Inst::LoadExtName {
                dst,
                name: Box::new(extname),
                offset,
            });
        }

        Opcode::StackAddr =&gt; {
            <span class="kw">let </span>(stack_slot, offset) = <span class="kw">match </span><span class="kw-2">*</span>ctx.data(insn) {
                InstructionData::StackLoad {
                    opcode: Opcode::StackAddr,
                    stack_slot,
                    offset,
                } =&gt; (stack_slot, offset),
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>offset: i32 = offset.into();
            <span class="kw">let </span>inst = ctx
                .abi()
                .stackslot_addr(stack_slot, u32::try_from(offset).unwrap(), dst);
            ctx.emit(inst);
        }

        Opcode::Select =&gt; {
            <span class="kw">let </span>flag_input = inputs[<span class="number">0</span>];
            <span class="kw">if let </span><span class="prelude-val">Some</span>(<span class="kw">_</span>) = matches_input(ctx, flag_input, Opcode::Fcmp) {
                implemented_in_isle(ctx);
            } <span class="kw">else </span>{
                <span class="kw">let </span>ty = ty.unwrap();

                <span class="kw">let </span>size = ty.bytes() <span class="kw">as </span>u8;
                <span class="kw">let </span>lhs = put_input_in_regs(ctx, inputs[<span class="number">1</span>]);
                <span class="kw">let </span>rhs = put_input_in_regs(ctx, inputs[<span class="number">2</span>]);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]);

                <span class="kw">let </span>cc = <span class="kw">if let </span><span class="prelude-val">Some</span>(icmp) = matches_input(ctx, flag_input, Opcode::Icmp) {
                    <span class="kw">let </span>cond_code = ctx.data(icmp).cond_code().unwrap();
                    <span class="kw">let </span>cond_code = emit_cmp(ctx, icmp, cond_code);
                    CC::from_intcc(cond_code)
                } <span class="kw">else </span>{
                    <span class="kw">let </span>sel_ty = ctx.input_ty(insn, <span class="number">0</span>);
                    <span class="kw">let </span>size = OperandSize::from_ty(ctx.input_ty(insn, <span class="number">0</span>));
                    <span class="kw">let </span>test = put_input_in_reg(ctx, flag_input);
                    <span class="kw">let </span>test_input = <span class="kw">if </span>sel_ty == types::B1 {
                        <span class="comment">// The input is a boolean value; test the LSB for nonzero with:
                        //     test reg, 1
                        </span>RegMemImm::imm(<span class="number">1</span>)
                    } <span class="kw">else </span>{
                        <span class="comment">// The input is an integer; test the whole value for
                        // nonzero with:
                        //     test reg, reg
                        //
                        // (It doesn&#39;t make sense to have a boolean wider than
                        // one bit here -- which bit would cause us to select an
                        // input?)
                        </span><span class="macro">assert!</span>(!is_bool_ty(sel_ty));
                        RegMemImm::reg(test)
                    };
                    ctx.emit(Inst::test_rmi_r(size, test_input, test));
                    CC::NZ
                };

                <span class="comment">// This doesn&#39;t affect the flags.
                </span>emit_moves(ctx, dst, rhs, ty);

                <span class="kw">if </span>is_int_or_ref_ty(ty) || ty == types::I128 {
                    emit_cmoves(ctx, size, cc, lhs, dst);
                } <span class="kw">else </span>{
                    <span class="macro">debug_assert!</span>(
                        ty == types::F32
                            || ty == types::F64
                            || (ty.is_vector() &amp;&amp; ty.bits() == <span class="number">128</span>)
                    );
                    ctx.emit(Inst::xmm_cmove(
                        <span class="kw">if </span>ty == types::F64 {
                            OperandSize::Size64
                        } <span class="kw">else </span>{
                            OperandSize::Size32
                        },
                        cc,
                        RegMem::reg(lhs.only_reg().unwrap()),
                        dst.only_reg().unwrap(),
                    ));
                }
            }
        }

        Opcode::Selectif | Opcode::SelectifSpectreGuard =&gt; {
            <span class="kw">let </span>lhs = put_input_in_regs(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>rhs = put_input_in_regs(ctx, inputs[<span class="number">2</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]);
            <span class="kw">let </span>ty = ctx.output_ty(insn, <span class="number">0</span>);

            <span class="comment">// Verification ensures that the input is always a single-def ifcmp.
            </span><span class="kw">let </span>cmp_insn = ctx
                .get_input_as_source_or_const(inputs[<span class="number">0</span>].insn, inputs[<span class="number">0</span>].input)
                .inst
                .unwrap()
                .<span class="number">0</span>;
            <span class="macro">debug_assert_eq!</span>(ctx.data(cmp_insn).opcode(), Opcode::Ifcmp);
            <span class="kw">let </span>cond_code = ctx.data(insn).cond_code().unwrap();
            <span class="kw">let </span>cond_code = emit_cmp(ctx, cmp_insn, cond_code);

            <span class="kw">let </span>cc = CC::from_intcc(cond_code);

            <span class="kw">if </span>is_int_or_ref_ty(ty) || ty == types::I128 {
                <span class="kw">let </span>size = ty.bytes() <span class="kw">as </span>u8;
                emit_moves(ctx, dst, rhs, ty);
                emit_cmoves(ctx, size, cc, lhs, dst);
            } <span class="kw">else </span>{
                <span class="macro">debug_assert!</span>(ty == types::F32 || ty == types::F64);
                emit_moves(ctx, dst, rhs, ty);
                ctx.emit(Inst::xmm_cmove(
                    <span class="kw">if </span>ty == types::F64 {
                        OperandSize::Size64
                    } <span class="kw">else </span>{
                        OperandSize::Size32
                    },
                    cc,
                    RegMem::reg(lhs.only_reg().unwrap()),
                    dst.only_reg().unwrap(),
                ));
            }
        }

        Opcode::Udiv | Opcode::Urem | Opcode::Sdiv | Opcode::Srem =&gt; {
            <span class="kw">let </span>kind = <span class="kw">match </span>op {
                Opcode::Udiv =&gt; DivOrRemKind::UnsignedDiv,
                Opcode::Sdiv =&gt; DivOrRemKind::SignedDiv,
                Opcode::Urem =&gt; DivOrRemKind::UnsignedRem,
                Opcode::Srem =&gt; DivOrRemKind::SignedRem,
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
            };
            <span class="kw">let </span>is_div = kind.is_div();

            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>size = OperandSize::from_ty(input_ty);

            <span class="kw">let </span>dividend = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::rax()),
                dividend,
                input_ty,
            ));

            <span class="comment">// Always do explicit checks for `srem`: otherwise, INT_MIN % -1 is not handled properly.
            </span><span class="kw">if </span>flags.avoid_div_traps() || op == Opcode::Srem {
                <span class="comment">// A vcode meta-instruction is used to lower the inline checks, since they embed
                // pc-relative offsets that must not change, thus requiring regalloc to not
                // interfere by introducing spills and reloads.
                //
                // Note it keeps the result in $rax (for divide) or $rdx (for rem), so that
                // regalloc is aware of the coalescing opportunity between rax/rdx and the
                // destination register.
                </span><span class="kw">let </span>divisor = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);

                <span class="kw">let </span>divisor_copy = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                ctx.emit(Inst::gen_move(divisor_copy, divisor, types::I64));

                <span class="kw">let </span>tmp = <span class="kw">if </span>op == Opcode::Sdiv &amp;&amp; size == OperandSize::Size64 {
                    <span class="prelude-val">Some</span>(ctx.alloc_tmp(types::I64).only_reg().unwrap())
                } <span class="kw">else </span>{
                    <span class="prelude-val">None
                </span>};
                <span class="comment">// TODO use xor
                </span>ctx.emit(Inst::imm(
                    OperandSize::Size32,
                    <span class="number">0</span>,
                    Writable::from_reg(regs::rdx()),
                ));
                ctx.emit(Inst::checked_div_or_rem_seq(kind, size, divisor_copy, tmp));
            } <span class="kw">else </span>{
                <span class="comment">// We don&#39;t want more than one trap record for a single instruction,
                // so let&#39;s not allow the &quot;mem&quot; case (load-op merging) here; force
                // divisor into a register instead.
                </span><span class="kw">let </span>divisor = RegMem::reg(put_input_in_reg(ctx, inputs[<span class="number">1</span>]));

                <span class="comment">// Fill in the high parts:
                </span><span class="kw">if </span>kind.is_signed() {
                    <span class="comment">// sign-extend the sign-bit of al into ah for size 1, or rax into rdx, for
                    // signed opcodes.
                    </span>ctx.emit(Inst::sign_extend_data(size));
                } <span class="kw">else if </span>input_ty == types::I8 {
                    ctx.emit(Inst::movzx_rm_r(
                        ExtMode::BL,
                        RegMem::reg(regs::rax()),
                        Writable::from_reg(regs::rax()),
                    ));
                } <span class="kw">else </span>{
                    <span class="comment">// zero for unsigned opcodes.
                    </span>ctx.emit(Inst::imm(
                        OperandSize::Size64,
                        <span class="number">0</span>,
                        Writable::from_reg(regs::rdx()),
                    ));
                }

                <span class="comment">// Emit the actual idiv.
                </span>ctx.emit(Inst::div(size, kind.is_signed(), divisor));
            }

            <span class="comment">// Move the result back into the destination reg.
            </span><span class="kw">if </span>is_div {
                <span class="comment">// The quotient is in rax.
                </span>ctx.emit(Inst::gen_move(dst, regs::rax(), input_ty));
            } <span class="kw">else </span>{
                <span class="kw">if </span>size == OperandSize::Size8 {
                    <span class="comment">// The remainder is in AH. Right-shift by 8 bits then move from rax.
                    </span>ctx.emit(Inst::shift_r(
                        OperandSize::Size64,
                        ShiftKind::ShiftRightLogical,
                        <span class="prelude-val">Some</span>(<span class="number">8</span>),
                        Writable::from_reg(regs::rax()),
                    ));
                    ctx.emit(Inst::gen_move(dst, regs::rax(), input_ty));
                } <span class="kw">else </span>{
                    <span class="comment">// The remainder is in rdx.
                    </span>ctx.emit(Inst::gen_move(dst, regs::rdx(), input_ty));
                }
            }
        }

        Opcode::Umulhi | Opcode::Smulhi =&gt; {
            <span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);

            <span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>rhs = input_to_reg_mem(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            <span class="comment">// Move lhs in %rax.
            </span>ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::rax()),
                lhs,
                input_ty,
            ));

            <span class="comment">// Emit the actual mul or imul.
            </span><span class="kw">let </span>signed = op == Opcode::Smulhi;
            ctx.emit(Inst::mul_hi(OperandSize::from_ty(input_ty), signed, rhs));

            <span class="comment">// Read the result from the high part (stored in %rdx).
            </span>ctx.emit(Inst::gen_move(dst, regs::rdx(), input_ty));
        }

        Opcode::GetPinnedReg =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            ctx.emit(Inst::gen_move(dst, regs::pinned_reg(), types::I64));
        }

        Opcode::SetPinnedReg =&gt; {
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            ctx.emit(Inst::gen_move(
                Writable::from_reg(regs::pinned_reg()),
                src,
                types::I64,
            ));
        }

        Opcode::Vconst =&gt; {
            <span class="kw">let </span>used_constant = <span class="kw">if let </span><span class="kw-2">&amp;</span>InstructionData::UnaryConst {
                constant_handle, ..
            } = ctx.data(insn)
            {
                ctx.use_constant(VCodeConstantData::Pool(
                    constant_handle,
                    ctx.get_constant_data(constant_handle).clone(),
                ))
            } <span class="kw">else </span>{
                <span class="macro">unreachable!</span>(<span class="string">&quot;vconst should always have unary_const format&quot;</span>)
            };
            <span class="comment">// TODO use Inst::gen_constant() instead.
            </span><span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>ty = ty.unwrap();
            ctx.emit(Inst::xmm_load_const(used_constant, dst, ty));
        }

        Opcode::RawBitcast =&gt; {
            <span class="comment">// A raw_bitcast is just a mechanism for correcting the type of V128 values (see
            // https://github.com/bytecodealliance/wasmtime/issues/1147). As such, this IR
            // instruction should emit no machine code but a move is necessary to give the register
            // allocator a definition for the output virtual register.
            </span><span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>ty = ty.unwrap();
            ctx.emit(Inst::gen_move(dst, src, ty));
        }

        Opcode::Shuffle =&gt; {
            <span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>lhs_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>lhs = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>rhs = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>mask = <span class="kw">match </span>ctx.get_immediate(insn) {
                <span class="prelude-val">Some</span>(DataValue::V128(bytes)) =&gt; bytes.to_vec(),
                <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(<span class="string">&quot;shuffle should always have a 16-byte immediate&quot;</span>),
            };

            <span class="comment">// A mask-building helper: in 128-bit SIMD, 0-15 indicate which lane to read from and a
            // 1 in the most significant position zeroes the lane.
            </span><span class="kw">let </span>zero_unknown_lane_index = |b: u8| <span class="kw">if </span>b &gt; <span class="number">15 </span>{ <span class="number">0b10000000 </span>} <span class="kw">else </span>{ b };

            ctx.emit(Inst::gen_move(dst, rhs, ty));
            <span class="kw">if </span>rhs == lhs {
                <span class="comment">// If `lhs` and `rhs` are the same we can use a single PSHUFB to shuffle the XMM
                // register. We statically build `constructed_mask` to zero out any unknown lane
                // indices (may not be completely necessary: verification could fail incorrect mask
                // values) and fix the indexes to all point to the `dst` vector.
                </span><span class="kw">let </span>constructed_mask = mask
                    .iter()
                    <span class="comment">// If the mask is greater than 15 it still may be referring to a lane in b.
                    </span>.map(|<span class="kw-2">&amp;</span>b| <span class="kw">if </span>b &gt; <span class="number">15 </span>{ b.wrapping_sub(<span class="number">16</span>) } <span class="kw">else </span>{ b })
                    .map(zero_unknown_lane_index)
                    .collect();
                <span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::Generated(constructed_mask));
                <span class="kw">let </span>tmp = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                ctx.emit(Inst::xmm_load_const(constant, tmp, ty));
                <span class="comment">// After loading the constructed mask in a temporary register, we use this to
                // shuffle the `dst` register (remember that, in this case, it is the same as
                // `src` so we disregard this register).
                </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pshufb, RegMem::from(tmp), dst));
            } <span class="kw">else </span>{
                <span class="kw">if </span>isa_flags.use_avx512vl_simd() &amp;&amp; isa_flags.use_avx512vbmi_simd() {
                    <span class="macro">assert!</span>(
                        mask.iter().all(|b| <span class="kw-2">*</span>b &lt; <span class="number">32</span>),
                        <span class="string">&quot;shuffle mask values must be between 0 and 31&quot;
                    </span>);

                    <span class="comment">// Load the mask into the destination register.
                    </span><span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::Generated(mask.into()));
                    ctx.emit(Inst::xmm_load_const(constant, dst, ty));

                    <span class="comment">// VPERMI2B has the exact semantics of Wasm&#39;s shuffle:
                    // permute the bytes in `src1` and `src2` using byte indexes
                    // in `dst` and store the byte results in `dst`.
                    </span>ctx.emit(Inst::xmm_rm_r_evex(
                        Avx512Opcode::Vpermi2b,
                        RegMem::reg(rhs),
                        lhs,
                        dst,
                    ));
                } <span class="kw">else </span>{
                    <span class="comment">// If `lhs` and `rhs` are different, we must shuffle each separately and then OR
                    // them together. This is necessary due to PSHUFB semantics. As in the case above,
                    // we build the `constructed_mask` for each case statically.

                    // PSHUFB the `lhs` argument into `tmp0`, placing zeroes for unused lanes.
                    </span><span class="kw">let </span>tmp0 = ctx.alloc_tmp(lhs_ty).only_reg().unwrap();
                    ctx.emit(Inst::gen_move(tmp0, lhs, lhs_ty));
                    <span class="kw">let </span>constructed_mask =
                        mask.iter().cloned().map(zero_unknown_lane_index).collect();
                    <span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::Generated(constructed_mask));
                    <span class="kw">let </span>tmp1 = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                    ctx.emit(Inst::xmm_load_const(constant, tmp1, ty));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pshufb, RegMem::from(tmp1), tmp0));

                    <span class="comment">// PSHUFB the second argument, placing zeroes for unused lanes.
                    </span><span class="kw">let </span>constructed_mask = mask
                        .iter()
                        .map(|b| b.wrapping_sub(<span class="number">16</span>))
                        .map(zero_unknown_lane_index)
                        .collect();
                    <span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::Generated(constructed_mask));
                    <span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
                    ctx.emit(Inst::xmm_load_const(constant, tmp2, ty));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pshufb, RegMem::from(tmp2), dst));

                    <span class="comment">// OR the shuffled registers (the mechanism and lane-size for OR-ing the registers
                    // is not important).
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Orps, RegMem::from(tmp0), dst));
                }
            }
        }

        Opcode::Swizzle =&gt; {
            <span class="comment">// SIMD swizzle; the following inefficient implementation is due to the Wasm SIMD spec
            // requiring mask indexes greater than 15 to have the same semantics as a 0 index. For
            // the spec discussion, see https://github.com/WebAssembly/simd/issues/93. The CLIF
            // semantics match the Wasm SIMD semantics for this instruction.
            // The instruction format maps to variables like: %dst = swizzle %src, %mask
            </span><span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>swizzle_mask = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);

            <span class="comment">// Inform the register allocator that `src` and `dst` should be in the same register.
            </span>ctx.emit(Inst::gen_move(dst, src, ty));

            <span class="comment">// Create a mask for zeroing out-of-bounds lanes of the swizzle mask.
            </span><span class="kw">let </span>zero_mask = ctx.alloc_tmp(types::I8X16).only_reg().unwrap();
            <span class="kw">static </span>ZERO_MASK_VALUE: [u8; <span class="number">16</span>] = [
                <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>, <span class="number">0x70</span>,
                <span class="number">0x70</span>, <span class="number">0x70</span>,
            ];
            <span class="kw">let </span>constant = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>ZERO_MASK_VALUE));
            ctx.emit(Inst::xmm_load_const(constant, zero_mask, ty));

            <span class="comment">// Use the `zero_mask` on a writable `swizzle_mask`.
            </span><span class="kw">let </span>swizzle_mask = Writable::from_reg(swizzle_mask);
            ctx.emit(Inst::xmm_rm_r(
                SseOpcode::Paddusb,
                RegMem::from(zero_mask),
                swizzle_mask,
            ));

            <span class="comment">// Shuffle `dst` using the fixed-up `swizzle_mask`.
            </span>ctx.emit(Inst::xmm_rm_r(
                SseOpcode::Pshufb,
                RegMem::from(swizzle_mask),
                dst,
            ));
        }

        Opcode::Insertlane =&gt; {
            <span class="macro">unreachable!</span>(
                <span class="string">&quot;implemented in ISLE: inst = `{}`, type = `{:?}`&quot;</span>,
                ctx.dfg().display_inst(insn),
                ty
            );
        }

        Opcode::Extractlane =&gt; {
            <span class="comment">// The instruction format maps to variables like: %dst = extractlane %src, %lane
            </span><span class="kw">let </span>ty = ty.unwrap();
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(src_ty.bits(), <span class="number">128</span>);
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>lane = <span class="kw">if let </span>InstructionData::BinaryImm8 { imm, .. } = ctx.data(insn) {
                <span class="kw-2">*</span>imm
            } <span class="kw">else </span>{
                <span class="macro">unreachable!</span>();
            };
            <span class="macro">debug_assert!</span>(lane &lt; src_ty.lane_count() <span class="kw">as </span>u8);

            emit_extract_lane(ctx, src, dst, lane, ty);
        }

        Opcode::ScalarToVector =&gt; {
            <span class="comment">// When moving a scalar value to a vector register, we must be handle several
            // situations:
            //  1. a scalar float is already in an XMM register, so we simply move it
            //  2. a scalar of any other type resides in a GPR register: MOVD moves the bits to an
            //     XMM register and zeroes the upper bits
            //  3. a scalar (float or otherwise) that has previously been loaded from memory (e.g.
            //     the default lowering of Wasm&#39;s `load[32|64]_zero`) can be lowered to a single
            //     MOVSS/MOVSD instruction; to do this, we rely on `input_to_reg_mem` to sink the
            //     unused load.
            </span><span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>dst_ty = ty.unwrap();
            <span class="macro">assert!</span>(src_ty == dst_ty.lane_type() &amp;&amp; dst_ty.bits() == <span class="number">128</span>);
            <span class="kw">match </span>src {
                RegMem::Reg { reg } =&gt; {
                    <span class="kw">if </span>src_ty.is_float() {
                        <span class="comment">// Case 1: when moving a scalar float, we simply move from one XMM register
                        // to another, expecting the register allocator to elide this. Here we
                        // assume that the upper bits of a scalar float have not been munged with
                        // (the same assumption the old backend makes).
                        </span>ctx.emit(Inst::gen_move(dst, reg, dst_ty));
                    } <span class="kw">else </span>{
                        <span class="comment">// Case 2: when moving a scalar value of any other type, use MOVD to zero
                        // the upper lanes.
                        </span><span class="kw">let </span>src_size = <span class="kw">match </span>src_ty.bits() {
                            <span class="number">32 </span>=&gt; OperandSize::Size32,
                            <span class="number">64 </span>=&gt; OperandSize::Size64,
                            <span class="kw">_ </span>=&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;invalid source size for type: {}&quot;</span>, src_ty),
                        };
                        ctx.emit(Inst::gpr_to_xmm(SseOpcode::Movd, src, src_size, dst));
                    }
                }
                RegMem::Mem { .. } =&gt; {
                    <span class="comment">// Case 3: when presented with `load + scalar_to_vector`, coalesce into a single
                    // MOVSS/MOVSD instruction.
                    </span><span class="kw">let </span>opcode = <span class="kw">match </span>src_ty.bits() {
                        <span class="number">32 </span>=&gt; SseOpcode::Movss,
                        <span class="number">64 </span>=&gt; SseOpcode::Movsd,
                        <span class="kw">_ </span>=&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;unable to move scalar to vector for type: {}&quot;</span>, src_ty),
                    };
                    ctx.emit(Inst::xmm_mov(opcode, src, dst));
                }
            }
        }

        Opcode::Splat =&gt; {
            <span class="kw">let </span>ty = ty.unwrap();
            <span class="macro">assert_eq!</span>(ty.bits(), <span class="number">128</span>);
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert!</span>(src_ty.bits() &lt; <span class="number">128</span>);

            <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            <span class="comment">// We know that splat will overwrite all of the lanes of `dst` but it takes several
            // instructions to do so. Because of the multiple instructions, there is no good way to
            // declare `dst` a `def` except with the following pseudo-instruction.
            </span>ctx.emit(Inst::xmm_uninit_value(dst));

            <span class="comment">// TODO: eventually many of these sequences could be optimized with AVX&#39;s VBROADCAST*
            // and VPBROADCAST*.
            </span><span class="kw">match </span>ty.lane_bits() {
                <span class="number">8 </span>=&gt; {
                    emit_insert_lane(ctx, src, dst, <span class="number">0</span>, ty.lane_type());
                    <span class="comment">// Initialize a register with all 0s.
                    </span><span class="kw">let </span>tmp = ctx.alloc_tmp(ty).only_reg().unwrap();
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp), tmp));
                    <span class="comment">// Shuffle the lowest byte lane to all other lanes.
                    </span>ctx.emit(Inst::xmm_rm_r(SseOpcode::Pshufb, RegMem::from(tmp), dst))
                }
                <span class="number">16 </span>=&gt; {
                    emit_insert_lane(ctx, src.clone(), dst, <span class="number">0</span>, ty.lane_type());
                    emit_insert_lane(ctx, src, dst, <span class="number">1</span>, ty.lane_type());
                    <span class="comment">// Shuffle the lowest two lanes to all other lanes.
                    </span>ctx.emit(Inst::xmm_rm_r_imm(
                        SseOpcode::Pshufd,
                        RegMem::from(dst),
                        dst,
                        <span class="number">0</span>,
                        OperandSize::Size32,
                    ))
                }
                <span class="number">32 </span>=&gt; {
                    emit_insert_lane(ctx, src, dst, <span class="number">0</span>, ty.lane_type());
                    <span class="comment">// Shuffle the lowest lane to all other lanes.
                    </span>ctx.emit(Inst::xmm_rm_r_imm(
                        SseOpcode::Pshufd,
                        RegMem::from(dst),
                        dst,
                        <span class="number">0</span>,
                        OperandSize::Size32,
                    ))
                }
                <span class="number">64 </span>=&gt; {
                    emit_insert_lane(ctx, src.clone(), dst, <span class="number">0</span>, ty.lane_type());
                    emit_insert_lane(ctx, src, dst, <span class="number">1</span>, ty.lane_type());
                }
                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Invalid type to splat: {}&quot;</span>, ty),
            }
        }

        Opcode::VanyTrue =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(src_ty.bits(), <span class="number">128</span>);
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="comment">// Set the ZF if the result is all zeroes.
            </span>ctx.emit(Inst::xmm_cmp_rm_r(SseOpcode::Ptest, RegMem::reg(src), src));
            <span class="comment">// If the ZF is not set, place a 1 in `dst`.
            </span>ctx.emit(Inst::setcc(CC::NZ, dst));
        }

        Opcode::VallTrue =&gt; {
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(src_ty.bits(), <span class="number">128</span>);
            <span class="kw">let </span>src = input_to_reg_mem(ctx, inputs[<span class="number">0</span>]);

            <span class="kw">let </span>eq = |ty: Type| <span class="kw">match </span>ty.lane_bits() {
                <span class="number">8 </span>=&gt; SseOpcode::Pcmpeqb,
                <span class="number">16 </span>=&gt; SseOpcode::Pcmpeqw,
                <span class="number">32 </span>=&gt; SseOpcode::Pcmpeqd,
                <span class="number">64 </span>=&gt; SseOpcode::Pcmpeqq,
                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unable to find an instruction for {} for type: {}&quot;</span>, op, ty),
            };

            <span class="comment">// Initialize a register with all 0s.
            </span><span class="kw">let </span>tmp = ctx.alloc_tmp(src_ty).only_reg().unwrap();
            ctx.emit(Inst::xmm_rm_r(SseOpcode::Pxor, RegMem::from(tmp), tmp));
            <span class="comment">// Compare to see what lanes are filled with all 1s.
            </span>ctx.emit(Inst::xmm_rm_r(eq(src_ty), src, tmp));
            <span class="comment">// Set the ZF if the result is all zeroes.
            </span>ctx.emit(Inst::xmm_cmp_rm_r(
                SseOpcode::Ptest,
                RegMem::from(tmp),
                tmp.to_reg(),
            ));
            <span class="comment">// If the ZF is set, place a 1 in `dst`.
            </span>ctx.emit(Inst::setcc(CC::Z, dst));
        }

        Opcode::VhighBits =&gt; {
            <span class="kw">let </span>src = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>src_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">debug_assert!</span>(src_ty.is_vector() &amp;&amp; src_ty.bits() == <span class="number">128</span>);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="macro">debug_assert!</span>(dst.to_reg().get_class() == RegClass::I64);

            <span class="comment">// The Intel specification allows using both 32-bit and 64-bit GPRs as destination for
            // the &quot;move mask&quot; instructions. This is controlled by the REX.R bit: &quot;In 64-bit mode,
            // the instruction can access additional registers when used with a REX.R prefix. The
            // default operand size is 64-bit in 64-bit mode&quot; (PMOVMSKB in IA Software Development
            // Manual, vol. 2). This being the case, we will always clear REX.W since its use is
            // unnecessary (`OperandSize` is used for setting/clearing REX.W).
            </span><span class="kw">let </span>size = OperandSize::Size32;

            <span class="kw">match </span>src_ty {
                types::I8X16 | types::B8X16 =&gt; {
                    ctx.emit(Inst::xmm_to_gpr(SseOpcode::Pmovmskb, src, dst, size))
                }
                types::I32X4 | types::B32X4 | types::F32X4 =&gt; {
                    ctx.emit(Inst::xmm_to_gpr(SseOpcode::Movmskps, src, dst, size))
                }
                types::I64X2 | types::B64X2 | types::F64X2 =&gt; {
                    ctx.emit(Inst::xmm_to_gpr(SseOpcode::Movmskpd, src, dst, size))
                }
                types::I16X8 | types::B16X8 =&gt; {
                    <span class="comment">// There is no x86 instruction for extracting the high bit of 16-bit lanes so
                    // here we:
                    // - duplicate the 16-bit lanes of `src` into 8-bit lanes:
                    //     PACKSSWB([x1, x2, ...], [x1, x2, ...]) = [x1&#39;, x2&#39;, ..., x1&#39;, x2&#39;, ...]
                    // - use PMOVMSKB to gather the high bits; now we have duplicates, though
                    // - shift away the bottom 8 high bits to remove the duplicates.
                    </span><span class="kw">let </span>tmp = ctx.alloc_tmp(src_ty).only_reg().unwrap();
                    ctx.emit(Inst::gen_move(tmp, src, src_ty));
                    ctx.emit(Inst::xmm_rm_r(SseOpcode::Packsswb, RegMem::reg(src), tmp));
                    ctx.emit(Inst::xmm_to_gpr(
                        SseOpcode::Pmovmskb,
                        tmp.to_reg(),
                        dst,
                        size,
                    ));
                    ctx.emit(Inst::shift_r(
                        OperandSize::Size64,
                        ShiftKind::ShiftRightLogical,
                        <span class="prelude-val">Some</span>(<span class="number">8</span>),
                        dst,
                    ));
                }
                <span class="kw">_ </span>=&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;unknown input type {} for {}&quot;</span>, src_ty, op),
            }
        }

        Opcode::Iconcat =&gt; {
            <span class="kw">let </span>ty = ctx.output_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(
                ty,
                types::I128,
                <span class="string">&quot;Iconcat not expected to be used for non-128-bit type&quot;
            </span>);
            <span class="macro">assert_eq!</span>(ctx.input_ty(insn, <span class="number">0</span>), types::I64);
            <span class="macro">assert_eq!</span>(ctx.input_ty(insn, <span class="number">1</span>), types::I64);
            <span class="kw">let </span>lo = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>hi = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]);
            ctx.emit(Inst::gen_move(dst.regs()[<span class="number">0</span>], lo, types::I64));
            ctx.emit(Inst::gen_move(dst.regs()[<span class="number">1</span>], hi, types::I64));
        }

        Opcode::Isplit =&gt; {
            <span class="kw">let </span>ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="macro">assert_eq!</span>(
                ty,
                types::I128,
                <span class="string">&quot;Iconcat not expected to be used for non-128-bit type&quot;
            </span>);
            <span class="macro">assert_eq!</span>(ctx.output_ty(insn, <span class="number">0</span>), types::I64);
            <span class="macro">assert_eq!</span>(ctx.output_ty(insn, <span class="number">1</span>), types::I64);
            <span class="kw">let </span>src = put_input_in_regs(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>dst_lo = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
            <span class="kw">let </span>dst_hi = get_output_reg(ctx, outputs[<span class="number">1</span>]).only_reg().unwrap();
            ctx.emit(Inst::gen_move(dst_lo, src.regs()[<span class="number">0</span>], types::I64));
            ctx.emit(Inst::gen_move(dst_hi, src.regs()[<span class="number">1</span>], types::I64));
        }

        Opcode::TlsValue =&gt; <span class="kw">match </span>flags.tls_model() {
            TlsModel::ElfGd =&gt; {
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">let </span>(name, <span class="kw">_</span>, <span class="kw">_</span>) = ctx.symbol_value(insn).unwrap();
                <span class="kw">let </span>symbol = name.clone();
                ctx.emit(Inst::ElfTlsGetAddr { symbol });
                ctx.emit(Inst::gen_move(dst, regs::rax(), types::I64));
            }
            TlsModel::Macho =&gt; {
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();
                <span class="kw">let </span>(name, <span class="kw">_</span>, <span class="kw">_</span>) = ctx.symbol_value(insn).unwrap();
                <span class="kw">let </span>symbol = name.clone();
                ctx.emit(Inst::MachOTlsGetAddr { symbol });
                ctx.emit(Inst::gen_move(dst, regs::rax(), types::I64));
            }
            <span class="kw">_ </span>=&gt; {
                <span class="macro">todo!</span>(
                    <span class="string">&quot;Unimplemented TLS model in x64 backend: {:?}&quot;</span>,
                    flags.tls_model()
                );
            }
        },

        Opcode::SqmulRoundSat =&gt; {
            <span class="comment">// Lane-wise saturating rounding multiplication in Q15 format
            // Optimal lowering taken from instruction proposal https://github.com/WebAssembly/simd/pull/365
            // y = i16x8.q15mulr_sat_s(a, b) is lowered to:
            //MOVDQA xmm_y, xmm_a
            //MOVDQA xmm_tmp, wasm_i16x8_splat(0x8000)
            //PMULHRSW xmm_y, xmm_b
            //PCMPEQW xmm_tmp, xmm_y
            //PXOR xmm_y, xmm_tmp
            </span><span class="kw">let </span>input_ty = ctx.input_ty(insn, <span class="number">0</span>);
            <span class="kw">let </span>src1 = put_input_in_reg(ctx, inputs[<span class="number">0</span>]);
            <span class="kw">let </span>src2 = put_input_in_reg(ctx, inputs[<span class="number">1</span>]);
            <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

            ctx.emit(Inst::gen_move(dst, src1, input_ty));
            <span class="kw">static </span>SAT_MASK: [u8; <span class="number">16</span>] = [
                <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>, <span class="number">0x00</span>, <span class="number">0x80</span>,
                <span class="number">0x00</span>, <span class="number">0x80</span>,
            ];
            <span class="kw">let </span>mask_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>SAT_MASK));
            <span class="kw">let </span>mask = ctx.alloc_tmp(types::I16X8).only_reg().unwrap();
            ctx.emit(Inst::xmm_load_const(mask_const, mask, types::I16X8));

            ctx.emit(Inst::xmm_rm_r(SseOpcode::Pmulhrsw, RegMem::reg(src2), dst));
            ctx.emit(Inst::xmm_rm_r(
                SseOpcode::Pcmpeqw,
                RegMem::reg(dst.to_reg()),
                mask,
            ));
            ctx.emit(Inst::xmm_rm_r(
                SseOpcode::Pxor,
                RegMem::reg(mask.to_reg()),
                dst,
            ));
        }

        Opcode::Uunarrow =&gt; {
            <span class="kw">if let </span><span class="prelude-val">Some</span>(fcvt_inst) = matches_input(ctx, inputs[<span class="number">0</span>], Opcode::FcvtToUintSat) {
                <span class="comment">//y = i32x4.trunc_sat_f64x2_u_zero(x) is lowered to:
                //MOVAPD xmm_y, xmm_x
                //XORPD xmm_tmp, xmm_tmp
                //MAXPD xmm_y, xmm_tmp
                //MINPD xmm_y, [wasm_f64x2_splat(4294967295.0)]
                //ROUNDPD xmm_y, xmm_y, 0x0B
                //ADDPD xmm_y, [wasm_f64x2_splat(0x1.0p+52)]
                //SHUFPS xmm_y, xmm_xmp, 0x88

                </span><span class="kw">let </span>fcvt_input = InsnInput {
                    insn: fcvt_inst,
                    input: <span class="number">0</span>,
                };
                <span class="kw">let </span>input_ty = ctx.input_ty(fcvt_inst, <span class="number">0</span>);
                <span class="kw">let </span>output_ty = ctx.output_ty(insn, <span class="number">0</span>);
                <span class="kw">let </span>src = put_input_in_reg(ctx, fcvt_input);
                <span class="kw">let </span>dst = get_output_reg(ctx, outputs[<span class="number">0</span>]).only_reg().unwrap();

                ctx.emit(Inst::gen_move(dst, src, input_ty));
                <span class="kw">let </span>tmp1 = ctx.alloc_tmp(output_ty).only_reg().unwrap();
                ctx.emit(Inst::xmm_rm_r(SseOpcode::Xorpd, RegMem::from(tmp1), tmp1));
                ctx.emit(Inst::xmm_rm_r(SseOpcode::Maxpd, RegMem::from(tmp1), dst));

                <span class="comment">// 4294967295.0 is equivalent to 0x41EFFFFFFFE00000
                </span><span class="kw">static </span>UMAX_MASK: [u8; <span class="number">16</span>] = [
                    <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0xE0</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>, <span class="number">0xEF</span>, <span class="number">0x41</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0xE0</span>, <span class="number">0xFF</span>, <span class="number">0xFF</span>,
                    <span class="number">0xFF</span>, <span class="number">0xEF</span>, <span class="number">0x41</span>,
                ];
                <span class="kw">let </span>umax_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UMAX_MASK));
                <span class="kw">let </span>umax_mask = ctx.alloc_tmp(types::F64X2).only_reg().unwrap();
                ctx.emit(Inst::xmm_load_const(umax_const, umax_mask, types::F64X2));

                <span class="comment">//MINPD xmm_y, [wasm_f64x2_splat(4294967295.0)]
                </span>ctx.emit(Inst::xmm_rm_r(
                    SseOpcode::Minpd,
                    RegMem::from(umax_mask),
                    dst,
                ));
                <span class="comment">//ROUNDPD xmm_y, xmm_y, 0x0B
                </span>ctx.emit(Inst::xmm_rm_r_imm(
                    SseOpcode::Roundpd,
                    RegMem::reg(dst.to_reg()),
                    dst,
                    RoundImm::RoundZero.encode(),
                    OperandSize::Size32,
                ));
                <span class="comment">//ADDPD xmm_y, [wasm_f64x2_splat(0x1.0p+52)]
                </span><span class="kw">static </span>UINT_MASK: [u8; <span class="number">16</span>] = [
                    <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>, <span class="number">0x00</span>,
                    <span class="number">0x00</span>, <span class="number">0x30</span>, <span class="number">0x43</span>,
                ];
                <span class="kw">let </span>uint_mask_const = ctx.use_constant(VCodeConstantData::WellKnown(<span class="kw-2">&amp;</span>UINT_MASK));
                <span class="kw">let </span>uint_mask = ctx.alloc_tmp(types::F64X2).only_reg().unwrap();
                ctx.emit(Inst::xmm_load_const(
                    uint_mask_const,
                    uint_mask,
                    types::F64X2,
                ));
                ctx.emit(Inst::xmm_rm_r(
                    SseOpcode::Addpd,
                    RegMem::from(uint_mask),
                    dst,
                ));

                <span class="comment">//SHUFPS xmm_y, xmm_xmp, 0x88
                </span>ctx.emit(Inst::xmm_rm_r_imm(
                    SseOpcode::Shufps,
                    RegMem::reg(tmp1.to_reg()),
                    dst,
                    <span class="number">0x88</span>,
                    OperandSize::Size32,
                ));
            } <span class="kw">else </span>{
                <span class="macro">println!</span>(<span class="string">&quot;Did not match fcvt input!&quot;</span>);
            }
        }

        <span class="comment">// Unimplemented opcodes below. These are not currently used by Wasm
        // lowering or other known embeddings, but should be either supported or
        // removed eventually.
        </span>Opcode::Uload8x8Complex
        | Opcode::Sload8x8Complex
        | Opcode::Uload16x4Complex
        | Opcode::Sload16x4Complex
        | Opcode::Uload32x2Complex
        | Opcode::Sload32x2Complex =&gt; {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;Vector load {:?} not implemented&quot;</span>, op);
        }

        Opcode::Cls =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Cls not supported&quot;</span>),

        Opcode::Fma =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Fma not supported&quot;</span>),

        Opcode::BorNot | Opcode::BxorNot =&gt; {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;or-not / xor-not opcodes not implemented&quot;</span>);
        }

        Opcode::Bmask =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;Bmask not implemented&quot;</span>),

        Opcode::Trueif | Opcode::Trueff =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;trueif / trueff not implemented&quot;</span>),

        Opcode::ConstAddr =&gt; <span class="macro">unimplemented!</span>(<span class="string">&quot;ConstAddr not implemented&quot;</span>),

        Opcode::Vsplit | Opcode::Vconcat =&gt; {
            <span class="macro">unimplemented!</span>(<span class="string">&quot;Vector split/concat ops not implemented.&quot;</span>);
        }

        <span class="comment">// Opcodes that should be removed by legalization. These should
        // eventually be removed if/when we replace in-situ legalization with
        // something better.
        </span>Opcode::Ifcmp | Opcode::Ffcmp =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Should never reach ifcmp/ffcmp as isel root!&quot;</span>);
        }

        Opcode::IaddImm
        | Opcode::ImulImm
        | Opcode::UdivImm
        | Opcode::SdivImm
        | Opcode::UremImm
        | Opcode::SremImm
        | Opcode::IrsubImm
        | Opcode::IaddCin
        | Opcode::IaddIfcin
        | Opcode::IaddCout
        | Opcode::IaddCarry
        | Opcode::IaddIfcarry
        | Opcode::IsubBin
        | Opcode::IsubIfbin
        | Opcode::IsubBout
        | Opcode::IsubIfbout
        | Opcode::IsubBorrow
        | Opcode::IsubIfborrow
        | Opcode::BandImm
        | Opcode::BorImm
        | Opcode::BxorImm
        | Opcode::RotlImm
        | Opcode::RotrImm
        | Opcode::IshlImm
        | Opcode::UshrImm
        | Opcode::SshrImm
        | Opcode::IcmpImm
        | Opcode::IfcmpImm =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;ALU+imm and ALU+carry ops should not appear here!&quot;</span>);
        }

        Opcode::StackLoad | Opcode::StackStore =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Direct stack memory access not supported; should have been legalized&quot;</span>);
        }

        Opcode::GlobalValue =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;global_value should have been removed by legalization!&quot;</span>);
        }

        Opcode::HeapAddr =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;heap_addr should have been removed by legalization!&quot;</span>);
        }

        Opcode::TableAddr =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;table_addr should have been removed by legalization!&quot;</span>);
        }

        Opcode::IfcmpSp | Opcode::Copy =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Unused opcode should not be encountered.&quot;</span>);
        }

        Opcode::Trapz | Opcode::Trapnz | Opcode::ResumableTrapnz =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;trapz / trapnz / resumable_trapnz should have been removed by legalization!&quot;</span>);
        }

        Opcode::Jump
        | Opcode::Brz
        | Opcode::Brnz
        | Opcode::BrIcmp
        | Opcode::Brif
        | Opcode::Brff
        | Opcode::BrTable =&gt; {
            <span class="macro">panic!</span>(<span class="string">&quot;Branch opcode reached non-branch lowering logic!&quot;</span>);
        }

        Opcode::Nop =&gt; {
            <span class="comment">// Nothing.
        </span>}
    }

    <span class="prelude-val">Ok</span>(())
}

<span class="comment">//=============================================================================
// Lowering-backend trait implementation.

</span><span class="kw">impl </span>LowerBackend <span class="kw">for </span>X64Backend {
    <span class="kw">type </span>MInst = Inst;

    <span class="kw">fn </span>lower&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(<span class="kw-2">&amp;</span><span class="self">self</span>, ctx: <span class="kw-2">&amp;mut </span>C, ir_inst: IRInst) -&gt; CodegenResult&lt;()&gt; {
        lower_insn_to_regs(ctx, ir_inst, <span class="kw-2">&amp;</span><span class="self">self</span>.flags, <span class="kw-2">&amp;</span><span class="self">self</span>.x64_flags, <span class="kw-2">&amp;</span><span class="self">self</span>.triple)
    }

    <span class="kw">fn </span>lower_branch_group&lt;C: LowerCtx&lt;I = Inst&gt;&gt;(
        <span class="kw-2">&amp;</span><span class="self">self</span>,
        ctx: <span class="kw-2">&amp;mut </span>C,
        branches: <span class="kw-2">&amp;</span>[IRInst],
        targets: <span class="kw-2">&amp;</span>[MachLabel],
    ) -&gt; CodegenResult&lt;()&gt; {
        <span class="comment">// A block should end with at most two branches. The first may be a
        // conditional branch; a conditional branch can be followed only by an
        // unconditional branch or fallthrough. Otherwise, if only one branch,
        // it may be an unconditional branch, a fallthrough, a return, or a
        // trap. These conditions are verified by `is_ebb_basic()` during the
        // verifier pass.
        </span><span class="macro">assert!</span>(branches.len() &lt;= <span class="number">2</span>);

        <span class="kw">if </span>branches.len() == <span class="number">2 </span>{
            <span class="comment">// Must be a conditional branch followed by an unconditional branch.
            </span><span class="kw">let </span>op0 = ctx.data(branches[<span class="number">0</span>]).opcode();
            <span class="kw">let </span>op1 = ctx.data(branches[<span class="number">1</span>]).opcode();

            <span class="macro">trace!</span>(
                <span class="string">&quot;lowering two-branch group: opcodes are {:?} and {:?}&quot;</span>,
                op0,
                op1
            );
            <span class="macro">assert!</span>(op1 == Opcode::Jump);

            <span class="kw">let </span>taken = targets[<span class="number">0</span>];
            <span class="comment">// not_taken target is the target of the second branch.
            </span><span class="kw">let </span>not_taken = targets[<span class="number">1</span>];

            <span class="kw">match </span>op0 {
                Opcode::Brz | Opcode::Brnz =&gt; {
                    <span class="kw">let </span>flag_input = InsnInput {
                        insn: branches[<span class="number">0</span>],
                        input: <span class="number">0</span>,
                    };

                    <span class="kw">let </span>src_ty = ctx.input_ty(branches[<span class="number">0</span>], <span class="number">0</span>);

                    <span class="kw">if let </span><span class="prelude-val">Some</span>(icmp) = matches_input(ctx, flag_input, Opcode::Icmp) {
                        <span class="kw">let </span>cond_code = ctx.data(icmp).cond_code().unwrap();
                        <span class="kw">let </span>cond_code = emit_cmp(ctx, icmp, cond_code);

                        <span class="kw">let </span>cond_code = <span class="kw">if </span>op0 == Opcode::Brz {
                            cond_code.inverse()
                        } <span class="kw">else </span>{
                            cond_code
                        };

                        <span class="kw">let </span>cc = CC::from_intcc(cond_code);
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else if let </span><span class="prelude-val">Some</span>(fcmp) = matches_input(ctx, flag_input, Opcode::Fcmp) {
                        <span class="kw">let </span>cond_code = ctx.data(fcmp).fp_cond_code().unwrap();
                        <span class="kw">let </span>cond_code = <span class="kw">if </span>op0 == Opcode::Brz {
                            cond_code.inverse()
                        } <span class="kw">else </span>{
                            cond_code
                        };
                        <span class="kw">match </span>emit_fcmp(ctx, fcmp, cond_code, FcmpSpec::Normal) {
                            FcmpCondResult::Condition(cc) =&gt; {
                                ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                            }
                            FcmpCondResult::AndConditions(cc1, cc2) =&gt; {
                                ctx.emit(Inst::jmp_if(cc1.invert(), not_taken));
                                ctx.emit(Inst::jmp_cond(cc2.invert(), not_taken, taken));
                            }
                            FcmpCondResult::OrConditions(cc1, cc2) =&gt; {
                                ctx.emit(Inst::jmp_if(cc1, taken));
                                ctx.emit(Inst::jmp_cond(cc2, taken, not_taken));
                            }
                            FcmpCondResult::InvertedEqualOrConditions(<span class="kw">_</span>, <span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(),
                        }
                    } <span class="kw">else if </span>src_ty == types::I128 {
                        <span class="kw">let </span>src = put_input_in_regs(
                            ctx,
                            InsnInput {
                                insn: branches[<span class="number">0</span>],
                                input: <span class="number">0</span>,
                            },
                        );
                        <span class="kw">let </span>(half_cc, comb_op) = <span class="kw">match </span>op0 {
                            Opcode::Brz =&gt; (CC::Z, AluRmiROpcode::And8),
                            Opcode::Brnz =&gt; (CC::NZ, AluRmiROpcode::Or8),
                            <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                        };
                        <span class="kw">let </span>tmp1 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        <span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                        ctx.emit(Inst::cmp_rmi_r(
                            OperandSize::Size64,
                            RegMemImm::imm(<span class="number">0</span>),
                            src.regs()[<span class="number">0</span>],
                        ));
                        ctx.emit(Inst::setcc(half_cc, tmp1));
                        ctx.emit(Inst::cmp_rmi_r(
                            OperandSize::Size64,
                            RegMemImm::imm(<span class="number">0</span>),
                            src.regs()[<span class="number">1</span>],
                        ));
                        ctx.emit(Inst::setcc(half_cc, tmp2));
                        ctx.emit(Inst::alu_rmi_r(
                            OperandSize::Size32,
                            comb_op,
                            RegMemImm::reg(tmp1.to_reg()),
                            tmp2,
                        ));
                        ctx.emit(Inst::jmp_cond(CC::NZ, taken, not_taken));
                    } <span class="kw">else if </span>is_int_or_ref_ty(src_ty) || is_bool_ty(src_ty) {
                        <span class="kw">let </span>src = put_input_in_reg(
                            ctx,
                            InsnInput {
                                insn: branches[<span class="number">0</span>],
                                input: <span class="number">0</span>,
                            },
                        );
                        <span class="kw">let </span>cc = <span class="kw">match </span>op0 {
                            Opcode::Brz =&gt; CC::Z,
                            Opcode::Brnz =&gt; CC::NZ,
                            <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(),
                        };
                        <span class="comment">// See case for `Opcode::Select` above re: testing the
                        // boolean input.
                        </span><span class="kw">let </span>test_input = <span class="kw">if </span>src_ty == types::B1 {
                            <span class="comment">// test src, 1
                            </span>RegMemImm::imm(<span class="number">1</span>)
                        } <span class="kw">else </span>{
                            <span class="macro">assert!</span>(!is_bool_ty(src_ty));
                            <span class="comment">// test src, src
                            </span>RegMemImm::reg(src)
                        };

                        ctx.emit(Inst::test_rmi_r(
                            OperandSize::from_ty(src_ty),
                            test_input,
                            src,
                        ));
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else </span>{
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;brz/brnz with non-int type {:?}&quot;</span>, src_ty);
                    }
                }

                Opcode::BrIcmp =&gt; {
                    <span class="kw">let </span>src_ty = ctx.input_ty(branches[<span class="number">0</span>], <span class="number">0</span>);
                    <span class="kw">if </span>is_int_or_ref_ty(src_ty) || is_bool_ty(src_ty) {
                        <span class="kw">let </span>lhs = put_input_in_reg(
                            ctx,
                            InsnInput {
                                insn: branches[<span class="number">0</span>],
                                input: <span class="number">0</span>,
                            },
                        );
                        <span class="kw">let </span>rhs = input_to_reg_mem_imm(
                            ctx,
                            InsnInput {
                                insn: branches[<span class="number">0</span>],
                                input: <span class="number">1</span>,
                            },
                        );
                        <span class="kw">let </span>cc = CC::from_intcc(ctx.data(branches[<span class="number">0</span>]).cond_code().unwrap());
                        <span class="comment">// Cranelift&#39;s icmp semantics want to compare lhs - rhs, while Intel gives
                        // us dst - src at the machine instruction level, so invert operands.
                        </span>ctx.emit(Inst::cmp_rmi_r(OperandSize::from_ty(src_ty), rhs, lhs));
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else </span>{
                        <span class="macro">unimplemented!</span>(<span class="string">&quot;bricmp with non-int type {:?}&quot;</span>, src_ty);
                    }
                }

                Opcode::Brif =&gt; {
                    <span class="kw">let </span>flag_input = InsnInput {
                        insn: branches[<span class="number">0</span>],
                        input: <span class="number">0</span>,
                    };

                    <span class="kw">if let </span><span class="prelude-val">Some</span>(ifcmp) = matches_input(ctx, flag_input, Opcode::Ifcmp) {
                        <span class="kw">let </span>cond_code = ctx.data(branches[<span class="number">0</span>]).cond_code().unwrap();
                        <span class="kw">let </span>cond_code = emit_cmp(ctx, ifcmp, cond_code);
                        <span class="kw">let </span>cc = CC::from_intcc(cond_code);
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else if let </span><span class="prelude-val">Some</span>(ifcmp_sp) = matches_input(ctx, flag_input, Opcode::IfcmpSp) {
                        <span class="kw">let </span>operand = put_input_in_reg(
                            ctx,
                            InsnInput {
                                insn: ifcmp_sp,
                                input: <span class="number">0</span>,
                            },
                        );
                        <span class="kw">let </span>ty = ctx.input_ty(ifcmp_sp, <span class="number">0</span>);
                        ctx.emit(Inst::cmp_rmi_r(
                            OperandSize::from_ty(ty),
                            RegMemImm::reg(regs::rsp()),
                            operand,
                        ));
                        <span class="kw">let </span>cond_code = ctx.data(branches[<span class="number">0</span>]).cond_code().unwrap();
                        <span class="kw">let </span>cc = CC::from_intcc(cond_code);
                        ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                    } <span class="kw">else </span>{
                        <span class="comment">// Should be disallowed by flags checks in verifier.
                        </span><span class="macro">unimplemented!</span>(<span class="string">&quot;Brif with non-ifcmp input&quot;</span>);
                    }
                }
                Opcode::Brff =&gt; {
                    <span class="kw">let </span>flag_input = InsnInput {
                        insn: branches[<span class="number">0</span>],
                        input: <span class="number">0</span>,
                    };

                    <span class="kw">if let </span><span class="prelude-val">Some</span>(ffcmp) = matches_input(ctx, flag_input, Opcode::Ffcmp) {
                        <span class="kw">let </span>cond_code = ctx.data(branches[<span class="number">0</span>]).fp_cond_code().unwrap();
                        <span class="kw">match </span>emit_fcmp(ctx, ffcmp, cond_code, FcmpSpec::Normal) {
                            FcmpCondResult::Condition(cc) =&gt; {
                                ctx.emit(Inst::jmp_cond(cc, taken, not_taken));
                            }
                            FcmpCondResult::AndConditions(cc1, cc2) =&gt; {
                                ctx.emit(Inst::jmp_if(cc1.invert(), not_taken));
                                ctx.emit(Inst::jmp_cond(cc2.invert(), not_taken, taken));
                            }
                            FcmpCondResult::OrConditions(cc1, cc2) =&gt; {
                                ctx.emit(Inst::jmp_if(cc1, taken));
                                ctx.emit(Inst::jmp_cond(cc2, taken, not_taken));
                            }
                            FcmpCondResult::InvertedEqualOrConditions(<span class="kw">_</span>, <span class="kw">_</span>) =&gt; <span class="macro">unreachable!</span>(),
                        }
                    } <span class="kw">else </span>{
                        <span class="comment">// Should be disallowed by flags checks in verifier.
                        </span><span class="macro">unimplemented!</span>(<span class="string">&quot;Brff with input not from ffcmp&quot;</span>);
                    }
                }

                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;unexpected branch opcode: {:?}&quot;</span>, op0),
            }
        } <span class="kw">else </span>{
            <span class="macro">assert_eq!</span>(branches.len(), <span class="number">1</span>);

            <span class="comment">// Must be an unconditional branch or trap.
            </span><span class="kw">let </span>op = ctx.data(branches[<span class="number">0</span>]).opcode();
            <span class="kw">match </span>op {
                Opcode::Jump =&gt; {
                    ctx.emit(Inst::jmp_known(targets[<span class="number">0</span>]));
                }

                Opcode::BrTable =&gt; {
                    <span class="kw">let </span>jt_size = targets.len() - <span class="number">1</span>;
                    <span class="macro">assert!</span>(jt_size &lt;= u32::MAX <span class="kw">as </span>usize);
                    <span class="kw">let </span>jt_size = jt_size <span class="kw">as </span>u32;

                    <span class="kw">let </span>ty = ctx.input_ty(branches[<span class="number">0</span>], <span class="number">0</span>);
                    <span class="kw">let </span>ext_spec = <span class="kw">match </span>ty {
                        types::I128 =&gt; <span class="macro">panic!</span>(<span class="string">&quot;BrTable unimplemented for I128&quot;</span>),
                        types::I64 =&gt; ExtSpec::ZeroExtendTo64,
                        <span class="kw">_ </span>=&gt; ExtSpec::ZeroExtendTo32,
                    };

                    <span class="kw">let </span>idx = extend_input_to_reg(
                        ctx,
                        InsnInput {
                            insn: branches[<span class="number">0</span>],
                            input: <span class="number">0</span>,
                        },
                        ext_spec,
                    );

                    <span class="comment">// Bounds-check (compute flags from idx - jt_size) and branch to default.
                    // We only support u32::MAX entries, but we compare the full 64 bit register
                    // when doing the bounds check.
                    </span><span class="kw">let </span>cmp_size = <span class="kw">if </span>ty == types::I64 {
                        OperandSize::Size64
                    } <span class="kw">else </span>{
                        OperandSize::Size32
                    };
                    ctx.emit(Inst::cmp_rmi_r(cmp_size, RegMemImm::imm(jt_size), idx));

                    <span class="comment">// Emit the compound instruction that does:
                    //
                    // lea $jt, %rA
                    // movsbl [%rA, %rIndex, 2], %rB
                    // add %rB, %rA
                    // j *%rA
                    // [jt entries]
                    //
                    // This must be *one* instruction in the vcode because we cannot allow regalloc
                    // to insert any spills/fills in the middle of the sequence; otherwise, the
                    // lea PC-rel offset to the jumptable would be incorrect.  (The alternative
                    // is to introduce a relocation pass for inlined jumptables, which is much
                    // worse.)

                    // This temporary is used as a signed integer of 64-bits (to hold addresses).
                    </span><span class="kw">let </span>tmp1 = ctx.alloc_tmp(types::I64).only_reg().unwrap();
                    <span class="comment">// This temporary is used as a signed integer of 32-bits (for the wasm-table
                    // index) and then 64-bits (address addend). The small lie about the I64 type
                    // is benign, since the temporary is dead after this instruction (and its
                    // Cranelift type is thus unused).
                    </span><span class="kw">let </span>tmp2 = ctx.alloc_tmp(types::I64).only_reg().unwrap();

                    <span class="kw">let </span>targets_for_term: Vec&lt;MachLabel&gt; = targets.to_vec();
                    <span class="kw">let </span>default_target = targets[<span class="number">0</span>];

                    <span class="kw">let </span>jt_targets: Vec&lt;MachLabel&gt; = targets.iter().skip(<span class="number">1</span>).cloned().collect();

                    ctx.emit(Inst::JmpTableSeq {
                        idx,
                        tmp1,
                        tmp2,
                        default_target,
                        targets: jt_targets,
                        targets_for_term,
                    });
                }

                <span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Unknown branch type {:?}&quot;</span>, op),
            }
        }

        <span class="prelude-val">Ok</span>(())
    }

    <span class="kw">fn </span>maybe_pinned_reg(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Option</span>&lt;Reg&gt; {
        <span class="prelude-val">Some</span>(regs::pinned_reg())
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="cranelift_codegen" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.1 (90743e729 2023-01-10)" ></div></body></html>