// Seed: 1658862976
module module_0 (
    input tri1 id_0
);
  assign id_2[1][1] = id_0;
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6,
    input tri0 id_7,
    input tri id_8,
    output logic id_9,
    input uwire id_10,
    output tri1 id_11,
    input logic id_12,
    output supply1 id_13,
    input tri0 id_14,
    output logic id_15,
    output tri id_16,
    output wire id_17,
    input uwire id_18
);
  reg  id_20;
  wire id_21;
  generate
    assign id_0 = 1;
    begin : LABEL_0
      assign id_20 = 1;
      always begin : LABEL_0
        id_9 <= id_12;
      end
    end
    time id_22, id_23;
    initial id_20 <= id_7 == 1;
  endgenerate
  assign id_23 = {id_6, 1, id_22};
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  assign id_15 = id_12;
  genvar id_24;
endmodule
