// Seed: 3280160831
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wire id_7,
    input tri id_8,
    output wor id_9,
    output tri1 id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri1 id_13,
    output wand id_14,
    output supply1 id_15,
    output tri1 id_16,
    output uwire id_17
);
  initial repeat (id_1) id_13 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    input wire id_4
    , id_9,
    output wand id_5,
    input tri0 id_6,
    output wand id_7
);
  assign id_7 = 1;
  module_0(
      id_0,
      id_1,
      id_1,
      id_3,
      id_5,
      id_1,
      id_6,
      id_3,
      id_0,
      id_7,
      id_5,
      id_0,
      id_0,
      id_7,
      id_3,
      id_5,
      id_7,
      id_7
  );
endmodule
