INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_cmd_sequencer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_cmd_sequencer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sources_1/new/sdram_data_io.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_data_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FPGA_Repos/sdram_controller/sdram_controller.srcs/sim_1/new/sdram_controller_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdram_controller_tb
