Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Oct 24 17:03:30 2022
| Host         : DESKTOP-HB7S9MN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.751        0.000                      0                  502        0.151        0.000                      0                  502        4.500        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.751        0.000                      0                  502        0.151        0.000                      0                  502        4.500        0.000                       0                   215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.076ns (22.595%)  route 3.686ns (77.405%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     5.181    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cycle_reg[3]/Q
                         net (fo=2, routed)           0.811     6.448    cycle_reg[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.572 r  row_A[59]_i_10/O
                         net (fo=1, routed)           0.431     7.003    row_A[59]_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  row_A[59]_i_6/O
                         net (fo=1, routed)           0.403     7.530    row_A[59]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  row_A[59]_i_4/O
                         net (fo=2, routed)           0.553     8.207    row_A[59]_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  show_1[4]_i_3/O
                         net (fo=26, routed)          0.479     8.810    row_A
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  row_A[72]_i_1/O
                         net (fo=85, routed)          1.009     9.943    row_B
    SLICE_X4Y35          FDRE                                         r  cycle_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  cycle_reg[10]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    14.694    cycle_reg[10]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.076ns (22.595%)  route 3.686ns (77.405%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     5.181    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cycle_reg[3]/Q
                         net (fo=2, routed)           0.811     6.448    cycle_reg[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.572 r  row_A[59]_i_10/O
                         net (fo=1, routed)           0.431     7.003    row_A[59]_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  row_A[59]_i_6/O
                         net (fo=1, routed)           0.403     7.530    row_A[59]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  row_A[59]_i_4/O
                         net (fo=2, routed)           0.553     8.207    row_A[59]_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  show_1[4]_i_3/O
                         net (fo=26, routed)          0.479     8.810    row_A
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  row_A[72]_i_1/O
                         net (fo=85, routed)          1.009     9.943    row_B
    SLICE_X4Y35          FDRE                                         r  cycle_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  cycle_reg[11]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    14.694    cycle_reg[11]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.076ns (22.595%)  route 3.686ns (77.405%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     5.181    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cycle_reg[3]/Q
                         net (fo=2, routed)           0.811     6.448    cycle_reg[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.572 r  row_A[59]_i_10/O
                         net (fo=1, routed)           0.431     7.003    row_A[59]_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  row_A[59]_i_6/O
                         net (fo=1, routed)           0.403     7.530    row_A[59]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  row_A[59]_i_4/O
                         net (fo=2, routed)           0.553     8.207    row_A[59]_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  show_1[4]_i_3/O
                         net (fo=26, routed)          0.479     8.810    row_A
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  row_A[72]_i_1/O
                         net (fo=85, routed)          1.009     9.943    row_B
    SLICE_X4Y35          FDRE                                         r  cycle_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  cycle_reg[8]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    14.694    cycle_reg[8]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.076ns (22.595%)  route 3.686ns (77.405%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     5.181    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cycle_reg[3]/Q
                         net (fo=2, routed)           0.811     6.448    cycle_reg[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.572 r  row_A[59]_i_10/O
                         net (fo=1, routed)           0.431     7.003    row_A[59]_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  row_A[59]_i_6/O
                         net (fo=1, routed)           0.403     7.530    row_A[59]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  row_A[59]_i_4/O
                         net (fo=2, routed)           0.553     8.207    row_A[59]_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  show_1[4]_i_3/O
                         net (fo=26, routed)          0.479     8.810    row_A
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  row_A[72]_i_1/O
                         net (fo=85, routed)          1.009     9.943    row_B
    SLICE_X4Y35          FDRE                                         r  cycle_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  cycle_reg[9]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y35          FDRE (Setup_fdre_C_R)       -0.429    14.694    cycle_reg[9]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/tcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.456ns (28.417%)  route 3.668ns (71.583%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.640     5.192    lcd0/clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  lcd0/text_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y44          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  lcd0/text_count_reg[19]/Q
                         net (fo=44, routed)          1.463     7.173    lcd0/text_count_reg[19]
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.124     7.297 r  lcd0/tcode[0]_i_16/O
                         net (fo=1, routed)           0.957     8.254    lcd0/tcode[0]_i_16_n_0
    SLICE_X3Y43          LUT5 (Prop_lut5_I4_O)        0.152     8.406 r  lcd0/tcode[0]_i_10/O
                         net (fo=1, routed)           0.433     8.839    lcd0/tcode[0]_i_10_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.326     9.165 r  lcd0/tcode[0]_i_4/O
                         net (fo=1, routed)           0.814     9.980    lcd0/tcode[0]_i_4_n_0
    SLICE_X4Y43          LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  lcd0/tcode[0]_i_2/O
                         net (fo=1, routed)           0.000    10.104    lcd0/tcode[0]_i_2_n_0
    SLICE_X4Y43          MUXF7 (Prop_muxf7_I0_O)      0.212    10.316 r  lcd0/tcode_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.316    lcd0/tcode[0]
    SLICE_X4Y43          FDRE                                         r  lcd0/tcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.520    14.892    lcd0/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  lcd0/tcode_reg[0]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X4Y43          FDRE (Setup_fdre_C_D)        0.064    15.179    lcd0/tcode_reg[0]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  4.864    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.076ns (23.284%)  route 3.545ns (76.716%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     5.181    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cycle_reg[3]/Q
                         net (fo=2, routed)           0.811     6.448    cycle_reg[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.572 r  row_A[59]_i_10/O
                         net (fo=1, routed)           0.431     7.003    row_A[59]_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  row_A[59]_i_6/O
                         net (fo=1, routed)           0.403     7.530    row_A[59]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  row_A[59]_i_4/O
                         net (fo=2, routed)           0.553     8.207    row_A[59]_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  show_1[4]_i_3/O
                         net (fo=26, routed)          0.479     8.810    row_A
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  row_A[72]_i_1/O
                         net (fo=85, routed)          0.868     9.802    row_B
    SLICE_X4Y36          FDRE                                         r  cycle_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  cycle_reg[12]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    14.694    cycle_reg[12]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.076ns (23.284%)  route 3.545ns (76.716%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     5.181    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cycle_reg[3]/Q
                         net (fo=2, routed)           0.811     6.448    cycle_reg[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.572 r  row_A[59]_i_10/O
                         net (fo=1, routed)           0.431     7.003    row_A[59]_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  row_A[59]_i_6/O
                         net (fo=1, routed)           0.403     7.530    row_A[59]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  row_A[59]_i_4/O
                         net (fo=2, routed)           0.553     8.207    row_A[59]_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  show_1[4]_i_3/O
                         net (fo=26, routed)          0.479     8.810    row_A
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  row_A[72]_i_1/O
                         net (fo=85, routed)          0.868     9.802    row_B
    SLICE_X4Y36          FDRE                                         r  cycle_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  cycle_reg[13]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    14.694    cycle_reg[13]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.076ns (23.284%)  route 3.545ns (76.716%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     5.181    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cycle_reg[3]/Q
                         net (fo=2, routed)           0.811     6.448    cycle_reg[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.572 r  row_A[59]_i_10/O
                         net (fo=1, routed)           0.431     7.003    row_A[59]_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  row_A[59]_i_6/O
                         net (fo=1, routed)           0.403     7.530    row_A[59]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  row_A[59]_i_4/O
                         net (fo=2, routed)           0.553     8.207    row_A[59]_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  show_1[4]_i_3/O
                         net (fo=26, routed)          0.479     8.810    row_A
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  row_A[72]_i_1/O
                         net (fo=85, routed)          0.868     9.802    row_B
    SLICE_X4Y36          FDRE                                         r  cycle_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  cycle_reg[14]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    14.694    cycle_reg[14]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.076ns (23.284%)  route 3.545ns (76.716%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     5.181    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cycle_reg[3]/Q
                         net (fo=2, routed)           0.811     6.448    cycle_reg[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.572 r  row_A[59]_i_10/O
                         net (fo=1, routed)           0.431     7.003    row_A[59]_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  row_A[59]_i_6/O
                         net (fo=1, routed)           0.403     7.530    row_A[59]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  row_A[59]_i_4/O
                         net (fo=2, routed)           0.553     8.207    row_A[59]_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  show_1[4]_i_3/O
                         net (fo=26, routed)          0.479     8.810    row_A
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  row_A[72]_i_1/O
                         net (fo=85, routed)          0.868     9.802    row_B
    SLICE_X4Y36          FDRE                                         r  cycle_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  cycle_reg[15]/C
                         clock pessimism              0.272    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X4Y36          FDRE (Setup_fdre_C_R)       -0.429    14.694    cycle_reg[15]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.076ns (23.381%)  route 3.526ns (76.619%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.629     5.181    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  cycle_reg[3]/Q
                         net (fo=2, routed)           0.811     6.448    cycle_reg[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.124     6.572 r  row_A[59]_i_10/O
                         net (fo=1, routed)           0.431     7.003    row_A[59]_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124     7.127 r  row_A[59]_i_6/O
                         net (fo=1, routed)           0.403     7.530    row_A[59]_i_6_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.654 r  row_A[59]_i_4/O
                         net (fo=2, routed)           0.553     8.207    row_A[59]_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I2_O)        0.124     8.331 r  show_1[4]_i_3/O
                         net (fo=26, routed)          0.479     8.810    row_A
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  row_A[72]_i_1/O
                         net (fo=85, routed)          0.849     9.783    row_B
    SLICE_X4Y37          FDRE                                         r  cycle_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         1.516    14.888    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  cycle_reg[16]/C
                         clock pessimism              0.272    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    14.695    cycle_reg[16]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.783    
  -------------------------------------------------------------------
                         slack                                  4.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.595     1.508    lcd0/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.119     1.768    lcd0/tcode_reg_n_0_[2]
    SLICE_X3Y43          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.868     2.026    lcd0/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.070     1.617    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.597     1.510    lcd0/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  lcd0/tcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lcd0/tcode_reg[3]/Q
                         net (fo=1, routed)           0.112     1.763    lcd0/tcode_reg_n_0_[3]
    SLICE_X3Y43          FDRE                                         r  lcd0/text_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.868     2.026    lcd0/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  lcd0/text_d_reg[3]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.071     1.597    lcd0/text_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.596     1.509    lcd0/clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  lcd0/init_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcd0/init_count_reg[21]/Q
                         net (fo=2, routed)           0.118     1.768    lcd0/p_1_in
    SLICE_X1Y41          FDRE                                         r  lcd0/init_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.867     2.025    lcd0/clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  lcd0/init_e_reg/C
                         clock pessimism             -0.503     1.522    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.070     1.592    lcd0/init_e_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 show_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.703%)  route 0.120ns (39.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.593     1.506    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  show_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  show_2_reg[3]/Q
                         net (fo=37, routed)          0.120     1.768    show_2[3]
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.813 r  show_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    show_2[2]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  show_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.864     2.022    clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  show_2_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.092     1.614    show_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.617%)  route 0.161ns (53.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.595     1.508    lcd0/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.161     1.811    lcd0/tcode_reg_n_0_[1]
    SLICE_X1Y42          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.867     2.025    lcd0/clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.066     1.612    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 show_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.593     1.506    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  show_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  show_2_reg[4]/Q
                         net (fo=37, routed)          0.152     1.800    show_2[4]
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  show_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    show_2[1]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  show_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.864     2.022    clk_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  show_2_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.121     1.643    show_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.711%)  route 0.182ns (56.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.597     1.510    lcd0/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.182     1.833    lcd0/icode_reg_n_0_[0]
    SLICE_X0Y42          FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.867     2.025    lcd0/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.075     1.600    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 show_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.969%)  route 0.146ns (44.031%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.593     1.506    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  show_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  show_2_reg[3]/Q
                         net (fo=37, routed)          0.146     1.794    show_2[3]
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  show_2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.839    show_2[4]_i_1_n_0
    SLICE_X7Y38          FDRE                                         r  show_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.864     2.022    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  show_2_reg[4]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.092     1.598    show_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 btn_db0/btn_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_btn_level_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.594     1.507    btn_db0/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  btn_db0/btn_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_db0/btn_output_reg/Q
                         net (fo=4, routed)           0.167     1.816    btn_db0/btn_level
    SLICE_X3Y37          LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  btn_db0/prev_btn_level_i_1/O
                         net (fo=1, routed)           0.000     1.858    btn_db0_n_2
    SLICE_X3Y37          FDRE                                         r  prev_btn_level_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.864     2.022    clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  prev_btn_level_reg/C
                         clock pessimism             -0.515     1.507    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.107     1.614    prev_btn_level_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.415%)  route 0.148ns (53.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.597     1.510    lcd0/clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  lcd0/icode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  lcd0/icode_reg[1]/Q
                         net (fo=1, routed)           0.148     1.786    lcd0/icode_reg_n_0_[1]
    SLICE_X0Y42          FDRE                                         r  lcd0/init_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=214, routed)         0.867     2.025    lcd0/clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  lcd0/init_d_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.017     1.542    lcd0/init_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33     cycle_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35     cycle_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35     cycle_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36     cycle_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36     cycle_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36     cycle_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y36     cycle_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37     cycle_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y37     cycle_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     cycle_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     cycle_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     cycle_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     cycle_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     cycle_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     cycle_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36     cycle_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36     cycle_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36     cycle_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36     cycle_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     cycle_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33     cycle_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     cycle_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     cycle_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     cycle_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     cycle_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36     cycle_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36     cycle_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36     cycle_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36     cycle_reg[13]/C



