var pairs =
{
"dqsbufd":{"primitive":1,"ddr":1}
,"ddr":{"dqs":1,"write":1,"clock":1,"latch":1}
,"dqs":{"buffer":1,"input":1,"write":1,"signal":1,"used":1}
,"buffer":{"used":1}
,"used":{"ddr3_mem":1,"ddr":1,"guarantee":1,"capture":1,"output":1}
,"ddr3_mem":{"ddr3_memgen":1,"ddr3":1}
,"architectures":{"supported":1}
,"inputs":{"dqsi":1}
,"dqsi":{"sclk":1,"biased":1,"tri-state":1}
,"sclk":{"read":1,"used":1}
,"read":{"dqsdel":1,"signal":1}
,"dqsdel":{"eclk":1}
,"eclk":{"eclkw":1,"used":1}
,"eclkw":{"rst":1}
,"rst":{"dyndelpol":1}
,"dyndelpol":{"dyndelay6":1}
,"dyndelay6":{"dyndelay5":1}
,"dyndelay5":{"dyndelay4":1}
,"dyndelay4":{"dyndelay3":1}
,"dyndelay3":{"dyndelay2":1}
,"dyndelay2":{"dyndelay1":1}
,"dyndelay1":{"dyndelay0":1}
,"outputs":{"dqsw":1}
,"dqsw":{"ddrclkpol":1}
,"ddrclkpol":{"prmbdet":1}
,"prmbdet":{"datavalid":1}
,"datavalid":{"ddrlat":1}
,"ddrlat":{"eclkdqsr":1}
,"eclkdqsr":{"dqclk0":1}
,"dqclk0":{"dqclk1":1}
,"dyndel_type":{"normal":1}
,"normal":{"default":1}
,"default":{"shifted":1,"static":1,"enabled":1}
,"dyndel_val":{"integers":1}
,"integers":{"plus":1}
,"plus":{"minus":1}
,"minus":{"default":1}
,"dyndel_cntl":{"dynamic":1}
,"dynamic":{"default":1}
,"nrzmode":{"disabled":1}
,"disabled":{"default":1}
,"ddr3":{"memory":1}
,"memory":{"mode":1}
,"mode":{"ddr3_memgen":1}
,"ddr3_memgen":{"left":1,"top":1}
,"left":{"right":1}
,"top":{"input":1}
,"input":{"side":1,"coming":1,"dqsdll":1,"logic":1}
,"table":{"below":1}
,"below":{"describes":1}
,"describes":{"ports":1}
,"coming":{"pad":1}
,"system":{"clock":1}
,"signal":{"generated":1,"going":1,"indicating":1}
,"generated":{"fpga":1,"dqs":1}
,"fpga":{"core":1}
,"reset":{"input":1}
,"delay":{"input":1,"dqs":1}
,"edge":{"clock":1,"half":1,"frequency":1}
,"clock":{"used":1,"generation":1,"depending":1,"frequency":1,"polarity":1,"edge":1}
,"write":{"side":1,"clock":1}
,"dyndelay":{"6:0":1}
,"user":{"logic":1}
,"logic":{"dll":1,"used":1}
,"dll":{"adw":1}
,"adw":{"write":1}
,"generation":{"change":1}
,"change":{"polarity":1}
,"polarity":{"clock":1,"signal":1}
,"depending":{"clock":1}
,"preamble":{"detect":1}
,"detect":{"signal":1}
,"going":{"cib":1}
,"cib":{"dqsi":1}
,"biased":{"high":1}
,"high":{"dqsi":1}
,"indicating":{"transmission":1}
,"transmission":{"valid":1}
,"valid":{"data":1}
,"data":{"fpga":1,"path":1}
,"latch":{"control":1}
,"control":{"input":1}
,"guarantee":{"iddrx2":1}
,"iddrx2":{"gearing":1}
,"gearing":{"selectively":1,"degree":1}
,"selectively":{"enabling":1}
,"enabling":{"flip-flop":1}
,"flip-flop":{"data":1}
,"capture":{"data":1}
,"half":{"frequency":1}
,"frequency":{"eclk":1,"sclk":1}
,"output":{"gearing":1}
,"degree":{"phase":1}
,"phase":{"dqclk1":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"site":{"details":1}
,"tn1180":{"latticeecp3":1}
,"latticeecp3":{"high-speed":1}
,"high-speed":{"interface":1}
}
;Search.control.loadWordPairs(pairs);
