<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015.

  XML file defining Cortex R4 moredump
-->

<processor xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
           xsi:schemaLocation="http://www.samsung.com Registers.xsd"
  name="Cortex R4" comment="Cortex R4 On-Chip Peripherals">
  <coprocessor name="System Control" id="C15">
    <block name="ID Registers">
      <register addr="0000" rw_flags="RW" width="4" name="MIDR" comment="Main ID Register"/>
      <register addr="0100" rw_flags="RW" width="4" name="CTR" comment="Cache Type Register"/>
      <register addr="0200" rw_flags="RW" width="4" name="TCMTR" comment="Tightly-Coupled Memory Status Register"/>
      <register addr="0400" rw_flags="RW" width="4" name="MPUIR" comment="MPU type register"/>
      <register addr="0500" rw_flags="RW" width="4" name="MPIDR" comment="Multiprocessor Affinity Register"/>
      <register addr="0410" rw_flags="RW" width="4" name="MMFR0" comment="Memory Model Feature Register 0"/>
      <register addr="0510" rw_flags="RW" width="4" name="MMFR1" comment="Memory Model Feature Register 1"/>
      <register addr="0610" rw_flags="RW" width="4" name="MMFR2" comment="Memory Model Feature Register 2"/>
      <register addr="0710" rw_flags="RW" width="4" name="MMFR3" comment="Memory Model Feature Register 3"/>
      <register addr="0020" rw_flags="RW" width="4" name="ISAR0" comment="Instruction Set Attribute Register 0"/>
      <register addr="0120" rw_flags="RW" width="4" name="ISAR1" comment="Instruction Set Attribute Register 1"/>
      <register addr="0220" rw_flags="RW" width="4" name="ISAR2" comment="Instruction Set Attribute Register 2"/>
      <register addr="0320" rw_flags="RW" width="4" name="ISAR3" comment="Instruction Set Attribute Register 3"/>
      <register addr="0420" rw_flags="RW" width="4" name="ISAR4" comment="Instruction Set Attribute Register 4"/>
      <register addr="0520" rw_flags="RW" width="4" name="ISAR5" comment="Instruction Set Attribute Registers 5 (Reserved)"/>
      <register addr="0620" rw_flags="RW" width="4" name="ISAR6" comment="Instruction Set Attribute Registers 6 (Reserved)"/>
      <register addr="0720" rw_flags="RW" width="4" name="ISAR7" comment="Instruction Set Attribute Registers 7 (Reserved)"/>
      <register addr="0010" rw_flags="RW" width="4" name="PFR0" comment="Processor Feature Register 0"/>
      <register addr="0110" rw_flags="RW" width="4" name="PFR1" comment="Processor Feature Register 1"/>
      <register addr="0210" rw_flags="RW" width="4" name="DFR0" comment="Debug Feature Register 0"/>
      <register addr="0310" rw_flags="RW" width="4" name="AFR0" comment="Auxiliary Feature Register 0"/>
    </block>

    <block name="System Control and Configuration">
      <register addr="0001" rw_flags="RW" width="4" name="SCTLR" comment="Control Register"/>
      <register addr="0101" rw_flags="RW" width="4" name="ACTLR" comment="Auxiliary Control Register"/>
      <register addr="0201" rw_flags="RW" width="4" name="CPACR" comment="Coprocessor Access Control Register"/>
      <register addr="000b" rw_flags="RW" width="4" name="SPC" comment="Slave Port Control"/>
    </block>

    <block name="MPU Control and Configuration">
      <register addr="0005" rw_flags="RW" width="4" name="DFSR" comment="Data Fault Status Register"/>
      <register addr="0006" rw_flags="RW" width="4" name="DFAR" comment="Data Fault Address Register"/>
      <register addr="0105" rw_flags="RW" width="4" name="IFSR" comment="Instruction Fault Status Register"/>
      <register addr="0206" rw_flags="RW" width="4" name="IFAR" comment="Instruction Fault Address Register"/>
      <register addr="0015" rw_flags="RW" width="4" name="ADFSR" comment="Auxiliary Data Fault Status Register"/>
      <register addr="0115" rw_flags="RW" width="4" name="AIFSR" comment="Auxiliary Instruction Fault Status Register"/>
      <register addr="010d" rw_flags="RW" width="4" name="CONTEXTIDR" comment="Context ID Register"/>
      <table name="MPU Regions">
        <indexregister addr="0026" rw_flags="RW" width="4" name="MRNR" comment="Memory Region Number Register">
          <countfrom addr="0400" rw_flags="RW" width="4" name="MPUIR" comment="MPU type register" shift="8" mask="000F"/>
        </indexregister>
        <register addr="0016" rw_flags="RW" width="4" name="RBAR" comment="Region Base Address Register"/>
        <register addr="0216" rw_flags="RW" width="4" name="RSER" comment="Region Size and Enable Register"/>
        <register addr="0416" rw_flags="RW" width="4" name="RACR" comment="Region Access Control Register"/>
      </table>
    </block>

    <block name="Cache Control and Configuration">
      <register addr="1100" rw_flags="RW" width="4" name="CLIDR" comment="Cache Level ID Register"/>
      <register addr="1000" rw_flags="RW" width="4" name="CCSIDR" comment="Current Cache Size ID Register"/>
      <register addr="2000" rw_flags="RW" width="4" name="CSSELR" comment="Cache Size Selection Register"/>
      <register addr="003f" rw_flags="RW" width="4" name="CFLR" comment="Correctable Fault Location Register"/>
    </block>

    <block name="TCM Control and Configuration">
      <register addr="0019" rw_flags="RW" width="4" name="BTCM" comment="Data TCM Region Register"/>
      <register addr="0119" rw_flags="RW" width="4" name="ATCM" comment="Instruction TCM Region Register"/>
      <register addr="0029" rw_flags="RW" width="4" name="TCMSEL" comment="TCM Selection Register"/>
    </block>

    <block name="System Performance Monitor">
      <register addr="00C9" rw_flags="RW" width="4" name="PMNC" comment="Performance Monitor Control Register"/>
      <register addr="01C9" rw_flags="RW" width="4" name="CNTENS" comment="Count Enable Set Register"/>
      <register addr="02C9" rw_flags="RW" width="4" name="CNTENC" comment="Count Enable Clear Register"/>
      <register addr="03C9" rw_flags="RW" width="4" name="FLAG" comment="Overflow Flag Status Register"/>
      <register addr="00D9" rw_flags="RW" width="4" name="CCNT" comment="Cycle Count Register"/>
      <register addr="00E9" rw_flags="RW" width="4" name="USEREN" comment="User Enable Register"/>
      <register addr="01E9" rw_flags="RW" width="4" name="INTENS" comment="Interrupt Enable Set Register"/>
      <register addr="02E9" rw_flags="RW" width="4" name="INTENC" comment="Interrupt Enable Clear Register"/>
      <table name="Performance Counters">
        <indexregister addr="05C9" rw_flags="RW" width="4" name="PMNXSEL" comment="Performance Counter Selection Register">
          <count value="3"/>
        </indexregister>
        <register addr="01d9" rw_flags="RW" width="4" name="ESR" comment="Event Selection Register"/>
        <register addr="02d9" rw_flags="RW" width="4" name="PMCR" comment="Performance Monitor Count Register"/>
      </table>
    </block>
  </coprocessor>

  <coprocessor name="Debug Registers" id="C14">
    <block name="Processor Identifier Registers">
      <register addr="0340" rw_flags="RW" width="4" name="CPUID" comment="Main ID Register"/>
      <register addr="0341" rw_flags="RW" width="4" name="CACHETYPE" comment="Cache Type Register"/>
      <register addr="0343" rw_flags="RW" width="4" name="TLBTYPE" comment="TLB Type Register"/>
      <register addr="0348" rw_flags="RW" width="4" name="ID_PFR0" comment="Processor Feature Register 0"/>
      <register addr="0349" rw_flags="RW" width="4" name="ID_PFR1" comment="Processor Feature Register 1"/>
      <register addr="034a" rw_flags="RW" width="4" name="ID_DFR0" comment="Debug Feature Register 0"/>
      <register addr="034b" rw_flags="RW" width="4" name="ID_AFR0" comment="Auxiliary Feature Register 0"/>
      <register addr="034c" rw_flags="RW" width="4" name="ID_MMFR0" comment="Processor Feature Register 0"/>
      <register addr="034d" rw_flags="RW" width="4" name="ID_MMFR1" comment="Processor Feature Register 1"/>
      <register addr="034e" rw_flags="RW" width="4" name="ID_MMFR2" comment="Processor Feature Register 2"/>
      <register addr="034f" rw_flags="RW" width="4" name="ID_MMFR3" comment="Processor Feature Register 3"/>
      <register addr="0350" rw_flags="RW" width="4" name="ID_ISAR0" comment="ISA Feature Register 0"/>
      <register addr="0351" rw_flags="RW" width="4" name="ID_ISAR1" comment="ISA Feature Register 1"/>
      <register addr="0352" rw_flags="RW" width="4" name="ID_ISAR2" comment="ISA Feature Register 2"/>
      <register addr="0353" rw_flags="RW" width="4" name="ID_ISAR3" comment="ISA Feature Register 3"/>
      <register addr="0354" rw_flags="RW" width="4" name="ID_ISAR4" comment="ISA Feature Register 4"/>
      <register addr="0355" rw_flags="RW" width="4" name="ID_ISAR5" comment="ISA Feature Register 5"/>
    </block>

    <block name="Coresight Management Registers">
      <register addr="03bf" rw_flags="RW" width="4" name="DBGITMISCIN" comment="Integration Test Input Register"/>
      <register addr="03c0" rw_flags="RW" width="4" name="DBGITCTRL" comment="Integration Mode Control Register"/>
      <register addr="03e8" rw_flags="RW" width="4" name="DBGCLAIMSET" comment="Claim Tag Set Register"/>
      <register addr="03e9" rw_flags="RW" width="4" name="DBGCLAIMCLR" comment="Claim Tag Clear Register"/>
      <register addr="03ed" rw_flags="RW" width="4" name="DBGLSR" comment="Lock Status Register"/>
      <register addr="03ee" rw_flags="RW" width="4" name="DBGAUTHSTATUS" comment="Authentication Status Register"/>
      <register addr="03f2" rw_flags="RW" width="4" name="DBGDEVID" comment="Device Identifier (RESERVED)"/>
      <register addr="03f3" rw_flags="RW" width="4" name="DBGDEVTYPE" comment="Device Type"/>
      <register addr="03f8" rw_flags="RW" width="4" name="PID0" comment="Peripheral ID0"/>
      <register addr="03f9" rw_flags="RW" width="4" name="PID1" comment="Peripheral ID1"/>
      <register addr="03fa" rw_flags="RW" width="4" name="PID2" comment="Peripheral ID2"/>
      <register addr="03fb" rw_flags="RW" width="4" name="PID3" comment="Peripheral ID3"/>
      <register addr="03f4" rw_flags="RW" width="4" name="PID4" comment="Peripheral ID4"/>
      <register addr="03fc" rw_flags="RW" width="4" name="COMPONENTID0" comment="Component ID0"/>
      <register addr="03fd" rw_flags="RW" width="4" name="COMPONENTID1" comment="Component ID1"/>
      <register addr="03fe" rw_flags="RW" width="4" name="COMPONENTID2" comment="Component ID2"/>
      <register addr="03ff" rw_flags="RW" width="4" name="COMPONENTID3" comment="Component ID3"/>
      <register addr="0000" rw_flags="RW" width="4" name="DBGDIDR" comment="Debug ID Register"/>
      <register addr="0022" rw_flags="RW" width="4" name="DBGDSCR" comment="Debug Status and Control Register"/>
      <register addr="0007" rw_flags="RW" width="4" name="DBGVCR" comment="Vector Catch Register"/>
      <register addr="0023" rw_flags="RW" width="4" name="DBGDTRTX" comment="Host -> Target Data Transfer Register"/>
      <register addr="000a" rw_flags="RW" width="4" name="DBGDSCCR" comment="Debug State Cache Control Register"/>
      <register addr="00c1" rw_flags="RW" width="4" name="DBGOSLSR" comment="Operating System Lock Status Register"/>
      <register addr="00c4" rw_flags="RW" width="4" name="DBGPRCR" comment="Device Power-Down and Reset Control Register"/>
    </block>

    <block name="Breakpoint Registers">
      <register addr="0040" rw_flags="RW" width="4" name="DBGBVR0" comment="Breakpoint Value Register 0"/>
      <register addr="0050" rw_flags="RW" width="4" name="DBGBCR0" comment="Breakpoint Control Register 0"/>
      <register addr="0041" rw_flags="RW" width="4" name="DBGBVR1" comment="Breakpoint Value Register 1"/>
      <register addr="0051" rw_flags="RW" width="4" name="DBGBCR1" comment="Breakpoint Control Register 1"/>
      <register addr="0042" rw_flags="RW" width="4" name="DBGBVR2" comment="Breakpoint Value Register 2"/>
      <register addr="0052" rw_flags="RW" width="4" name="DBGBCR2" comment="Breakpoint Control Register 2"/>
      <register addr="0043" rw_flags="RW" width="4" name="DBGBVR3" comment="Breakpoint Value Register 3"/>
      <register addr="0053" rw_flags="RW" width="4" name="DBGBCR3" comment="Breakpoint Control Register 3"/>
      <register addr="0044" rw_flags="RW" width="4" name="DBGBVR4" comment="Breakpoint Value Register 4"/>
      <register addr="0054" rw_flags="RW" width="4" name="DBGBCR4" comment="Breakpoint Control Register 4"/>
      <register addr="0045" rw_flags="RW" width="4" name="DBGBVR5" comment="Breakpoint Value Register 5"/>
      <register addr="0055" rw_flags="RW" width="4" name="DBGBCR5" comment="Breakpoint Control Register 5"/>
      <register addr="0046" rw_flags="RW" width="4" name="DBGBVR6" comment="Breakpoint Value Register 6"/>
      <register addr="0056" rw_flags="RW" width="4" name="DBGBCR6" comment="Breakpoint Control Register 6"/>
      <register addr="0047" rw_flags="RW" width="4" name="DBGBVR7" comment="Breakpoint Value Register 7"/>
      <register addr="0057" rw_flags="RW" width="4" name="DBGBCR7" comment="Breakpoint Control Register 7"/>
    </block>

    <block name="Watchpoint Control Registers">
      <register addr="0060" rw_flags="RW" width="4" name="DBGWVR0" comment="Watchpoint Value Register 0"/>
      <register addr="0070" rw_flags="RW" width="4" name="DBGWCR0" comment="Watchpoint Control Register 0"/>
      <register addr="0061" rw_flags="RW" width="4" name="DBGWVR1" comment="Watchpoint Value Register 1"/>
      <register addr="0071" rw_flags="RW" width="4" name="DBGWCR1" comment="Watchpoint Control Register 1"/>
      <register addr="0062" rw_flags="RW" width="4" name="DBGWVR2" comment="Watchpoint Value Register 2"/>
      <register addr="0072" rw_flags="RW" width="4" name="DBGWCR2" comment="Watchpoint Control Register 2"/>
      <register addr="0063" rw_flags="RW" width="4" name="DBGWVR3" comment="Watchpoint Value Register 3"/>
      <register addr="0073" rw_flags="RW" width="4" name="DBGWCR3" comment="Watchpoint Control Register 3"/>
      <register addr="0064" rw_flags="RW" width="4" name="DBGWVR4" comment="Watchpoint Value Register 4"/>
      <register addr="0074" rw_flags="RW" width="4" name="DBGWCR4" comment="Watchpoint Control Register 4"/>
      <register addr="0065" rw_flags="RW" width="4" name="DBGWVR5" comment="Watchpoint Value Register 5"/>
      <register addr="0075" rw_flags="RW" width="4" name="DBGWCR5" comment="Watchpoint Control Register 5"/>
      <register addr="0066" rw_flags="RW" width="4" name="DBGWVR6" comment="Watchpoint Value Register 6"/>
      <register addr="0076" rw_flags="RW" width="4" name="DBGWCR6" comment="Watchpoint Control Register 6"/>
      <register addr="0067" rw_flags="RW" width="4" name="DBGWVR7" comment="Watchpoint Value Register 7"/>
      <register addr="0077" rw_flags="RW" width="4" name="DBGWCR7" comment="Watchpoint Control Register 7"/>
      <register addr="0006" rw_flags="RW" width="4" name="DBGWFAR" comment="Watchpoint Fault Address Register"/>
    </block>
  </coprocessor>

  <memory name="Vectored interrupt controller" class="D">
    <!-- From ARM PrimeCell VectoredInterrupt Controller (PL192) TRM -->
    <block name ="Common">
      <register addr="dfff0000" rw_flags="R" width="4" name="VICIRQSTATUS" comment="IRQ Status Register"/>
      <register addr="dfff0004" rw_flags="R" width="4" name="VICFIQSTATUS" comment="FIQ Status Register"/>
      <register addr="dfff0008" rw_flags="R" width="4" name="VICRAWINTR" comment="Raw Interrupt Status Register"/>
      <register addr="dfff000C" rw_flags="RW" width="4" name="VICINTSELECT" comment="Interrupt Select Register"/>
      <register addr="dfff0010" rw_flags="RW" width="4" name="VICINTENABLE" comment="Interrupt Enable Register"/>
      <register addr="dfff0014" rw_flags="W" width="4" name="VICINTENCLEAR" comment="Interrupt Enable Clear Register"/>
      <register addr="dfff0018" rw_flags="RW" width="4" name="VICSOFTINT" comment="Software Interrupt Register"/>
      <register addr="dfff001C" rw_flags="W" width="4" name="VICSOFTINTCLEAR" comment="Software Interrupt Clear Register"/>
      <register addr="dfff0020" rw_flags="RW" width="1" name="VICPROTECTION" comment="Protection Enable Register"/>
      <register addr="dfff0024" rw_flags="RW" width="2" name="VICSWPRIORITY MASK" comment="Software Priority Mask Register"/>
      <register addr="dfff0028" rw_flags="RW" width="1" name="VICPRIORITYDAISY" comment="Vector Priority Register for Daisy Chain"/>
    </block>
    <block name ="Vector addresses">
      <register addr="dfff0100" rw_flags="RW" width="4" name="VICVECTADDR0" comment="Vector Address 0 Register"/>
      <register addr="dfff0104" rw_flags="RW" width="4" name="VICVECTADDR1" comment="Vector Address 1 Register"/>
      <register addr="dfff0108" rw_flags="RW" width="4" name="VICVECTADDR2" comment="Vector Address 2 Register"/>
      <register addr="dfff010C" rw_flags="RW" width="4" name="VICVECTADDR3" comment="Vector Address 3 Register"/>
      <register addr="dfff0110" rw_flags="RW" width="4" name="VICVECTADDR4" comment="Vector Address 4 Register"/>
      <register addr="dfff0114" rw_flags="RW" width="4" name="VICVECTADDR5" comment="Vector Address 5 Register"/>
      <register addr="dfff0118" rw_flags="RW" width="4" name="VICVECTADDR6" comment="Vector Address 6 Register"/>
      <register addr="dfff011C" rw_flags="RW" width="4" name="VICVECTADDR7" comment="Vector Address 7 Register"/>
      <register addr="dfff0120" rw_flags="RW" width="4" name="VICVECTADDR8" comment="Vector Address 8 Register"/>
      <register addr="dfff0124" rw_flags="RW" width="4" name="VICVECTADDR9" comment="Vector Address 9 Register"/>
      <register addr="dfff0128" rw_flags="RW" width="4" name="VICVECTADDR10" comment="Vector Address 10 Register"/>
      <register addr="dfff012C" rw_flags="RW" width="4" name="VICVECTADDR11" comment="Vector Address 11 Register"/>
      <register addr="dfff0130" rw_flags="RW" width="4" name="VICVECTADDR12" comment="Vector Address 12 Register"/>
      <register addr="dfff0134" rw_flags="RW" width="4" name="VICVECTADDR13" comment="Vector Address 13 Register"/>
      <register addr="dfff0138" rw_flags="RW" width="4" name="VICVECTADDR14" comment="Vector Address 14 Register"/>
      <register addr="dfff013C" rw_flags="RW" width="4" name="VICVECTADDR15" comment="Vector Address 15 Register"/>
      <register addr="dfff0140" rw_flags="RW" width="4" name="VICVECTADDR16" comment="Vector Address 16 Register"/>
      <register addr="dfff0144" rw_flags="RW" width="4" name="VICVECTADDR17" comment="Vector Address 17 Register"/>
      <register addr="dfff0148" rw_flags="RW" width="4" name="VICVECTADDR18" comment="Vector Address 18 Register"/>
      <register addr="dfff014C" rw_flags="RW" width="4" name="VICVECTADDR19" comment="Vector Address 19 Register"/>
      <register addr="dfff0150" rw_flags="RW" width="4" name="VICVECTADDR20" comment="Vector Address 20 Register"/>
      <register addr="dfff0154" rw_flags="RW" width="4" name="VICVECTADDR21" comment="Vector Address 21 Register"/>
      <register addr="dfff0158" rw_flags="RW" width="4" name="VICVECTADDR22" comment="Vector Address 22 Register"/>
      <register addr="dfff015C" rw_flags="RW" width="4" name="VICVECTADDR23" comment="Vector Address 23 Register"/>
      <register addr="dfff0160" rw_flags="RW" width="4" name="VICVECTADDR24" comment="Vector Address 24 Register"/>
      <register addr="dfff0164" rw_flags="RW" width="4" name="VICVECTADDR25" comment="Vector Address 25 Register"/>
      <register addr="dfff0168" rw_flags="RW" width="4" name="VICVECTADDR26" comment="Vector Address 26 Register"/>
      <register addr="dfff016C" rw_flags="RW" width="4" name="VICVECTADDR27" comment="Vector Address 27 Register"/>
      <register addr="dfff0170" rw_flags="RW" width="4" name="VICVECTADDR28" comment="Vector Address 28 Register"/>
      <register addr="dfff0174" rw_flags="RW" width="4" name="VICVECTADDR29" comment="Vector Address 29 Register"/>
      <register addr="dfff0178" rw_flags="RW" width="4" name="VICVECTADDR30" comment="Vector Address 30 Register"/>
      <register addr="dfff017C" rw_flags="RW" width="4" name="VICVECTADDR31" comment="Vector Address 31 Register"/>
    </block>
    <block name ="Vector priorities">
      <register addr="dfff0200" rw_flags="RW" width="1" name="VICVECTPRIORITY0" comment="Vector Priority 0 Register"/>
      <register addr="dfff0204" rw_flags="RW" width="1" name="VICVECTPRIORITY1" comment="Vector Priority 1 Register"/>
      <register addr="dfff0208" rw_flags="RW" width="1" name="VICVECTPRIORITY2" comment="Vector Priority 2 Register"/>
      <register addr="dfff020C" rw_flags="RW" width="1" name="VICVECTPRIORITY3" comment="Vector Priority 3 Register"/>
      <register addr="dfff0210" rw_flags="RW" width="1" name="VICVECTPRIORITY4" comment="Vector Priority 4 Register"/>
      <register addr="dfff0214" rw_flags="RW" width="1" name="VICVECTPRIORITY5" comment="Vector Priority 5 Register"/>
      <register addr="dfff0218" rw_flags="RW" width="1" name="VICVECTPRIORITY6" comment="Vector Priority 6 Register"/>
      <register addr="dfff021C" rw_flags="RW" width="1" name="VICVECTPRIORITY7" comment="Vector Priority 7 Register"/>
      <register addr="dfff0220" rw_flags="RW" width="1" name="VICVECTPRIORITY8" comment="Vector Priority 8 Register"/>
      <register addr="dfff0224" rw_flags="RW" width="1" name="VICVECTPRIORITY9" comment="Vector Priority 9 Register"/>
      <register addr="dfff0228" rw_flags="RW" width="1" name="VICVECTPRIORITY10" comment="Vector Priority 10 Register"/>
      <register addr="dfff022C" rw_flags="RW" width="1" name="VICVECTPRIORITY11" comment="Vector Priority 11 Register"/>
      <register addr="dfff0230" rw_flags="RW" width="1" name="VICVECTPRIORITY12" comment="Vector Priority 12 Register"/>
      <register addr="dfff0234" rw_flags="RW" width="1" name="VICVECTPRIORITY13" comment="Vector Priority 13 Register"/>
      <register addr="dfff0238" rw_flags="RW" width="1" name="VICVECTPRIORITY14" comment="Vector Priority 14 Register"/>
      <register addr="dfff023C" rw_flags="RW" width="1" name="VICVECTPRIORITY15" comment="Vector Priority 15 Register"/>
      <register addr="dfff0240" rw_flags="RW" width="1" name="VICVECTPRIORITY16" comment="Vector Priority 16 Register"/>
      <register addr="dfff0244" rw_flags="RW" width="1" name="VICVECTPRIORITY17" comment="Vector Priority 17 Register"/>
      <register addr="dfff0248" rw_flags="RW" width="1" name="VICVECTPRIORITY18" comment="Vector Priority 18 Register"/>
      <register addr="dfff024C" rw_flags="RW" width="1" name="VICVECTPRIORITY19" comment="Vector Priority 19 Register"/>
      <register addr="dfff0250" rw_flags="RW" width="1" name="VICVECTPRIORITY20" comment="Vector Priority 20 Register"/>
      <register addr="dfff0254" rw_flags="RW" width="1" name="VICVECTPRIORITY21" comment="Vector Priority 21 Register"/>
      <register addr="dfff0258" rw_flags="RW" width="1" name="VICVECTPRIORITY22" comment="Vector Priority 22 Register"/>
      <register addr="dfff025C" rw_flags="RW" width="1" name="VICVECTPRIORITY23" comment="Vector Priority 23 Register"/>
      <register addr="dfff0260" rw_flags="RW" width="1" name="VICVECTPRIORITY24" comment="Vector Priority 24 Register"/>
      <register addr="dfff0264" rw_flags="RW" width="1" name="VICVECTPRIORITY25" comment="Vector Priority 25 Register"/>
      <register addr="dfff0268" rw_flags="RW" width="1" name="VICVECTPRIORITY26" comment="Vector Priority 26 Register"/>
      <register addr="dfff026C" rw_flags="RW" width="1" name="VICVECTPRIORITY27" comment="Vector Priority 27 Register"/>
      <register addr="dfff0270" rw_flags="RW" width="1" name="VICVECTPRIORITY28" comment="Vector Priority 28 Register"/>
      <register addr="dfff0274" rw_flags="RW" width="1" name="VICVECTPRIORITY29" comment="Vector Priority 29 Register"/>
      <register addr="dfff0278" rw_flags="RW" width="1" name="VICVECTPRIORITY30" comment="Vector Priority 30 Register"/>
      <register addr="dfff027C" rw_flags="RW" width="1" name="VICVECTPRIORITY31" comment="Vector Priority 31 Register"/>
    </block>
    <block name ="Coresight Management Registers">
      <register addr="dfff0F00" rw_flags="RW" width="4" name="VICADDRESS" comment="Vector Address Register"/>
      <register addr="dfff0FE0" rw_flags="R" width="1" name="VICPERIPHID0" comment="Peripheral Identification Register bits 7:0"/>
      <register addr="dfff0FE4" rw_flags="R" width="1" name="VICPERIPHID1" comment="Peripheral Identification Register bits 15:8"/>
      <register addr="dfff0FE8" rw_flags="R" width="1" name="VICPERIPHID2" comment="Peripheral Identification Register bits 23:16"/>
      <register addr="dfff0FEC" rw_flags="R" width="1" name="VICPERIPHID3" comment="Peripheral Identification Register bits 31:24"/>
      <register addr="dfff0FF0" rw_flags="R" width="1" name="VICPCELLID0" comment="PrimeCell Identification Register bits 7:0"/>
      <register addr="dfff0FF4" rw_flags="R" width="1" name="VICPCELLID1" comment="PrimeCell Identification Register bits 15:8"/>
      <register addr="dfff0FF8" rw_flags="R" width="1" name="VICPCELLID2" comment="PrimeCell Identification Register bits 23:16"/>
      <register addr="dfff0FFC" rw_flags="R" width="1" name="VICPCELLID3" comment="PrimeCell Identification Register bits 31:24"/>
    </block>
  </memory>
</processor>
