Simulator report for sapr2
Sat Mar 16 14:53:13 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 101 nodes    ;
; Simulation Coverage         ;      53.64 % ;
; Total Number of Transitions ; 2088         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------+
; |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.64 % ;
; Total nodes checked                                 ; 101          ;
; Total output ports checked                          ; 110          ;
; Total output ports with complete 1/0-value coverage ; 59           ;
; Total output ports with no 1/0-value coverage       ; 41           ;
; Total output ports with no 1-value coverage         ; 46           ;
; Total output ports with no 0-value coverage         ; 46           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                        ; Output Port Name                                                                                                 ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; |sapr2|COUNTER[2]                                                                                                ; |sapr2|COUNTER[2]                                                                                                ; pin_out          ;
; |sapr2|COUNTER[1]                                                                                                ; |sapr2|COUNTER[1]                                                                                                ; pin_out          ;
; |sapr2|COUNTER[0]                                                                                                ; |sapr2|COUNTER[0]                                                                                                ; pin_out          ;
; |sapr2|inst25                                                                                                    ; |sapr2|inst25                                                                                                    ; out0             ;
; |sapr2|clk                                                                                                       ; |sapr2|clk                                                                                                       ; out              ;
; |sapr2|inst13                                                                                                    ; |sapr2|inst13                                                                                                    ; out0             ;
; |sapr2|faster                                                                                                    ; |sapr2|faster                                                                                                    ; out              ;
; |sapr2|inst3                                                                                                     ; |sapr2|inst3                                                                                                     ; out0             ;
; |sapr2|inst36                                                                                                    ; |sapr2|inst36                                                                                                    ; regout           ;
; |sapr2|DOWN[3]                                                                                                   ; |sapr2|DOWN[3]                                                                                                   ; pin_out          ;
; |sapr2|DOWN[2]                                                                                                   ; |sapr2|DOWN[2]                                                                                                   ; pin_out          ;
; |sapr2|DOWN[1]                                                                                                   ; |sapr2|DOWN[1]                                                                                                   ; pin_out          ;
; |sapr2|DOWN[0]                                                                                                   ; |sapr2|DOWN[0]                                                                                                   ; pin_out          ;
; |sapr2|SPEED[0]                                                                                                  ; |sapr2|SPEED[0]                                                                                                  ; pin_out          ;
; |sapr2|inst24                                                                                                    ; |sapr2|inst24                                                                                                    ; out0             ;
; |sapr2|inst11                                                                                                    ; |sapr2|inst11                                                                                                    ; out0             ;
; |sapr2|inst2                                                                                                     ; |sapr2|inst2                                                                                                     ; out0             ;
; |sapr2|inst35                                                                                                    ; |sapr2|inst35                                                                                                    ; regout           ;
; |sapr2|inst33                                                                                                    ; |sapr2|inst33                                                                                                    ; regout           ;
; |sapr2|inst32                                                                                                    ; |sapr2|inst32                                                                                                    ; regout           ;
; |sapr2|OUT[3]                                                                                                    ; |sapr2|OUT[3]                                                                                                    ; pin_out          ;
; |sapr2|OUT[2]                                                                                                    ; |sapr2|OUT[2]                                                                                                    ; pin_out          ;
; |sapr2|OUT[1]                                                                                                    ; |sapr2|OUT[1]                                                                                                    ; pin_out          ;
; |sapr2|OUT[0]                                                                                                    ; |sapr2|OUT[0]                                                                                                    ; pin_out          ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual~0               ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual~0               ; out0             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual                 ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual                 ; out0             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita0          ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita0          ; sumout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita0          ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita0~COUT     ; cout             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita1          ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita1          ; sumout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita1          ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita1~COUT     ; cout             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2          ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2          ; sumout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2          ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3          ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3          ; sumout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3          ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~COUT     ; cout             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_reg_bit1a[0]        ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                   ; regout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|data_wire[0] ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|data_wire[0] ; out0             ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita0           ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita0           ; sumout           ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita0           ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita0~COUT      ; cout             ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita1           ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita1           ; sumout           ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita1           ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita1~COUT      ; cout             ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita2           ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita2           ; sumout           ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita2           ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita2~COUT      ; cout             ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita3           ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_comb_bita3           ; sumout           ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_reg_bit1a[3]         ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                    ; regout           ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_reg_bit1a[2]         ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                    ; regout           ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_reg_bit1a[1]         ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                    ; regout           ;
; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|counter_reg_bit1a[0]         ; |sapr2|lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                    ; regout           ;
; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0          ; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0          ; sumout           ;
; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0          ; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT     ; cout             ;
; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1          ; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1          ; sumout           ;
; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1          ; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT     ; cout             ;
; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2          ; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2          ; sumout           ;
; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[2]        ; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                   ; regout           ;
; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[1]        ; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                   ; regout           ;
; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[0]        ; |sapr2|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                   ; regout           ;
; |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0                     ; |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0                     ; portadataout0    ;
; |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a1                     ; |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a1                     ; portadataout0    ;
; |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a2                     ; |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a2                     ; portadataout0    ;
; |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a3                     ; |sapr2|single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a3                     ; portadataout0    ;
+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                        ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |sapr2|slower                                                                                                           ; |sapr2|slower                                                                                                           ; out              ;
; |sapr2|SPEED[3]                                                                                                         ; |sapr2|SPEED[3]                                                                                                         ; pin_out          ;
; |sapr2|SPEED[2]                                                                                                         ; |sapr2|SPEED[2]                                                                                                         ; pin_out          ;
; |sapr2|inst16                                                                                                           ; |sapr2|inst16                                                                                                           ; out0             ;
; |sapr2|inst14                                                                                                           ; |sapr2|inst14                                                                                                           ; out0             ;
; |sapr2|inst15                                                                                                           ; |sapr2|inst15                                                                                                           ; out0             ;
; |sapr2|Din[3]                                                                                                           ; |sapr2|Din[3]                                                                                                           ; pin_out          ;
; |sapr2|Din[2]                                                                                                           ; |sapr2|Din[2]                                                                                                           ; pin_out          ;
; |sapr2|Din[1]                                                                                                           ; |sapr2|Din[1]                                                                                                           ; pin_out          ;
; |sapr2|Din[0]                                                                                                           ; |sapr2|Din[0]                                                                                                           ; pin_out          ;
; |sapr2|inst17                                                                                                           ; |sapr2|inst17                                                                                                           ; out0             ;
; |sapr2|key[8]                                                                                                           ; |sapr2|key[8]                                                                                                           ; out              ;
; |sapr2|key[7]                                                                                                           ; |sapr2|key[7]                                                                                                           ; out              ;
; |sapr2|key[6]                                                                                                           ; |sapr2|key[6]                                                                                                           ; out              ;
; |sapr2|key[5]                                                                                                           ; |sapr2|key[5]                                                                                                           ; out              ;
; |sapr2|key[4]                                                                                                           ; |sapr2|key[4]                                                                                                           ; out              ;
; |sapr2|key[3]                                                                                                           ; |sapr2|key[3]                                                                                                           ; out              ;
; |sapr2|key[2]                                                                                                           ; |sapr2|key[2]                                                                                                           ; out              ;
; |sapr2|key[1]                                                                                                           ; |sapr2|key[1]                                                                                                           ; out              ;
; |sapr2|key[0]                                                                                                           ; |sapr2|key[0]                                                                                                           ; out              ;
; |sapr2|inst19                                                                                                           ; |sapr2|inst19                                                                                                           ; out0             ;
; |sapr2|inst18                                                                                                           ; |sapr2|inst18                                                                                                           ; out0             ;
; |sapr2|inst21                                                                                                           ; |sapr2|inst21                                                                                                           ; out0             ;
; |sapr2|inst20                                                                                                           ; |sapr2|inst20                                                                                                           ; out0             ;
; |sapr2|inst22                                                                                                           ; |sapr2|inst22                                                                                                           ; out0             ;
; |sapr2|Dout[3]                                                                                                          ; |sapr2|Dout[3]                                                                                                          ; pin_out          ;
; |sapr2|Dout[2]                                                                                                          ; |sapr2|Dout[2]                                                                                                          ; pin_out          ;
; |sapr2|Dout[1]                                                                                                          ; |sapr2|Dout[1]                                                                                                          ; pin_out          ;
; |sapr2|inst5                                                                                                            ; |sapr2|inst5                                                                                                            ; regout           ;
; |sapr2|inst9                                                                                                            ; |sapr2|inst9                                                                                                            ; out0             ;
; |sapr2|inst6                                                                                                            ; |sapr2|inst6                                                                                                            ; regout           ;
; |sapr2|inst7                                                                                                            ; |sapr2|inst7                                                                                                            ; regout           ;
; |sapr2|Xout[8]                                                                                                          ; |sapr2|Xout[8]                                                                                                          ; pin_out          ;
; |sapr2|Xout[7]                                                                                                          ; |sapr2|Xout[7]                                                                                                          ; pin_out          ;
; |sapr2|Xout[6]                                                                                                          ; |sapr2|Xout[6]                                                                                                          ; pin_out          ;
; |sapr2|Xout[5]                                                                                                          ; |sapr2|Xout[5]                                                                                                          ; pin_out          ;
; |sapr2|Xout[4]                                                                                                          ; |sapr2|Xout[4]                                                                                                          ; pin_out          ;
; |sapr2|Xout[3]                                                                                                          ; |sapr2|Xout[3]                                                                                                          ; pin_out          ;
; |sapr2|Xout[2]                                                                                                          ; |sapr2|Xout[2]                                                                                                          ; pin_out          ;
; |sapr2|Xout[1]                                                                                                          ; |sapr2|Xout[1]                                                                                                          ; pin_out          ;
; |sapr2|Xout[0]                                                                                                          ; |sapr2|Xout[0]                                                                                                          ; pin_out          ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual~1                      ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual~1                      ; out0             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_reg_bit1a[3]               ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                          ; regout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_reg_bit1a[2]               ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                          ; regout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; out0             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                        ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+
; |sapr2|slower                                                                                                           ; |sapr2|slower                                                                                                           ; out              ;
; |sapr2|SPEED[3]                                                                                                         ; |sapr2|SPEED[3]                                                                                                         ; pin_out          ;
; |sapr2|SPEED[2]                                                                                                         ; |sapr2|SPEED[2]                                                                                                         ; pin_out          ;
; |sapr2|SPEED[1]                                                                                                         ; |sapr2|SPEED[1]                                                                                                         ; pin_out          ;
; |sapr2|inst16                                                                                                           ; |sapr2|inst16                                                                                                           ; out0             ;
; |sapr2|inst14                                                                                                           ; |sapr2|inst14                                                                                                           ; out0             ;
; |sapr2|inst15                                                                                                           ; |sapr2|inst15                                                                                                           ; out0             ;
; |sapr2|inst12                                                                                                           ; |sapr2|inst12                                                                                                           ; out0             ;
; |sapr2|Din[3]                                                                                                           ; |sapr2|Din[3]                                                                                                           ; pin_out          ;
; |sapr2|Din[2]                                                                                                           ; |sapr2|Din[2]                                                                                                           ; pin_out          ;
; |sapr2|Din[1]                                                                                                           ; |sapr2|Din[1]                                                                                                           ; pin_out          ;
; |sapr2|inst17                                                                                                           ; |sapr2|inst17                                                                                                           ; out0             ;
; |sapr2|key[8]                                                                                                           ; |sapr2|key[8]                                                                                                           ; out              ;
; |sapr2|key[7]                                                                                                           ; |sapr2|key[7]                                                                                                           ; out              ;
; |sapr2|key[6]                                                                                                           ; |sapr2|key[6]                                                                                                           ; out              ;
; |sapr2|key[5]                                                                                                           ; |sapr2|key[5]                                                                                                           ; out              ;
; |sapr2|key[4]                                                                                                           ; |sapr2|key[4]                                                                                                           ; out              ;
; |sapr2|key[3]                                                                                                           ; |sapr2|key[3]                                                                                                           ; out              ;
; |sapr2|key[2]                                                                                                           ; |sapr2|key[2]                                                                                                           ; out              ;
; |sapr2|key[0]                                                                                                           ; |sapr2|key[0]                                                                                                           ; out              ;
; |sapr2|inst19                                                                                                           ; |sapr2|inst19                                                                                                           ; out0             ;
; |sapr2|inst18                                                                                                           ; |sapr2|inst18                                                                                                           ; out0             ;
; |sapr2|inst21                                                                                                           ; |sapr2|inst21                                                                                                           ; out0             ;
; |sapr2|inst20                                                                                                           ; |sapr2|inst20                                                                                                           ; out0             ;
; |sapr2|Dout[3]                                                                                                          ; |sapr2|Dout[3]                                                                                                          ; pin_out          ;
; |sapr2|Dout[2]                                                                                                          ; |sapr2|Dout[2]                                                                                                          ; pin_out          ;
; |sapr2|Dout[1]                                                                                                          ; |sapr2|Dout[1]                                                                                                          ; pin_out          ;
; |sapr2|Dout[0]                                                                                                          ; |sapr2|Dout[0]                                                                                                          ; pin_out          ;
; |sapr2|inst5                                                                                                            ; |sapr2|inst5                                                                                                            ; regout           ;
; |sapr2|inst6                                                                                                            ; |sapr2|inst6                                                                                                            ; regout           ;
; |sapr2|inst7                                                                                                            ; |sapr2|inst7                                                                                                            ; regout           ;
; |sapr2|inst8                                                                                                            ; |sapr2|inst8                                                                                                            ; regout           ;
; |sapr2|Xout[8]                                                                                                          ; |sapr2|Xout[8]                                                                                                          ; pin_out          ;
; |sapr2|Xout[7]                                                                                                          ; |sapr2|Xout[7]                                                                                                          ; pin_out          ;
; |sapr2|Xout[6]                                                                                                          ; |sapr2|Xout[6]                                                                                                          ; pin_out          ;
; |sapr2|Xout[5]                                                                                                          ; |sapr2|Xout[5]                                                                                                          ; pin_out          ;
; |sapr2|Xout[4]                                                                                                          ; |sapr2|Xout[4]                                                                                                          ; pin_out          ;
; |sapr2|Xout[3]                                                                                                          ; |sapr2|Xout[3]                                                                                                          ; pin_out          ;
; |sapr2|Xout[2]                                                                                                          ; |sapr2|Xout[2]                                                                                                          ; pin_out          ;
; |sapr2|Xout[0]                                                                                                          ; |sapr2|Xout[0]                                                                                                          ; pin_out          ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual~1                      ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual~1                      ; out0             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_reg_bit1a[3]               ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                          ; regout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_reg_bit1a[2]               ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                          ; regout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_reg_bit1a[1]               ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                          ; regout           ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; out0             ;
; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; |sapr2|lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Mar 16 14:53:13 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sapr2 -c sapr2
Info: Using vector source file "D://LP/4/8/sapr/  / /Lab2/Source code/Altera project1/Altera project/sapr2.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of sapr2.vwf called sapr2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      53.64 %
Info: Number of transitions in simulation is 2088
Info: Vector file sapr2.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 144 megabytes
    Info: Processing ended: Sat Mar 16 14:53:13 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


