// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="DOUBLEUR_U,hls_ip_2020_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.816000,HLS_SYN_LAT=2,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2,HLS_SYN_LUT=38,HLS_VERSION=2020_1}" *)

module DOUBLEUR_U (
        clock,
        reset,
        e_dout,
        e_empty_n,
        e_read,
        s1_din,
        s1_full_n,
        s1_write,
        s2_din,
        s2_full_n,
        s2_write
);


input   clock;
input   reset;
input  [7:0] e_dout;
input   e_empty_n;
output   e_read;
output  [7:0] s1_din;
input   s1_full_n;
output   s1_write;
output  [7:0] s2_din;
input   s2_full_n;
output   s2_write;

wire    grp_DOUBLEUR_U_do_gen_fu_60_e_read;
wire   [7:0] grp_DOUBLEUR_U_do_gen_fu_60_s1_din;
wire    grp_DOUBLEUR_U_do_gen_fu_60_s1_write;
wire   [7:0] grp_DOUBLEUR_U_do_gen_fu_60_s2_din;
wire    grp_DOUBLEUR_U_do_gen_fu_60_s2_write;

DOUBLEUR_U_do_gen grp_DOUBLEUR_U_do_gen_fu_60(
    .ap_clk(clock),
    .ap_rst(reset),
    .e_dout(e_dout),
    .e_empty_n(e_empty_n),
    .e_read(grp_DOUBLEUR_U_do_gen_fu_60_e_read),
    .s1_din(grp_DOUBLEUR_U_do_gen_fu_60_s1_din),
    .s1_full_n(s1_full_n),
    .s1_write(grp_DOUBLEUR_U_do_gen_fu_60_s1_write),
    .s2_din(grp_DOUBLEUR_U_do_gen_fu_60_s2_din),
    .s2_full_n(s2_full_n),
    .s2_write(grp_DOUBLEUR_U_do_gen_fu_60_s2_write)
);

assign e_read = grp_DOUBLEUR_U_do_gen_fu_60_e_read;

assign s1_din = grp_DOUBLEUR_U_do_gen_fu_60_s1_din;

assign s1_write = grp_DOUBLEUR_U_do_gen_fu_60_s1_write;

assign s2_din = grp_DOUBLEUR_U_do_gen_fu_60_s2_din;

assign s2_write = grp_DOUBLEUR_U_do_gen_fu_60_s2_write;

endmodule //DOUBLEUR_U
