<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard VITAL ASIC (Application Specific Integrated Circuit) Modeling Specification</title>
  <title type="main" format="text/plain">IEEE Standard VITAL ASIC (Application Specific Integrated Circuit) Modeling Specification</title>
  <uri type="src">https://ieeexplore.ieee.org/document/954750</uri>
  <docidentifier type="IEEE">IEEE Std 1076.4-2000</docidentifier>
  <docidentifier type="ISBN">978-1-5044-5727-9</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2001.93351</docidentifier>
  <docnumber>1076.4-2000</docnumber>
  <date type="created">
    <on>2001</on>
  </date>
  <date type="published">
    <on>2019-04-12</on>
  </date>
  <date type="issued">
    <on>2000-09-21</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city>New York</city>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">The VITAL (VHDL Initiative Towards ASIC Libraries)ASIC Modeling Specification is defined in this standard.This modeling specification defines a methodology which promotes the development of highly accurate, efficient simulation models for ASIC (Application-Specific Integrated Circuit)components in VHDL.</abstract>
  <copyright>
    <from>2001</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE Standards</keyword>
  <keyword>Integrated circuit modeling</keyword>
  <keyword>Timing</keyword>
  <keyword>Random access memory</keyword>
  <keyword>Application specific integrated circuits</keyword>
  <keyword>Computational modeling</keyword>
  <keyword>ASIC</keyword>
  <keyword>computer</keyword>
  <keyword>computer languages</keyword>
  <keyword>constraints</keyword>
  <keyword>delay calculation</keyword>
  <keyword>HDL</keyword>
  <keyword>modeling</keyword>
  <keyword>SDF</keyword>
  <keyword>timing</keyword>
  <keyword>Verilog</keyword>
  <keyword>VHDL</keyword>
</bibdata>