\begin{tikztimingtable} [xscale=2.0]
	clk & L L 4{C} \\
	cycle[1:0] & 2D{0x0} 2D{0x1} 2D{0x2} \\
	switches[8:0] & 1U 5D{0xdf} \\
	reg1\_addr[2:0] & 1U 5D{0x0} \\
	reg2\_addr[2:0] & 1U 5D{0x1} \\
	wr\_data[7:0] & 1U 5D{0x14} \\
	we & 2D{0x0} 2D{0x1} 2D{0x0} \\
	reg\_1[7:0] & 2U 4D{0x72} \\
	reg\_2[7:0] & 2U 4D{0xb2} \\
	leds[7:0] & 6D{0x0} \\
	mem[7][7:0] & 6D{0xb6} \\
	mem[6][7:0] & 6D{0xb5} \\
	mem[5][7:0] & 6D{0x0} \\
	mem[4][7:0] & 6D{0x8} \\
	mem[3][7:0] & 6D{0x30} \\
	mem[2][7:0] & 6D{0x10} \\
	mem[1][7:0] & 4D{0xb2} 2D{0x14} \\
	mem[0][7:0] & 6D{0x72} \\
\end{tikztimingtable}
