ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"SCCT_Comp_1_SCCMPCLK.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 A9010000 		.text
  20      02006C00 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.SCCT_Comp_1_SCCMPCLK_Start,"ax",%progbits
  24              		.align	2
  25              		.global	SCCT_Comp_1_SCCMPCLK_Start
  26              		.thumb
  27              		.thumb_func
  28              		.type	SCCT_Comp_1_SCCMPCLK_Start, %function
  29              	SCCT_Comp_1_SCCMPCLK_Start:
  30              	.LFB0:
  31              		.file 1 ".\\Generated_Source\\PSoC5\\SCCT_Comp_1_SCCMPCLK.c"
   1:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * File Name: SCCT_Comp_1_SCCMPCLK.c
   3:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Version 2.0
   4:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
   5:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
   8:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  10:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  17:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #include "SCCT_Comp_1_SCCMPCLK.h"
  19:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  20:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 2


  23:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  27:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  29:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  30:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_Start
  32:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  34:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
  35:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  38:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
  39:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
  40:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  41:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
  42:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
  43:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  44:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** void SCCT_Comp_1_SCCMPCLK_Start(void) 
  46:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
  32              		.loc 1 46 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36              		@ link register save eliminated.
  37 0000 80B4     		push	{r7}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 4
  40 0002 00AF     		add	r7, sp, #0
  41              		.cfi_offset 7, -4
  42              	.LCFI1:
  43              		.cfi_def_cfa_register 7
  47:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     SCCT_Comp_1_SCCMPCLK_CLKEN |= SCCT_Comp_1_SCCMPCLK_CLKEN_MASK;
  44              		.loc 1 48 0
  45 0004 44F2A133 		movw	r3, #:lower16:1073759137
  46 0008 C4F20003 		movt	r3, #:upper16:1073759137
  47 000c 44F2A132 		movw	r2, #:lower16:1073759137
  48 0010 C4F20002 		movt	r2, #:upper16:1073759137
  49 0014 1278     		ldrb	r2, [r2, #0]
  50 0016 D2B2     		uxtb	r2, r2
  51 0018 42F00102 		orr	r2, r2, #1
  52 001c D2B2     		uxtb	r2, r2
  53 001e 1A70     		strb	r2, [r3, #0]
  49:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 	SCCT_Comp_1_SCCMPCLK_CLKSTBY |= SCCT_Comp_1_SCCMPCLK_CLKSTBY_MASK;
  54              		.loc 1 49 0
  55 0020 44F2B133 		movw	r3, #:lower16:1073759153
  56 0024 C4F20003 		movt	r3, #:upper16:1073759153
  57 0028 44F2B132 		movw	r2, #:lower16:1073759153
  58 002c C4F20002 		movt	r2, #:upper16:1073759153
  59 0030 1278     		ldrb	r2, [r2, #0]
  60 0032 D2B2     		uxtb	r2, r2
  61 0034 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 3


  62 0038 D2B2     		uxtb	r2, r2
  63 003a 1A70     		strb	r2, [r3, #0]
  50:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
  64              		.loc 1 50 0
  65 003c BD46     		mov	sp, r7
  66 003e 80BC     		pop	{r7}
  67 0040 7047     		bx	lr
  68              		.cfi_endproc
  69              	.LFE0:
  70              		.size	SCCT_Comp_1_SCCMPCLK_Start, .-SCCT_Comp_1_SCCMPCLK_Start
  71 0042 00BF     		.section	.text.SCCT_Comp_1_SCCMPCLK_Stop,"ax",%progbits
  72              		.align	2
  73              		.global	SCCT_Comp_1_SCCMPCLK_Stop
  74              		.thumb
  75              		.thumb_func
  76              		.type	SCCT_Comp_1_SCCMPCLK_Stop, %function
  77              	SCCT_Comp_1_SCCMPCLK_Stop:
  78              	.LFB1:
  51:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  52:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  53:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_Stop
  55:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  57:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
  58:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  64:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
  65:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
  66:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  67:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
  68:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
  69:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  70:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** void SCCT_Comp_1_SCCMPCLK_Stop(void) 
  72:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
  79              		.loc 1 72 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 1, uses_anonymous_args = 0
  83              		@ link register save eliminated.
  84 0000 80B4     		push	{r7}
  85              	.LCFI2:
  86              		.cfi_def_cfa_offset 4
  87 0002 00AF     		add	r7, sp, #0
  88              		.cfi_offset 7, -4
  89              	.LCFI3:
  90              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     SCCT_Comp_1_SCCMPCLK_CLKEN &= (uint8)(~SCCT_Comp_1_SCCMPCLK_CLKEN_MASK);
  91              		.loc 1 74 0
  92 0004 44F2A133 		movw	r3, #:lower16:1073759137
  93 0008 C4F20003 		movt	r3, #:upper16:1073759137
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 4


  94 000c 44F2A132 		movw	r2, #:lower16:1073759137
  95 0010 C4F20002 		movt	r2, #:upper16:1073759137
  96 0014 1278     		ldrb	r2, [r2, #0]
  97 0016 D2B2     		uxtb	r2, r2
  98 0018 02F0FE02 		and	r2, r2, #254
  99 001c 1A70     		strb	r2, [r3, #0]
  75:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 	SCCT_Comp_1_SCCMPCLK_CLKSTBY &= (uint8)(~SCCT_Comp_1_SCCMPCLK_CLKSTBY_MASK);
 100              		.loc 1 75 0
 101 001e 44F2B133 		movw	r3, #:lower16:1073759153
 102 0022 C4F20003 		movt	r3, #:upper16:1073759153
 103 0026 44F2B132 		movw	r2, #:lower16:1073759153
 104 002a C4F20002 		movt	r2, #:upper16:1073759153
 105 002e 1278     		ldrb	r2, [r2, #0]
 106 0030 D2B2     		uxtb	r2, r2
 107 0032 02F0FE02 		and	r2, r2, #254
 108 0036 1A70     		strb	r2, [r3, #0]
  76:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 109              		.loc 1 76 0
 110 0038 BD46     		mov	sp, r7
 111 003a 80BC     		pop	{r7}
 112 003c 7047     		bx	lr
 113              		.cfi_endproc
 114              	.LFE1:
 115              		.size	SCCT_Comp_1_SCCMPCLK_Stop, .-SCCT_Comp_1_SCCMPCLK_Stop
 116 003e 00BF     		.section	.text.SCCT_Comp_1_SCCMPCLK_StopBlock,"ax",%progbits
 117              		.align	2
 118              		.global	SCCT_Comp_1_SCCMPCLK_StopBlock
 119              		.thumb
 120              		.thumb_func
 121              		.type	SCCT_Comp_1_SCCMPCLK_StopBlock, %function
 122              	SCCT_Comp_1_SCCMPCLK_StopBlock:
 123              	.LFB2:
  77:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  78:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  79:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  81:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
  82:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_StopBlock
  84:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  86:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
  87:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  93:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
  94:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
  95:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  96:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
  97:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
  98:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
  99:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** void SCCT_Comp_1_SCCMPCLK_StopBlock(void) 
 101:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 5


 124              		.loc 1 101 0
 125              		.cfi_startproc
 126              		@ args = 0, pretend = 0, frame = 8
 127              		@ frame_needed = 1, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129 0000 80B4     		push	{r7}
 130              	.LCFI4:
 131              		.cfi_def_cfa_offset 4
 132 0002 83B0     		sub	sp, sp, #12
 133              	.LCFI5:
 134              		.cfi_def_cfa_offset 16
 135 0004 00AF     		add	r7, sp, #0
 136              		.cfi_offset 7, -4
 137              	.LCFI6:
 138              		.cfi_def_cfa_register 7
 102:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     if ((SCCT_Comp_1_SCCMPCLK_CLKEN & SCCT_Comp_1_SCCMPCLK_CLKEN_MASK) != 0u)
 139              		.loc 1 102 0
 140 0006 44F2A133 		movw	r3, #:lower16:1073759137
 141 000a C4F20003 		movt	r3, #:upper16:1073759137
 142 000e 1B78     		ldrb	r3, [r3, #0]
 143 0010 DBB2     		uxtb	r3, r3
 144 0012 03F00103 		and	r3, r3, #1
 145 0016 DBB2     		uxtb	r3, r3
 146 0018 002B     		cmp	r3, #0
 147 001a 66D0     		beq	.L8
 148              	.LBB2:
 103:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     {
 104:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 107:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CLK_DIST_LD = 0u;
 149              		.loc 1 107 0
 150 001c 44F20103 		movw	r3, #:lower16:1073758209
 151 0020 C4F20003 		movt	r3, #:upper16:1073758209
 152 0024 4FF00002 		mov	r2, #0
 153 0028 1A70     		strb	r2, [r3, #0]
 108:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 109:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #if defined(SCCT_Comp_1_SCCMPCLK__CFG3)
 111:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CLK_DIST_AMASK = SCCT_Comp_1_SCCMPCLK_CLKEN_MASK;
 154              		.loc 1 111 0
 155 002a 44F21403 		movw	r3, #:lower16:1073758228
 156 002e C4F20003 		movt	r3, #:upper16:1073758228
 157 0032 4FF00102 		mov	r2, #1
 158 0036 1A70     		strb	r2, [r3, #0]
 112:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CLK_DIST_DMASK = 0x00u;
 159              		.loc 1 112 0
 160 0038 44F21003 		movw	r3, #:lower16:1073758224
 161 003c C4F20003 		movt	r3, #:upper16:1073758224
 162 0040 4FF00002 		mov	r2, #0
 163 0044 1A70     		strb	r2, [r3, #0]
 113:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #else
 114:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CLK_DIST_DMASK = SCCT_Comp_1_SCCMPCLK_CLKEN_MASK;
 115:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #endif /* SCCT_Comp_1_SCCMPCLK__CFG3 */
 117:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 118:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         /* Clear mask of bus clock. */
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 6


 119:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 164              		.loc 1 119 0
 165 0046 44F20803 		movw	r3, #:lower16:1073758216
 166 004a C4F20003 		movt	r3, #:upper16:1073758216
 167 004e 44F20802 		movw	r2, #:lower16:1073758216
 168 0052 C4F20002 		movt	r2, #:upper16:1073758216
 169 0056 1278     		ldrb	r2, [r2, #0]
 170 0058 D2B2     		uxtb	r2, r2
 171 005a 02F07F02 		and	r2, r2, #127
 172 005e 1A70     		strb	r2, [r3, #0]
 120:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 121:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         oldDivider = CY_GET_REG16(SCCT_Comp_1_SCCMPCLK_DIV_PTR);
 173              		.loc 1 121 0
 174 0060 44F20013 		movw	r3, #:lower16:1073758464
 175 0064 C4F20003 		movt	r3, #:upper16:1073758464
 176 0068 1B88     		ldrh	r3, [r3, #0]	@ movhi
 177 006a FB80     		strh	r3, [r7, #6]	@ movhi
 122:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 178              		.loc 1 122 0
 179 006c 44F20203 		movw	r3, #:lower16:1073758210
 180 0070 C4F20003 		movt	r3, #:upper16:1073758210
 181 0074 FA88     		ldrh	r2, [r7, #6]	@ movhi
 182 0076 1A80     		strh	r2, [r3, #0]	@ movhi
 123:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 183              		.loc 1 123 0
 184 0078 44F20103 		movw	r3, #:lower16:1073758209
 185 007c C4F20003 		movt	r3, #:upper16:1073758209
 186 0080 4FF00702 		mov	r2, #7
 187 0084 1A70     		strb	r2, [r3, #0]
 188              	.L7:
 124:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 125:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 189              		.loc 1 126 0
 190 0086 44F20103 		movw	r3, #:lower16:1073758209
 191 008a C4F20003 		movt	r3, #:upper16:1073758209
 192 008e 1B78     		ldrb	r3, [r3, #0]
 193 0090 DBB2     		uxtb	r3, r3
 194 0092 03F00103 		and	r3, r3, #1
 195 0096 DBB2     		uxtb	r3, r3
 196 0098 002B     		cmp	r3, #0
 197 009a F4D1     		bne	.L7
 127:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 129:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         SCCT_Comp_1_SCCMPCLK_CLKEN &= (uint8)(~SCCT_Comp_1_SCCMPCLK_CLKEN_MASK);
 198              		.loc 1 130 0
 199 009c 44F2A133 		movw	r3, #:lower16:1073759137
 200 00a0 C4F20003 		movt	r3, #:upper16:1073759137
 201 00a4 44F2A132 		movw	r2, #:lower16:1073759137
 202 00a8 C4F20002 		movt	r2, #:upper16:1073759137
 203 00ac 1278     		ldrb	r2, [r2, #0]
 204 00ae D2B2     		uxtb	r2, r2
 205 00b0 02F0FE02 		and	r2, r2, #254
 206 00b4 1A70     		strb	r2, [r3, #0]
 131:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         SCCT_Comp_1_SCCMPCLK_CLKSTBY &= (uint8)(~SCCT_Comp_1_SCCMPCLK_CLKSTBY_MASK);
 207              		.loc 1 131 0
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 7


 208 00b6 44F2B133 		movw	r3, #:lower16:1073759153
 209 00ba C4F20003 		movt	r3, #:upper16:1073759153
 210 00be 44F2B132 		movw	r2, #:lower16:1073759153
 211 00c2 C4F20002 		movt	r2, #:upper16:1073759153
 212 00c6 1278     		ldrb	r2, [r2, #0]
 213 00c8 D2B2     		uxtb	r2, r2
 214 00ca 02F0FE02 		and	r2, r2, #254
 215 00ce 1A70     		strb	r2, [r3, #0]
 132:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 133:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CLK_DIST_LD = 0x00u;
 216              		.loc 1 135 0
 217 00d0 44F20103 		movw	r3, #:lower16:1073758209
 218 00d4 C4F20003 		movt	r3, #:upper16:1073758209
 219 00d8 4FF00002 		mov	r2, #0
 220 00dc 1A70     		strb	r2, [r3, #0]
 136:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         CY_SET_REG16(SCCT_Comp_1_SCCMPCLK_DIV_PTR, oldDivider);
 221              		.loc 1 136 0
 222 00de 44F20013 		movw	r3, #:lower16:1073758464
 223 00e2 C4F20003 		movt	r3, #:upper16:1073758464
 224 00e6 FA88     		ldrh	r2, [r7, #6]	@ movhi
 225 00e8 1A80     		strh	r2, [r3, #0]	@ movhi
 226              	.L8:
 227              	.LBE2:
 137:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     }
 139:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 228              		.loc 1 139 0
 229 00ea 07F10C07 		add	r7, r7, #12
 230 00ee BD46     		mov	sp, r7
 231 00f0 80BC     		pop	{r7}
 232 00f2 7047     		bx	lr
 233              		.cfi_endproc
 234              	.LFE2:
 235              		.size	SCCT_Comp_1_SCCMPCLK_StopBlock, .-SCCT_Comp_1_SCCMPCLK_StopBlock
 236              		.section	.text.SCCT_Comp_1_SCCMPCLK_StandbyPower,"ax",%progbits
 237              		.align	2
 238              		.global	SCCT_Comp_1_SCCMPCLK_StandbyPower
 239              		.thumb
 240              		.thumb_func
 241              		.type	SCCT_Comp_1_SCCMPCLK_StandbyPower, %function
 242              	SCCT_Comp_1_SCCMPCLK_StandbyPower:
 243              	.LFB3:
 140:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 142:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 143:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_StandbyPower
 145:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 147:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 148:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 150:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
 151:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 8


 153:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
 154:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 155:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 156:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** void SCCT_Comp_1_SCCMPCLK_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 244              		.loc 1 158 0
 245              		.cfi_startproc
 246              		@ args = 0, pretend = 0, frame = 8
 247              		@ frame_needed = 1, uses_anonymous_args = 0
 248              		@ link register save eliminated.
 249 0000 80B4     		push	{r7}
 250              	.LCFI7:
 251              		.cfi_def_cfa_offset 4
 252 0002 83B0     		sub	sp, sp, #12
 253              	.LCFI8:
 254              		.cfi_def_cfa_offset 16
 255 0004 00AF     		add	r7, sp, #0
 256              		.cfi_offset 7, -4
 257              	.LCFI9:
 258              		.cfi_def_cfa_register 7
 259 0006 0346     		mov	r3, r0
 260 0008 FB71     		strb	r3, [r7, #7]
 159:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     if(state == 0u)
 261              		.loc 1 159 0
 262 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 263 000c 002B     		cmp	r3, #0
 264 000e 0DD1     		bne	.L10
 160:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     {
 161:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         SCCT_Comp_1_SCCMPCLK_CLKSTBY &= (uint8)(~SCCT_Comp_1_SCCMPCLK_CLKSTBY_MASK);
 265              		.loc 1 161 0
 266 0010 44F2B133 		movw	r3, #:lower16:1073759153
 267 0014 C4F20003 		movt	r3, #:upper16:1073759153
 268 0018 44F2B132 		movw	r2, #:lower16:1073759153
 269 001c C4F20002 		movt	r2, #:upper16:1073759153
 270 0020 1278     		ldrb	r2, [r2, #0]
 271 0022 D2B2     		uxtb	r2, r2
 272 0024 02F0FE02 		and	r2, r2, #254
 273 0028 1A70     		strb	r2, [r3, #0]
 274 002a 0DE0     		b	.L12
 275              	.L10:
 162:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     }
 163:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     else
 164:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     {
 165:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         SCCT_Comp_1_SCCMPCLK_CLKSTBY |= SCCT_Comp_1_SCCMPCLK_CLKSTBY_MASK;
 276              		.loc 1 165 0
 277 002c 44F2B133 		movw	r3, #:lower16:1073759153
 278 0030 C4F20003 		movt	r3, #:upper16:1073759153
 279 0034 44F2B132 		movw	r2, #:lower16:1073759153
 280 0038 C4F20002 		movt	r2, #:upper16:1073759153
 281 003c 1278     		ldrb	r2, [r2, #0]
 282 003e D2B2     		uxtb	r2, r2
 283 0040 42F00102 		orr	r2, r2, #1
 284 0044 D2B2     		uxtb	r2, r2
 285 0046 1A70     		strb	r2, [r3, #0]
 286              	.L12:
 166:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     }
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 9


 167:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 287              		.loc 1 167 0
 288 0048 07F10C07 		add	r7, r7, #12
 289 004c BD46     		mov	sp, r7
 290 004e 80BC     		pop	{r7}
 291 0050 7047     		bx	lr
 292              		.cfi_endproc
 293              	.LFE3:
 294              		.size	SCCT_Comp_1_SCCMPCLK_StandbyPower, .-SCCT_Comp_1_SCCMPCLK_StandbyPower
 295 0052 00BF     		.section	.text.SCCT_Comp_1_SCCMPCLK_SetDividerRegister,"ax",%progbits
 296              		.align	2
 297              		.global	SCCT_Comp_1_SCCMPCLK_SetDividerRegister
 298              		.thumb
 299              		.thumb_func
 300              		.type	SCCT_Comp_1_SCCMPCLK_SetDividerRegister, %function
 301              	SCCT_Comp_1_SCCMPCLK_SetDividerRegister:
 302              	.LFB4:
 168:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 169:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 170:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_SetDividerRegister
 172:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 174:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 175:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 180:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
 181:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   cycle.
 188:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 189:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
 190:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 191:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 192:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** void SCCT_Comp_1_SCCMPCLK_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                                 
 195:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 303              		.loc 1 195 0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 16
 306              		@ frame_needed = 1, uses_anonymous_args = 0
 307 0000 80B5     		push	{r7, lr}
 308              	.LCFI10:
 309              		.cfi_def_cfa_offset 8
 310 0002 84B0     		sub	sp, sp, #16
 311              	.LCFI11:
 312              		.cfi_def_cfa_offset 24
 313 0004 00AF     		add	r7, sp, #0
 314              		.cfi_offset 14, -4
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 10


 315              		.cfi_offset 7, -8
 316              	.LCFI12:
 317              		.cfi_def_cfa_register 7
 318 0006 0246     		mov	r2, r0
 319 0008 0B46     		mov	r3, r1
 320 000a FA80     		strh	r2, [r7, #6]	@ movhi
 321 000c 7B71     		strb	r3, [r7, #5]
 196:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 198:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     uint8 currSrc = SCCT_Comp_1_SCCMPCLK_GetSourceRegister();
 322              		.loc 1 198 0
 323 000e FFF7FEFF 		bl	SCCT_Comp_1_SCCMPCLK_GetSourceRegister
 324 0012 0346     		mov	r3, r0
 325 0014 7B73     		strb	r3, [r7, #13]
 199:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     uint16 oldDivider = SCCT_Comp_1_SCCMPCLK_GetDividerRegister();
 326              		.loc 1 199 0
 327 0016 FFF7FEFF 		bl	SCCT_Comp_1_SCCMPCLK_GetDividerRegister
 328 001a 0346     		mov	r3, r0
 329 001c FB81     		strh	r3, [r7, #14]	@ movhi
 200:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 201:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     if (clkDivider != oldDivider)
 330              		.loc 1 201 0
 331 001e FA88     		ldrh	r2, [r7, #6]
 332 0020 FB89     		ldrh	r3, [r7, #14]
 333 0022 9A42     		cmp	r2, r3
 334 0024 00F0DB80 		beq	.L26
 202:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     {
 203:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         enabled = SCCT_Comp_1_SCCMPCLK_CLKEN & SCCT_Comp_1_SCCMPCLK_CLKEN_MASK;
 335              		.loc 1 203 0
 336 0028 44F2A133 		movw	r3, #:lower16:1073759137
 337 002c C4F20003 		movt	r3, #:upper16:1073759137
 338 0030 1B78     		ldrb	r3, [r3, #0]
 339 0032 DBB2     		uxtb	r3, r3
 340 0034 03F00103 		and	r3, r3, #1
 341 0038 3B73     		strb	r3, [r7, #12]
 204:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 205:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 342              		.loc 1 205 0
 343 003a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 344 003c 002B     		cmp	r3, #0
 345 003e 31D1     		bne	.L15
 346 0040 FB89     		ldrh	r3, [r7, #14]
 347 0042 002B     		cmp	r3, #0
 348 0044 02D0     		beq	.L16
 349 0046 FB88     		ldrh	r3, [r7, #6]
 350 0048 002B     		cmp	r3, #0
 351 004a 2BD1     		bne	.L15
 352              	.L16:
 206:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         {
 207:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             if (oldDivider == 0u)
 353              		.loc 1 208 0
 354 004c FB89     		ldrh	r3, [r7, #14]
 355 004e 002B     		cmp	r3, #0
 356 0050 13D1     		bne	.L17
 209:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             {
 210:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 11


 211:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CY_SET_REG16(SCCT_Comp_1_SCCMPCLK_DIV_PTR, clkDivider);
 357              		.loc 1 213 0
 358 0052 44F20013 		movw	r3, #:lower16:1073758464
 359 0056 C4F20003 		movt	r3, #:upper16:1073758464
 360 005a FA88     		ldrh	r2, [r7, #6]	@ movhi
 361 005c 1A80     		strh	r2, [r3, #0]	@ movhi
 214:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 SCCT_Comp_1_SCCMPCLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 362              		.loc 1 214 0
 363 005e 44F20213 		movw	r3, #:lower16:1073758466
 364 0062 C4F20003 		movt	r3, #:upper16:1073758466
 365 0066 44F20212 		movw	r2, #:lower16:1073758466
 366 006a C4F20002 		movt	r2, #:upper16:1073758466
 367 006e 1278     		ldrb	r2, [r2, #0]
 368 0070 D2B2     		uxtb	r2, r2
 369 0072 02F0BF02 		and	r2, r2, #191
 370 0076 1A70     		strb	r2, [r3, #0]
 371              		.loc 1 205 0
 372 0078 B1E0     		b	.L26
 373              	.L17:
 215:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             }
 216:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             else
 217:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             {
 218:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 SCCT_Comp_1_SCCMPCLK_MOD_SRC |= CYCLK_SSS;
 374              		.loc 1 220 0
 375 007a 44F20213 		movw	r3, #:lower16:1073758466
 376 007e C4F20003 		movt	r3, #:upper16:1073758466
 377 0082 44F20212 		movw	r2, #:lower16:1073758466
 378 0086 C4F20002 		movt	r2, #:upper16:1073758466
 379 008a 1278     		ldrb	r2, [r2, #0]
 380 008c D2B2     		uxtb	r2, r2
 381 008e 42F04002 		orr	r2, r2, #64
 382 0092 D2B2     		uxtb	r2, r2
 383 0094 1A70     		strb	r2, [r3, #0]
 221:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CY_SET_REG16(SCCT_Comp_1_SCCMPCLK_DIV_PTR, clkDivider);
 384              		.loc 1 221 0
 385 0096 44F20013 		movw	r3, #:lower16:1073758464
 386 009a C4F20003 		movt	r3, #:upper16:1073758464
 387 009e FA88     		ldrh	r2, [r7, #6]	@ movhi
 388 00a0 1A80     		strh	r2, [r3, #0]	@ movhi
 389              		.loc 1 205 0
 390 00a2 9CE0     		b	.L26
 391              	.L15:
 222:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             }
 223:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         }
 224:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         else
 225:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         {
 226:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 			
 227:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             if (enabled != 0u)
 392              		.loc 1 227 0
 393 00a4 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 394 00a6 002B     		cmp	r3, #0
 395 00a8 5AD0     		beq	.L19
 228:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             {
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 12


 229:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CLK_DIST_LD = 0x00u;
 396              		.loc 1 229 0
 397 00aa 44F20103 		movw	r3, #:lower16:1073758209
 398 00ae C4F20003 		movt	r3, #:upper16:1073758209
 399 00b2 4FF00002 		mov	r2, #0
 400 00b6 1A70     		strb	r2, [r3, #0]
 230:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 231:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #if defined(SCCT_Comp_1_SCCMPCLK__CFG3)
 233:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CLK_DIST_AMASK = SCCT_Comp_1_SCCMPCLK_CLKEN_MASK;
 401              		.loc 1 233 0
 402 00b8 44F21403 		movw	r3, #:lower16:1073758228
 403 00bc C4F20003 		movt	r3, #:upper16:1073758228
 404 00c0 4FF00102 		mov	r2, #1
 405 00c4 1A70     		strb	r2, [r3, #0]
 234:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CLK_DIST_DMASK = 0x00u;
 406              		.loc 1 234 0
 407 00c6 44F21003 		movw	r3, #:lower16:1073758224
 408 00ca C4F20003 		movt	r3, #:upper16:1073758224
 409 00ce 4FF00002 		mov	r2, #0
 410 00d2 1A70     		strb	r2, [r3, #0]
 235:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #else
 236:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CLK_DIST_DMASK = SCCT_Comp_1_SCCMPCLK_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #endif /* SCCT_Comp_1_SCCMPCLK__CFG3 */
 239:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 411              		.loc 1 240 0
 412 00d4 44F20803 		movw	r3, #:lower16:1073758216
 413 00d8 C4F20003 		movt	r3, #:upper16:1073758216
 414 00dc 44F20802 		movw	r2, #:lower16:1073758216
 415 00e0 C4F20002 		movt	r2, #:upper16:1073758216
 416 00e4 1278     		ldrb	r2, [r2, #0]
 417 00e6 D2B2     		uxtb	r2, r2
 418 00e8 02F07F02 		and	r2, r2, #127
 419 00ec 1A70     		strb	r2, [r3, #0]
 241:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 242:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 if (((SCCT_Comp_1_SCCMPCLK_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 420              		.loc 1 243 0
 421 00ee 44F20213 		movw	r3, #:lower16:1073758466
 422 00f2 C4F20003 		movt	r3, #:upper16:1073758466
 423 00f6 1B78     		ldrb	r3, [r3, #0]
 424 00f8 DBB2     		uxtb	r3, r3
 425 00fa 03F00803 		and	r3, r3, #8
 426 00fe 002B     		cmp	r3, #0
 427 0100 02D0     		beq	.L20
 428 0102 FB88     		ldrh	r3, [r7, #6]
 429 0104 002B     		cmp	r3, #0
 430 0106 2BD1     		bne	.L19
 431              	.L20:
 244:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 {
 245:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 432              		.loc 1 246 0
 433 0108 44F20203 		movw	r3, #:lower16:1073758210
 434 010c C4F20003 		movt	r3, #:upper16:1073758210
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 13


 435 0110 FA89     		ldrh	r2, [r7, #14]	@ movhi
 436 0112 1A80     		strh	r2, [r3, #0]	@ movhi
 247:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 437              		.loc 1 247 0
 438 0114 44F20103 		movw	r3, #:lower16:1073758209
 439 0118 C4F20003 		movt	r3, #:upper16:1073758209
 440 011c 4FF00702 		mov	r2, #7
 441 0120 1A70     		strb	r2, [r3, #0]
 442              	.L21:
 248:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 249:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 443              		.loc 1 250 0
 444 0122 44F20103 		movw	r3, #:lower16:1073758209
 445 0126 C4F20003 		movt	r3, #:upper16:1073758209
 446 012a 1B78     		ldrb	r3, [r3, #0]
 447 012c DBB2     		uxtb	r3, r3
 448 012e 03F00103 		and	r3, r3, #1
 449 0132 DBB2     		uxtb	r3, r3
 450 0134 002B     		cmp	r3, #0
 451 0136 F4D1     		bne	.L21
 251:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 253:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                     SCCT_Comp_1_SCCMPCLK_CLKEN &= (uint8)(~SCCT_Comp_1_SCCMPCLK_CLKEN_MASK);
 452              		.loc 1 253 0
 453 0138 44F2A133 		movw	r3, #:lower16:1073759137
 454 013c C4F20003 		movt	r3, #:upper16:1073759137
 455 0140 44F2A132 		movw	r2, #:lower16:1073759137
 456 0144 C4F20002 		movt	r2, #:upper16:1073759137
 457 0148 1278     		ldrb	r2, [r2, #0]
 458 014a D2B2     		uxtb	r2, r2
 459 014c 02F0FE02 		and	r2, r2, #254
 460 0150 1A70     		strb	r2, [r3, #0]
 254:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 255:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                     CLK_DIST_LD = 0x00u;
 461              		.loc 1 257 0
 462 0152 44F20103 		movw	r3, #:lower16:1073758209
 463 0156 C4F20003 		movt	r3, #:upper16:1073758209
 464 015a 4FF00002 		mov	r2, #0
 465 015e 1A70     		strb	r2, [r3, #0]
 466              	.L19:
 258:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 }
 260:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             }
 261:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 262:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             if ((SCCT_Comp_1_SCCMPCLK_CLKEN & SCCT_Comp_1_SCCMPCLK_CLKEN_MASK) != 0u)
 467              		.loc 1 263 0
 468 0160 44F2A133 		movw	r3, #:lower16:1073759137
 469 0164 C4F20003 		movt	r3, #:upper16:1073759137
 470 0168 1B78     		ldrb	r3, [r3, #0]
 471 016a DBB2     		uxtb	r3, r3
 472 016c 03F00103 		and	r3, r3, #1
 473 0170 DBB2     		uxtb	r3, r3
 474 0172 002B     		cmp	r3, #0
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 14


 475 0174 1ED0     		beq	.L22
 264:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             {
 265:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 476              		.loc 1 266 0
 477 0176 44F20203 		movw	r3, #:lower16:1073758210
 478 017a C4F20003 		movt	r3, #:upper16:1073758210
 479 017e FA88     		ldrh	r2, [r7, #6]	@ movhi
 480 0180 1A80     		strh	r2, [r3, #0]	@ movhi
 267:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 268:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 481              		.loc 1 268 0
 482 0182 44F20103 		movw	r3, #:lower16:1073758209
 483 0186 C4F20003 		movt	r3, #:upper16:1073758209
 484 018a 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 485 018c 002A     		cmp	r2, #0
 486 018e 02D0     		beq	.L23
 487 0190 4FF00302 		mov	r2, #3
 488 0194 01E0     		b	.L24
 489              	.L23:
 490 0196 4FF00102 		mov	r2, #1
 491              	.L24:
 492 019a 1A70     		strb	r2, [r3, #0]
 493              	.L25:
 269:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 494              		.loc 1 269 0
 495 019c 44F20103 		movw	r3, #:lower16:1073758209
 496 01a0 C4F20003 		movt	r3, #:upper16:1073758209
 497 01a4 1B78     		ldrb	r3, [r3, #0]
 498 01a6 DBB2     		uxtb	r3, r3
 499 01a8 03F00103 		and	r3, r3, #1
 500 01ac DBB2     		uxtb	r3, r3
 501 01ae 002B     		cmp	r3, #0
 502 01b0 F4D1     		bne	.L25
 503 01b2 14E0     		b	.L26
 504              	.L22:
 270:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             }
 271:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             else
 272:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             {
 273:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****                 CY_SET_REG16(SCCT_Comp_1_SCCMPCLK_DIV_PTR, clkDivider);
 505              		.loc 1 274 0
 506 01b4 44F20013 		movw	r3, #:lower16:1073758464
 507 01b8 C4F20003 		movt	r3, #:upper16:1073758464
 508 01bc FA88     		ldrh	r2, [r7, #6]	@ movhi
 509 01be 1A80     		strh	r2, [r3, #0]	@ movhi
 275:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 				SCCT_Comp_1_SCCMPCLK_CLKEN |= enabled;
 510              		.loc 1 275 0
 511 01c0 44F2A133 		movw	r3, #:lower16:1073759137
 512 01c4 C4F20003 		movt	r3, #:upper16:1073759137
 513 01c8 44F2A132 		movw	r2, #:lower16:1073759137
 514 01cc C4F20002 		movt	r2, #:upper16:1073759137
 515 01d0 1278     		ldrb	r2, [r2, #0]
 516 01d2 D1B2     		uxtb	r1, r2
 517 01d4 3A7B     		ldrb	r2, [r7, #12]
 518 01d6 41EA0202 		orr	r2, r1, r2
 519 01da D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 15


 520 01dc 1A70     		strb	r2, [r3, #0]
 521              	.L26:
 276:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             }
 277:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         }
 278:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     }
 279:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 522              		.loc 1 279 0
 523 01de 07F11007 		add	r7, r7, #16
 524 01e2 BD46     		mov	sp, r7
 525 01e4 80BD     		pop	{r7, pc}
 526              		.cfi_endproc
 527              	.LFE4:
 528              		.size	SCCT_Comp_1_SCCMPCLK_SetDividerRegister, .-SCCT_Comp_1_SCCMPCLK_SetDividerRegister
 529 01e6 00BF     		.section	.text.SCCT_Comp_1_SCCMPCLK_GetDividerRegister,"ax",%progbits
 530              		.align	2
 531              		.global	SCCT_Comp_1_SCCMPCLK_GetDividerRegister
 532              		.thumb
 533              		.thumb_func
 534              		.type	SCCT_Comp_1_SCCMPCLK_GetDividerRegister, %function
 535              	SCCT_Comp_1_SCCMPCLK_GetDividerRegister:
 536              	.LFB5:
 280:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 281:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 282:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_GetDividerRegister
 284:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 286:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 287:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 289:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
 290:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 291:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 292:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
 293:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 296:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** uint16 SCCT_Comp_1_SCCMPCLK_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 537              		.loc 1 298 0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 0
 540              		@ frame_needed = 1, uses_anonymous_args = 0
 541              		@ link register save eliminated.
 542 0000 80B4     		push	{r7}
 543              	.LCFI13:
 544              		.cfi_def_cfa_offset 4
 545 0002 00AF     		add	r7, sp, #0
 546              		.cfi_offset 7, -4
 547              	.LCFI14:
 548              		.cfi_def_cfa_register 7
 299:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     return CY_GET_REG16(SCCT_Comp_1_SCCMPCLK_DIV_PTR);
 549              		.loc 1 299 0
 550 0004 44F20013 		movw	r3, #:lower16:1073758464
 551 0008 C4F20003 		movt	r3, #:upper16:1073758464
 552 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 16


 553 000e 9BB2     		uxth	r3, r3
 300:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 554              		.loc 1 300 0
 555 0010 1846     		mov	r0, r3
 556 0012 BD46     		mov	sp, r7
 557 0014 80BC     		pop	{r7}
 558 0016 7047     		bx	lr
 559              		.cfi_endproc
 560              	.LFE5:
 561              		.size	SCCT_Comp_1_SCCMPCLK_GetDividerRegister, .-SCCT_Comp_1_SCCMPCLK_GetDividerRegister
 562              		.section	.text.SCCT_Comp_1_SCCMPCLK_SetModeRegister,"ax",%progbits
 563              		.align	2
 564              		.global	SCCT_Comp_1_SCCMPCLK_SetModeRegister
 565              		.thumb
 566              		.thumb_func
 567              		.type	SCCT_Comp_1_SCCMPCLK_SetModeRegister, %function
 568              	SCCT_Comp_1_SCCMPCLK_SetModeRegister:
 569              	.LFB6:
 301:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 302:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 303:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_SetModeRegister
 305:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 307:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 308:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 313:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
 314:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 value.
 319:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 328:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
 329:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 330:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 331:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** void SCCT_Comp_1_SCCMPCLK_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 570              		.loc 1 333 0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 8
 573              		@ frame_needed = 1, uses_anonymous_args = 0
 574              		@ link register save eliminated.
 575 0000 80B4     		push	{r7}
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 17


 576              	.LCFI15:
 577              		.cfi_def_cfa_offset 4
 578 0002 83B0     		sub	sp, sp, #12
 579              	.LCFI16:
 580              		.cfi_def_cfa_offset 16
 581 0004 00AF     		add	r7, sp, #0
 582              		.cfi_offset 7, -4
 583              	.LCFI17:
 584              		.cfi_def_cfa_register 7
 585 0006 0346     		mov	r3, r0
 586 0008 FB71     		strb	r3, [r7, #7]
 334:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     SCCT_Comp_1_SCCMPCLK_MOD_SRC |= modeBitMask & (uint8)SCCT_Comp_1_SCCMPCLK_MODE_MASK;
 587              		.loc 1 334 0
 588 000a 44F20213 		movw	r3, #:lower16:1073758466
 589 000e C4F20003 		movt	r3, #:upper16:1073758466
 590 0012 44F20212 		movw	r2, #:lower16:1073758466
 591 0016 C4F20002 		movt	r2, #:upper16:1073758466
 592 001a 1278     		ldrb	r2, [r2, #0]
 593 001c D2B2     		uxtb	r2, r2
 594 001e 1146     		mov	r1, r2
 595 0020 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 596 0022 D2B2     		uxtb	r2, r2
 597 0024 02F0F802 		and	r2, r2, #248
 598 0028 41EA0202 		orr	r2, r1, r2
 599 002c D2B2     		uxtb	r2, r2
 600 002e D2B2     		uxtb	r2, r2
 601 0030 1A70     		strb	r2, [r3, #0]
 335:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 602              		.loc 1 335 0
 603 0032 07F10C07 		add	r7, r7, #12
 604 0036 BD46     		mov	sp, r7
 605 0038 80BC     		pop	{r7}
 606 003a 7047     		bx	lr
 607              		.cfi_endproc
 608              	.LFE6:
 609              		.size	SCCT_Comp_1_SCCMPCLK_SetModeRegister, .-SCCT_Comp_1_SCCMPCLK_SetModeRegister
 610              		.section	.text.SCCT_Comp_1_SCCMPCLK_ClearModeRegister,"ax",%progbits
 611              		.align	2
 612              		.global	SCCT_Comp_1_SCCMPCLK_ClearModeRegister
 613              		.thumb
 614              		.thumb_func
 615              		.type	SCCT_Comp_1_SCCMPCLK_ClearModeRegister, %function
 616              	SCCT_Comp_1_SCCMPCLK_ClearModeRegister:
 617              	.LFB7:
 336:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 337:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 338:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_ClearModeRegister
 340:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 342:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 343:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 348:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 18


 349:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 value.
 354:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 363:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 365:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 366:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** void SCCT_Comp_1_SCCMPCLK_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 618              		.loc 1 368 0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 8
 621              		@ frame_needed = 1, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 623 0000 80B4     		push	{r7}
 624              	.LCFI18:
 625              		.cfi_def_cfa_offset 4
 626 0002 83B0     		sub	sp, sp, #12
 627              	.LCFI19:
 628              		.cfi_def_cfa_offset 16
 629 0004 00AF     		add	r7, sp, #0
 630              		.cfi_offset 7, -4
 631              	.LCFI20:
 632              		.cfi_def_cfa_register 7
 633 0006 0346     		mov	r3, r0
 634 0008 FB71     		strb	r3, [r7, #7]
 369:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     SCCT_Comp_1_SCCMPCLK_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(SCCT_Comp_1_SCCMPCLK_M
 635              		.loc 1 369 0
 636 000a 44F20213 		movw	r3, #:lower16:1073758466
 637 000e C4F20003 		movt	r3, #:upper16:1073758466
 638 0012 44F20212 		movw	r2, #:lower16:1073758466
 639 0016 C4F20002 		movt	r2, #:upper16:1073758466
 640 001a 1278     		ldrb	r2, [r2, #0]
 641 001c D1B2     		uxtb	r1, r2
 642 001e FA79     		ldrb	r2, [r7, #7]
 643 0020 6FEA0202 		mvn	r2, r2
 644 0024 D2B2     		uxtb	r2, r2
 645 0026 42F00702 		orr	r2, r2, #7
 646 002a D2B2     		uxtb	r2, r2
 647 002c 01EA0202 		and	r2, r1, r2
 648 0030 D2B2     		uxtb	r2, r2
 649 0032 1A70     		strb	r2, [r3, #0]
 370:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 650              		.loc 1 370 0
 651 0034 07F10C07 		add	r7, r7, #12
 652 0038 BD46     		mov	sp, r7
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 19


 653 003a 80BC     		pop	{r7}
 654 003c 7047     		bx	lr
 655              		.cfi_endproc
 656              	.LFE7:
 657              		.size	SCCT_Comp_1_SCCMPCLK_ClearModeRegister, .-SCCT_Comp_1_SCCMPCLK_ClearModeRegister
 658 003e 00BF     		.section	.text.SCCT_Comp_1_SCCMPCLK_GetModeRegister,"ax",%progbits
 659              		.align	2
 660              		.global	SCCT_Comp_1_SCCMPCLK_GetModeRegister
 661              		.thumb
 662              		.thumb_func
 663              		.type	SCCT_Comp_1_SCCMPCLK_GetModeRegister, %function
 664              	SCCT_Comp_1_SCCMPCLK_GetModeRegister:
 665              	.LFB8:
 371:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 372:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 373:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_GetModeRegister
 375:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 377:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 380:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
 381:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 382:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 383:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
 384:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 387:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** uint8 SCCT_Comp_1_SCCMPCLK_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 666              		.loc 1 389 0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 1, uses_anonymous_args = 0
 670              		@ link register save eliminated.
 671 0000 80B4     		push	{r7}
 672              	.LCFI21:
 673              		.cfi_def_cfa_offset 4
 674 0002 00AF     		add	r7, sp, #0
 675              		.cfi_offset 7, -4
 676              	.LCFI22:
 677              		.cfi_def_cfa_register 7
 390:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     return SCCT_Comp_1_SCCMPCLK_MOD_SRC & (uint8)(SCCT_Comp_1_SCCMPCLK_MODE_MASK);
 678              		.loc 1 390 0
 679 0004 44F20213 		movw	r3, #:lower16:1073758466
 680 0008 C4F20003 		movt	r3, #:upper16:1073758466
 681 000c 1B78     		ldrb	r3, [r3, #0]
 682 000e DBB2     		uxtb	r3, r3
 683 0010 03F0F803 		and	r3, r3, #248
 391:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 684              		.loc 1 391 0
 685 0014 1846     		mov	r0, r3
 686 0016 BD46     		mov	sp, r7
 687 0018 80BC     		pop	{r7}
 688 001a 7047     		bx	lr
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 20


 689              		.cfi_endproc
 690              	.LFE8:
 691              		.size	SCCT_Comp_1_SCCMPCLK_GetModeRegister, .-SCCT_Comp_1_SCCMPCLK_GetModeRegister
 692              		.section	.text.SCCT_Comp_1_SCCMPCLK_SetSourceRegister,"ax",%progbits
 693              		.align	2
 694              		.global	SCCT_Comp_1_SCCMPCLK_SetSourceRegister
 695              		.thumb
 696              		.thumb_func
 697              		.type	SCCT_Comp_1_SCCMPCLK_SetSourceRegister, %function
 698              	SCCT_Comp_1_SCCMPCLK_SetSourceRegister:
 699              	.LFB9:
 392:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 393:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 394:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_SetSourceRegister
 396:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 398:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 399:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 402:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
 403:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 415:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
 416:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 417:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 418:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** void SCCT_Comp_1_SCCMPCLK_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 700              		.loc 1 420 0
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 16
 703              		@ frame_needed = 1, uses_anonymous_args = 0
 704 0000 80B5     		push	{r7, lr}
 705              	.LCFI23:
 706              		.cfi_def_cfa_offset 8
 707 0002 84B0     		sub	sp, sp, #16
 708              	.LCFI24:
 709              		.cfi_def_cfa_offset 24
 710 0004 00AF     		add	r7, sp, #0
 711              		.cfi_offset 14, -4
 712              		.cfi_offset 7, -8
 713              	.LCFI25:
 714              		.cfi_def_cfa_register 7
 715 0006 0346     		mov	r3, r0
 716 0008 FB71     		strb	r3, [r7, #7]
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 21


 421:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     uint16 currDiv = SCCT_Comp_1_SCCMPCLK_GetDividerRegister();
 717              		.loc 1 421 0
 718 000a FFF7FEFF 		bl	SCCT_Comp_1_SCCMPCLK_GetDividerRegister
 719 000e 0346     		mov	r3, r0
 720 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 422:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     uint8 oldSrc = SCCT_Comp_1_SCCMPCLK_GetSourceRegister();
 721              		.loc 1 422 0
 722 0012 FFF7FEFF 		bl	SCCT_Comp_1_SCCMPCLK_GetSourceRegister
 723 0016 0346     		mov	r3, r0
 724 0018 FB73     		strb	r3, [r7, #15]
 423:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 424:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 725              		.loc 1 424 0
 726 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 727 001c 002B     		cmp	r3, #0
 728 001e 29D0     		beq	.L36
 729 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 730 0022 002B     		cmp	r3, #0
 731 0024 26D1     		bne	.L36
 732 0026 BB89     		ldrh	r3, [r7, #12]
 733 0028 002B     		cmp	r3, #0
 734 002a 23D1     		bne	.L36
 425:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     {
 427:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         SCCT_Comp_1_SCCMPCLK_MOD_SRC |= CYCLK_SSS;
 735              		.loc 1 429 0
 736 002c 44F20213 		movw	r3, #:lower16:1073758466
 737 0030 C4F20003 		movt	r3, #:upper16:1073758466
 738 0034 44F20212 		movw	r2, #:lower16:1073758466
 739 0038 C4F20002 		movt	r2, #:upper16:1073758466
 740 003c 1278     		ldrb	r2, [r2, #0]
 741 003e D2B2     		uxtb	r2, r2
 742 0040 42F04002 		orr	r2, r2, #64
 743 0044 D2B2     		uxtb	r2, r2
 744 0046 1A70     		strb	r2, [r3, #0]
 430:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         SCCT_Comp_1_SCCMPCLK_MOD_SRC =
 745              		.loc 1 430 0
 746 0048 44F20213 		movw	r3, #:lower16:1073758466
 747 004c C4F20003 		movt	r3, #:upper16:1073758466
 431:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             (SCCT_Comp_1_SCCMPCLK_MOD_SRC & (uint8)(~SCCT_Comp_1_SCCMPCLK_SRC_SEL_MSK)) | clkSource
 748              		.loc 1 431 0
 749 0050 44F20212 		movw	r2, #:lower16:1073758466
 750 0054 C4F20002 		movt	r2, #:upper16:1073758466
 751 0058 1278     		ldrb	r2, [r2, #0]
 752 005a D2B2     		uxtb	r2, r2
 753              		.loc 1 430 0
 754 005c D2B2     		uxtb	r2, r2
 755 005e 02F0F802 		and	r2, r2, #248
 756 0062 F879     		ldrb	r0, [r7, #7]	@ zero_extendqisi2
 757 0064 1146     		mov	r1, r2
 758 0066 0246     		mov	r2, r0
 759 0068 41EA0202 		orr	r2, r1, r2
 760 006c D2B2     		uxtb	r2, r2
 761 006e D2B2     		uxtb	r2, r2
 762 0070 1A70     		strb	r2, [r3, #0]
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 22


 763              		.loc 1 424 0
 764 0072 40E0     		b	.L39
 765              	.L36:
 432:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     }
 433:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 766              		.loc 1 433 0
 767 0074 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 768 0076 002B     		cmp	r3, #0
 769 0078 28D1     		bne	.L38
 770 007a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 771 007c 002B     		cmp	r3, #0
 772 007e 25D0     		beq	.L38
 773 0080 BB89     		ldrh	r3, [r7, #12]
 774 0082 002B     		cmp	r3, #0
 775 0084 22D1     		bne	.L38
 434:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     {
 436:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         SCCT_Comp_1_SCCMPCLK_MOD_SRC =
 776              		.loc 1 438 0
 777 0086 44F20213 		movw	r3, #:lower16:1073758466
 778 008a C4F20003 		movt	r3, #:upper16:1073758466
 439:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             (SCCT_Comp_1_SCCMPCLK_MOD_SRC & (uint8)(~SCCT_Comp_1_SCCMPCLK_SRC_SEL_MSK)) | clkSource
 779              		.loc 1 439 0
 780 008e 44F20212 		movw	r2, #:lower16:1073758466
 781 0092 C4F20002 		movt	r2, #:upper16:1073758466
 782 0096 1278     		ldrb	r2, [r2, #0]
 783 0098 D2B2     		uxtb	r2, r2
 784              		.loc 1 438 0
 785 009a D2B2     		uxtb	r2, r2
 786 009c 02F0F802 		and	r2, r2, #248
 787 00a0 F879     		ldrb	r0, [r7, #7]	@ zero_extendqisi2
 788 00a2 1146     		mov	r1, r2
 789 00a4 0246     		mov	r2, r0
 790 00a6 41EA0202 		orr	r2, r1, r2
 791 00aa D2B2     		uxtb	r2, r2
 792 00ac D2B2     		uxtb	r2, r2
 793 00ae 1A70     		strb	r2, [r3, #0]
 440:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         SCCT_Comp_1_SCCMPCLK_MOD_SRC &= (uint8)(~CYCLK_SSS);
 794              		.loc 1 440 0
 795 00b0 44F20213 		movw	r3, #:lower16:1073758466
 796 00b4 C4F20003 		movt	r3, #:upper16:1073758466
 797 00b8 44F20212 		movw	r2, #:lower16:1073758466
 798 00bc C4F20002 		movt	r2, #:upper16:1073758466
 799 00c0 1278     		ldrb	r2, [r2, #0]
 800 00c2 D2B2     		uxtb	r2, r2
 801 00c4 02F0BF02 		and	r2, r2, #191
 802 00c8 1A70     		strb	r2, [r3, #0]
 803              		.loc 1 433 0
 804 00ca 14E0     		b	.L39
 805              	.L38:
 441:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     }
 442:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     else
 443:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     {
 444:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****         SCCT_Comp_1_SCCMPCLK_MOD_SRC =
 806              		.loc 1 444 0
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 23


 807 00cc 44F20213 		movw	r3, #:lower16:1073758466
 808 00d0 C4F20003 		movt	r3, #:upper16:1073758466
 445:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****             (SCCT_Comp_1_SCCMPCLK_MOD_SRC & (uint8)(~SCCT_Comp_1_SCCMPCLK_SRC_SEL_MSK)) | clkSource
 809              		.loc 1 445 0
 810 00d4 44F20212 		movw	r2, #:lower16:1073758466
 811 00d8 C4F20002 		movt	r2, #:upper16:1073758466
 812 00dc 1278     		ldrb	r2, [r2, #0]
 813 00de D2B2     		uxtb	r2, r2
 814              		.loc 1 444 0
 815 00e0 D2B2     		uxtb	r2, r2
 816 00e2 02F0F802 		and	r2, r2, #248
 817 00e6 F879     		ldrb	r0, [r7, #7]	@ zero_extendqisi2
 818 00e8 1146     		mov	r1, r2
 819 00ea 0246     		mov	r2, r0
 820 00ec 41EA0202 		orr	r2, r1, r2
 821 00f0 D2B2     		uxtb	r2, r2
 822 00f2 D2B2     		uxtb	r2, r2
 823 00f4 1A70     		strb	r2, [r3, #0]
 824              	.L39:
 446:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     }
 447:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 825              		.loc 1 447 0
 826 00f6 07F11007 		add	r7, r7, #16
 827 00fa BD46     		mov	sp, r7
 828 00fc 80BD     		pop	{r7, pc}
 829              		.cfi_endproc
 830              	.LFE9:
 831              		.size	SCCT_Comp_1_SCCMPCLK_SetSourceRegister, .-SCCT_Comp_1_SCCMPCLK_SetSourceRegister
 832 00fe 00BF     		.section	.text.SCCT_Comp_1_SCCMPCLK_GetSourceRegister,"ax",%progbits
 833              		.align	2
 834              		.global	SCCT_Comp_1_SCCMPCLK_GetSourceRegister
 835              		.thumb
 836              		.thumb_func
 837              		.type	SCCT_Comp_1_SCCMPCLK_GetSourceRegister, %function
 838              	SCCT_Comp_1_SCCMPCLK_GetSourceRegister:
 839              	.LFB10:
 448:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 449:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 450:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_GetSourceRegister
 452:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 454:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 455:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 457:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
 458:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 459:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 460:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
 461:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 463:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** uint8 SCCT_Comp_1_SCCMPCLK_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 840              		.loc 1 465 0
 841              		.cfi_startproc
 842              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 24


 843              		@ frame_needed = 1, uses_anonymous_args = 0
 844              		@ link register save eliminated.
 845 0000 80B4     		push	{r7}
 846              	.LCFI26:
 847              		.cfi_def_cfa_offset 4
 848 0002 00AF     		add	r7, sp, #0
 849              		.cfi_offset 7, -4
 850              	.LCFI27:
 851              		.cfi_def_cfa_register 7
 466:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     return SCCT_Comp_1_SCCMPCLK_MOD_SRC & SCCT_Comp_1_SCCMPCLK_SRC_SEL_MSK;
 852              		.loc 1 466 0
 853 0004 44F20213 		movw	r3, #:lower16:1073758466
 854 0008 C4F20003 		movt	r3, #:upper16:1073758466
 855 000c 1B78     		ldrb	r3, [r3, #0]
 856 000e DBB2     		uxtb	r3, r3
 857 0010 03F00703 		and	r3, r3, #7
 467:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 858              		.loc 1 467 0
 859 0014 1846     		mov	r0, r3
 860 0016 BD46     		mov	sp, r7
 861 0018 80BC     		pop	{r7}
 862 001a 7047     		bx	lr
 863              		.cfi_endproc
 864              	.LFE10:
 865              		.size	SCCT_Comp_1_SCCMPCLK_GetSourceRegister, .-SCCT_Comp_1_SCCMPCLK_GetSourceRegister
 866              		.section	.text.SCCT_Comp_1_SCCMPCLK_SetPhaseRegister,"ax",%progbits
 867              		.align	2
 868              		.global	SCCT_Comp_1_SCCMPCLK_SetPhaseRegister
 869              		.thumb
 870              		.thumb_func
 871              		.type	SCCT_Comp_1_SCCMPCLK_SetPhaseRegister, %function
 872              	SCCT_Comp_1_SCCMPCLK_SetPhaseRegister:
 873              	.LFB11:
 468:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 469:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 470:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** #if defined(SCCT_Comp_1_SCCMPCLK__CFG3)
 471:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 472:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 473:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 474:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_SetPhaseRegister
 475:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 476:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 477:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 478:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 480:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  delay to avoid glitches.
 481:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 482:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
 483:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 484:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 485:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 486:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *   produces a 10ns delay.
 487:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 488:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
 489:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 490:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 491:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 25


 492:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** void SCCT_Comp_1_SCCMPCLK_SetPhaseRegister(uint8 clkPhase) 
 493:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 874              		.loc 1 493 0
 875              		.cfi_startproc
 876              		@ args = 0, pretend = 0, frame = 8
 877              		@ frame_needed = 1, uses_anonymous_args = 0
 878              		@ link register save eliminated.
 879 0000 80B4     		push	{r7}
 880              	.LCFI28:
 881              		.cfi_def_cfa_offset 4
 882 0002 83B0     		sub	sp, sp, #12
 883              	.LCFI29:
 884              		.cfi_def_cfa_offset 16
 885 0004 00AF     		add	r7, sp, #0
 886              		.cfi_offset 7, -4
 887              	.LCFI30:
 888              		.cfi_def_cfa_register 7
 889 0006 0346     		mov	r3, r0
 890 0008 FB71     		strb	r3, [r7, #7]
 494:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     SCCT_Comp_1_SCCMPCLK_PHASE = clkPhase & SCCT_Comp_1_SCCMPCLK_PHASE_MASK;
 891              		.loc 1 494 0
 892 000a 44F20313 		movw	r3, #:lower16:1073758467
 893 000e C4F20003 		movt	r3, #:upper16:1073758467
 894 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 895 0014 02F00F02 		and	r2, r2, #15
 896 0018 1A70     		strb	r2, [r3, #0]
 495:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 897              		.loc 1 495 0
 898 001a 07F10C07 		add	r7, r7, #12
 899 001e BD46     		mov	sp, r7
 900 0020 80BC     		pop	{r7}
 901 0022 7047     		bx	lr
 902              		.cfi_endproc
 903              	.LFE11:
 904              		.size	SCCT_Comp_1_SCCMPCLK_SetPhaseRegister, .-SCCT_Comp_1_SCCMPCLK_SetPhaseRegister
 905              		.section	.text.SCCT_Comp_1_SCCMPCLK_GetPhaseRegister,"ax",%progbits
 906              		.align	2
 907              		.global	SCCT_Comp_1_SCCMPCLK_GetPhaseRegister
 908              		.thumb
 909              		.thumb_func
 910              		.type	SCCT_Comp_1_SCCMPCLK_GetPhaseRegister, %function
 911              	SCCT_Comp_1_SCCMPCLK_GetPhaseRegister:
 912              	.LFB12:
 496:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 497:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** 
 498:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** /*******************************************************************************
 499:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Function Name: SCCT_Comp_1_SCCMPCLK_GetPhase
 500:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** ********************************************************************************
 501:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 502:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Summary:
 503:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 504:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  for analog clocks.
 505:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 506:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Parameters:
 507:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  None
 508:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 509:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** * Returns:
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 26


 510:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 511:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *
 512:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** *******************************************************************************/
 513:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** uint8 SCCT_Comp_1_SCCMPCLK_GetPhaseRegister(void) 
 514:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** {
 913              		.loc 1 514 0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 1, uses_anonymous_args = 0
 917              		@ link register save eliminated.
 918 0000 80B4     		push	{r7}
 919              	.LCFI31:
 920              		.cfi_def_cfa_offset 4
 921 0002 00AF     		add	r7, sp, #0
 922              		.cfi_offset 7, -4
 923              	.LCFI32:
 924              		.cfi_def_cfa_register 7
 515:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c ****     return SCCT_Comp_1_SCCMPCLK_PHASE & SCCT_Comp_1_SCCMPCLK_PHASE_MASK;
 925              		.loc 1 515 0
 926 0004 44F20313 		movw	r3, #:lower16:1073758467
 927 0008 C4F20003 		movt	r3, #:upper16:1073758467
 928 000c 1B78     		ldrb	r3, [r3, #0]
 929 000e DBB2     		uxtb	r3, r3
 930 0010 03F00F03 		and	r3, r3, #15
 516:.\Generated_Source\PSoC5/SCCT_Comp_1_SCCMPCLK.c **** }
 931              		.loc 1 516 0
 932 0014 1846     		mov	r0, r3
 933 0016 BD46     		mov	sp, r7
 934 0018 80BC     		pop	{r7}
 935 001a 7047     		bx	lr
 936              		.cfi_endproc
 937              	.LFE12:
 938              		.size	SCCT_Comp_1_SCCMPCLK_GetPhaseRegister, .-SCCT_Comp_1_SCCMPCLK_GetPhaseRegister
 939              		.text
 940              	.Letext0:
 941              		.section	.debug_loc,"",%progbits
 942              	.Ldebug_loc0:
 943              	.LLST0:
 944 0000 00000000 		.4byte	.LFB0
 945 0004 02000000 		.4byte	.LCFI0
 946 0008 0100     		.2byte	0x1
 947 000a 5D       		.byte	0x5d
 948 000b 02000000 		.4byte	.LCFI0
 949 000f 04000000 		.4byte	.LCFI1
 950 0013 0200     		.2byte	0x2
 951 0015 7D       		.byte	0x7d
 952 0016 04       		.sleb128 4
 953 0017 04000000 		.4byte	.LCFI1
 954 001b 42000000 		.4byte	.LFE0
 955 001f 0200     		.2byte	0x2
 956 0021 77       		.byte	0x77
 957 0022 04       		.sleb128 4
 958 0023 00000000 		.4byte	0x0
 959 0027 00000000 		.4byte	0x0
 960              	.LLST1:
 961 002b 00000000 		.4byte	.LFB1
 962 002f 02000000 		.4byte	.LCFI2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 27


 963 0033 0100     		.2byte	0x1
 964 0035 5D       		.byte	0x5d
 965 0036 02000000 		.4byte	.LCFI2
 966 003a 04000000 		.4byte	.LCFI3
 967 003e 0200     		.2byte	0x2
 968 0040 7D       		.byte	0x7d
 969 0041 04       		.sleb128 4
 970 0042 04000000 		.4byte	.LCFI3
 971 0046 3E000000 		.4byte	.LFE1
 972 004a 0200     		.2byte	0x2
 973 004c 77       		.byte	0x77
 974 004d 04       		.sleb128 4
 975 004e 00000000 		.4byte	0x0
 976 0052 00000000 		.4byte	0x0
 977              	.LLST2:
 978 0056 00000000 		.4byte	.LFB2
 979 005a 02000000 		.4byte	.LCFI4
 980 005e 0100     		.2byte	0x1
 981 0060 5D       		.byte	0x5d
 982 0061 02000000 		.4byte	.LCFI4
 983 0065 04000000 		.4byte	.LCFI5
 984 0069 0200     		.2byte	0x2
 985 006b 7D       		.byte	0x7d
 986 006c 04       		.sleb128 4
 987 006d 04000000 		.4byte	.LCFI5
 988 0071 06000000 		.4byte	.LCFI6
 989 0075 0200     		.2byte	0x2
 990 0077 7D       		.byte	0x7d
 991 0078 10       		.sleb128 16
 992 0079 06000000 		.4byte	.LCFI6
 993 007d F4000000 		.4byte	.LFE2
 994 0081 0200     		.2byte	0x2
 995 0083 77       		.byte	0x77
 996 0084 10       		.sleb128 16
 997 0085 00000000 		.4byte	0x0
 998 0089 00000000 		.4byte	0x0
 999              	.LLST3:
 1000 008d 00000000 		.4byte	.LFB3
 1001 0091 02000000 		.4byte	.LCFI7
 1002 0095 0100     		.2byte	0x1
 1003 0097 5D       		.byte	0x5d
 1004 0098 02000000 		.4byte	.LCFI7
 1005 009c 04000000 		.4byte	.LCFI8
 1006 00a0 0200     		.2byte	0x2
 1007 00a2 7D       		.byte	0x7d
 1008 00a3 04       		.sleb128 4
 1009 00a4 04000000 		.4byte	.LCFI8
 1010 00a8 06000000 		.4byte	.LCFI9
 1011 00ac 0200     		.2byte	0x2
 1012 00ae 7D       		.byte	0x7d
 1013 00af 10       		.sleb128 16
 1014 00b0 06000000 		.4byte	.LCFI9
 1015 00b4 52000000 		.4byte	.LFE3
 1016 00b8 0200     		.2byte	0x2
 1017 00ba 77       		.byte	0x77
 1018 00bb 10       		.sleb128 16
 1019 00bc 00000000 		.4byte	0x0
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 28


 1020 00c0 00000000 		.4byte	0x0
 1021              	.LLST4:
 1022 00c4 00000000 		.4byte	.LFB4
 1023 00c8 02000000 		.4byte	.LCFI10
 1024 00cc 0100     		.2byte	0x1
 1025 00ce 5D       		.byte	0x5d
 1026 00cf 02000000 		.4byte	.LCFI10
 1027 00d3 04000000 		.4byte	.LCFI11
 1028 00d7 0200     		.2byte	0x2
 1029 00d9 7D       		.byte	0x7d
 1030 00da 08       		.sleb128 8
 1031 00db 04000000 		.4byte	.LCFI11
 1032 00df 06000000 		.4byte	.LCFI12
 1033 00e3 0200     		.2byte	0x2
 1034 00e5 7D       		.byte	0x7d
 1035 00e6 18       		.sleb128 24
 1036 00e7 06000000 		.4byte	.LCFI12
 1037 00eb E6010000 		.4byte	.LFE4
 1038 00ef 0200     		.2byte	0x2
 1039 00f1 77       		.byte	0x77
 1040 00f2 18       		.sleb128 24
 1041 00f3 00000000 		.4byte	0x0
 1042 00f7 00000000 		.4byte	0x0
 1043              	.LLST5:
 1044 00fb 00000000 		.4byte	.LFB5
 1045 00ff 02000000 		.4byte	.LCFI13
 1046 0103 0100     		.2byte	0x1
 1047 0105 5D       		.byte	0x5d
 1048 0106 02000000 		.4byte	.LCFI13
 1049 010a 04000000 		.4byte	.LCFI14
 1050 010e 0200     		.2byte	0x2
 1051 0110 7D       		.byte	0x7d
 1052 0111 04       		.sleb128 4
 1053 0112 04000000 		.4byte	.LCFI14
 1054 0116 18000000 		.4byte	.LFE5
 1055 011a 0200     		.2byte	0x2
 1056 011c 77       		.byte	0x77
 1057 011d 04       		.sleb128 4
 1058 011e 00000000 		.4byte	0x0
 1059 0122 00000000 		.4byte	0x0
 1060              	.LLST6:
 1061 0126 00000000 		.4byte	.LFB6
 1062 012a 02000000 		.4byte	.LCFI15
 1063 012e 0100     		.2byte	0x1
 1064 0130 5D       		.byte	0x5d
 1065 0131 02000000 		.4byte	.LCFI15
 1066 0135 04000000 		.4byte	.LCFI16
 1067 0139 0200     		.2byte	0x2
 1068 013b 7D       		.byte	0x7d
 1069 013c 04       		.sleb128 4
 1070 013d 04000000 		.4byte	.LCFI16
 1071 0141 06000000 		.4byte	.LCFI17
 1072 0145 0200     		.2byte	0x2
 1073 0147 7D       		.byte	0x7d
 1074 0148 10       		.sleb128 16
 1075 0149 06000000 		.4byte	.LCFI17
 1076 014d 3C000000 		.4byte	.LFE6
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 29


 1077 0151 0200     		.2byte	0x2
 1078 0153 77       		.byte	0x77
 1079 0154 10       		.sleb128 16
 1080 0155 00000000 		.4byte	0x0
 1081 0159 00000000 		.4byte	0x0
 1082              	.LLST7:
 1083 015d 00000000 		.4byte	.LFB7
 1084 0161 02000000 		.4byte	.LCFI18
 1085 0165 0100     		.2byte	0x1
 1086 0167 5D       		.byte	0x5d
 1087 0168 02000000 		.4byte	.LCFI18
 1088 016c 04000000 		.4byte	.LCFI19
 1089 0170 0200     		.2byte	0x2
 1090 0172 7D       		.byte	0x7d
 1091 0173 04       		.sleb128 4
 1092 0174 04000000 		.4byte	.LCFI19
 1093 0178 06000000 		.4byte	.LCFI20
 1094 017c 0200     		.2byte	0x2
 1095 017e 7D       		.byte	0x7d
 1096 017f 10       		.sleb128 16
 1097 0180 06000000 		.4byte	.LCFI20
 1098 0184 3E000000 		.4byte	.LFE7
 1099 0188 0200     		.2byte	0x2
 1100 018a 77       		.byte	0x77
 1101 018b 10       		.sleb128 16
 1102 018c 00000000 		.4byte	0x0
 1103 0190 00000000 		.4byte	0x0
 1104              	.LLST8:
 1105 0194 00000000 		.4byte	.LFB8
 1106 0198 02000000 		.4byte	.LCFI21
 1107 019c 0100     		.2byte	0x1
 1108 019e 5D       		.byte	0x5d
 1109 019f 02000000 		.4byte	.LCFI21
 1110 01a3 04000000 		.4byte	.LCFI22
 1111 01a7 0200     		.2byte	0x2
 1112 01a9 7D       		.byte	0x7d
 1113 01aa 04       		.sleb128 4
 1114 01ab 04000000 		.4byte	.LCFI22
 1115 01af 1C000000 		.4byte	.LFE8
 1116 01b3 0200     		.2byte	0x2
 1117 01b5 77       		.byte	0x77
 1118 01b6 04       		.sleb128 4
 1119 01b7 00000000 		.4byte	0x0
 1120 01bb 00000000 		.4byte	0x0
 1121              	.LLST9:
 1122 01bf 00000000 		.4byte	.LFB9
 1123 01c3 02000000 		.4byte	.LCFI23
 1124 01c7 0100     		.2byte	0x1
 1125 01c9 5D       		.byte	0x5d
 1126 01ca 02000000 		.4byte	.LCFI23
 1127 01ce 04000000 		.4byte	.LCFI24
 1128 01d2 0200     		.2byte	0x2
 1129 01d4 7D       		.byte	0x7d
 1130 01d5 08       		.sleb128 8
 1131 01d6 04000000 		.4byte	.LCFI24
 1132 01da 06000000 		.4byte	.LCFI25
 1133 01de 0200     		.2byte	0x2
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 30


 1134 01e0 7D       		.byte	0x7d
 1135 01e1 18       		.sleb128 24
 1136 01e2 06000000 		.4byte	.LCFI25
 1137 01e6 FE000000 		.4byte	.LFE9
 1138 01ea 0200     		.2byte	0x2
 1139 01ec 77       		.byte	0x77
 1140 01ed 18       		.sleb128 24
 1141 01ee 00000000 		.4byte	0x0
 1142 01f2 00000000 		.4byte	0x0
 1143              	.LLST10:
 1144 01f6 00000000 		.4byte	.LFB10
 1145 01fa 02000000 		.4byte	.LCFI26
 1146 01fe 0100     		.2byte	0x1
 1147 0200 5D       		.byte	0x5d
 1148 0201 02000000 		.4byte	.LCFI26
 1149 0205 04000000 		.4byte	.LCFI27
 1150 0209 0200     		.2byte	0x2
 1151 020b 7D       		.byte	0x7d
 1152 020c 04       		.sleb128 4
 1153 020d 04000000 		.4byte	.LCFI27
 1154 0211 1C000000 		.4byte	.LFE10
 1155 0215 0200     		.2byte	0x2
 1156 0217 77       		.byte	0x77
 1157 0218 04       		.sleb128 4
 1158 0219 00000000 		.4byte	0x0
 1159 021d 00000000 		.4byte	0x0
 1160              	.LLST11:
 1161 0221 00000000 		.4byte	.LFB11
 1162 0225 02000000 		.4byte	.LCFI28
 1163 0229 0100     		.2byte	0x1
 1164 022b 5D       		.byte	0x5d
 1165 022c 02000000 		.4byte	.LCFI28
 1166 0230 04000000 		.4byte	.LCFI29
 1167 0234 0200     		.2byte	0x2
 1168 0236 7D       		.byte	0x7d
 1169 0237 04       		.sleb128 4
 1170 0238 04000000 		.4byte	.LCFI29
 1171 023c 06000000 		.4byte	.LCFI30
 1172 0240 0200     		.2byte	0x2
 1173 0242 7D       		.byte	0x7d
 1174 0243 10       		.sleb128 16
 1175 0244 06000000 		.4byte	.LCFI30
 1176 0248 24000000 		.4byte	.LFE11
 1177 024c 0200     		.2byte	0x2
 1178 024e 77       		.byte	0x77
 1179 024f 10       		.sleb128 16
 1180 0250 00000000 		.4byte	0x0
 1181 0254 00000000 		.4byte	0x0
 1182              	.LLST12:
 1183 0258 00000000 		.4byte	.LFB12
 1184 025c 02000000 		.4byte	.LCFI31
 1185 0260 0100     		.2byte	0x1
 1186 0262 5D       		.byte	0x5d
 1187 0263 02000000 		.4byte	.LCFI31
 1188 0267 04000000 		.4byte	.LCFI32
 1189 026b 0200     		.2byte	0x2
 1190 026d 7D       		.byte	0x7d
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 31


 1191 026e 04       		.sleb128 4
 1192 026f 04000000 		.4byte	.LCFI32
 1193 0273 1C000000 		.4byte	.LFE12
 1194 0277 0200     		.2byte	0x2
 1195 0279 77       		.byte	0x77
 1196 027a 04       		.sleb128 4
 1197 027b 00000000 		.4byte	0x0
 1198 027f 00000000 		.4byte	0x0
 1199              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 1200              		.section	.debug_info
 1201 0000 A9020000 		.4byte	0x2a9
 1202 0004 0200     		.2byte	0x2
 1203 0006 00000000 		.4byte	.Ldebug_abbrev0
 1204 000a 04       		.byte	0x4
 1205 000b 01       		.uleb128 0x1
 1206 000c 93020000 		.4byte	.LASF38
 1207 0010 01       		.byte	0x1
 1208 0011 0F010000 		.4byte	.LASF39
 1209 0015 9E000000 		.4byte	.LASF40
 1210 0019 00000000 		.4byte	0x0
 1211 001d 00000000 		.4byte	0x0
 1212 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 1213 0025 00000000 		.4byte	.Ldebug_line0
 1214 0029 02       		.uleb128 0x2
 1215 002a 01       		.byte	0x1
 1216 002b 06       		.byte	0x6
 1217 002c 50030000 		.4byte	.LASF0
 1218 0030 02       		.uleb128 0x2
 1219 0031 01       		.byte	0x1
 1220 0032 08       		.byte	0x8
 1221 0033 3F010000 		.4byte	.LASF1
 1222 0037 02       		.uleb128 0x2
 1223 0038 02       		.byte	0x2
 1224 0039 05       		.byte	0x5
 1225 003a E6020000 		.4byte	.LASF2
 1226 003e 02       		.uleb128 0x2
 1227 003f 02       		.byte	0x2
 1228 0040 07       		.byte	0x7
 1229 0041 67010000 		.4byte	.LASF3
 1230 0045 02       		.uleb128 0x2
 1231 0046 04       		.byte	0x4
 1232 0047 05       		.byte	0x5
 1233 0048 18030000 		.4byte	.LASF4
 1234 004c 02       		.uleb128 0x2
 1235 004d 04       		.byte	0x4
 1236 004e 07       		.byte	0x7
 1237 004f 55010000 		.4byte	.LASF5
 1238 0053 02       		.uleb128 0x2
 1239 0054 08       		.byte	0x8
 1240 0055 05       		.byte	0x5
 1241 0056 00000000 		.4byte	.LASF6
 1242 005a 02       		.uleb128 0x2
 1243 005b 08       		.byte	0x8
 1244 005c 07       		.byte	0x7
 1245 005d 23020000 		.4byte	.LASF7
 1246 0061 03       		.uleb128 0x3
 1247 0062 04       		.byte	0x4
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 32


 1248 0063 05       		.byte	0x5
 1249 0064 696E7400 		.ascii	"int\000"
 1250 0068 02       		.uleb128 0x2
 1251 0069 04       		.byte	0x4
 1252 006a 07       		.byte	0x7
 1253 006b 0E020000 		.4byte	.LASF8
 1254 006f 04       		.uleb128 0x4
 1255 0070 F0020000 		.4byte	.LASF9
 1256 0074 02       		.byte	0x2
 1257 0075 4C       		.byte	0x4c
 1258 0076 30000000 		.4byte	0x30
 1259 007a 04       		.uleb128 0x4
 1260 007b E1010000 		.4byte	.LASF10
 1261 007f 02       		.byte	0x2
 1262 0080 4D       		.byte	0x4d
 1263 0081 3E000000 		.4byte	0x3e
 1264 0085 02       		.uleb128 0x2
 1265 0086 04       		.byte	0x4
 1266 0087 04       		.byte	0x4
 1267 0088 09010000 		.4byte	.LASF11
 1268 008c 02       		.uleb128 0x2
 1269 008d 08       		.byte	0x8
 1270 008e 04       		.byte	0x4
 1271 008f AB010000 		.4byte	.LASF12
 1272 0093 02       		.uleb128 0x2
 1273 0094 01       		.byte	0x1
 1274 0095 08       		.byte	0x8
 1275 0096 BA020000 		.4byte	.LASF13
 1276 009a 05       		.uleb128 0x5
 1277 009b 01       		.byte	0x1
 1278 009c 9F020000 		.4byte	.LASF14
 1279 00a0 01       		.byte	0x1
 1280 00a1 2D       		.byte	0x2d
 1281 00a2 01       		.byte	0x1
 1282 00a3 00000000 		.4byte	.LFB0
 1283 00a7 42000000 		.4byte	.LFE0
 1284 00ab 00000000 		.4byte	.LLST0
 1285 00af 05       		.uleb128 0x5
 1286 00b0 01       		.byte	0x1
 1287 00b1 EF000000 		.4byte	.LASF15
 1288 00b5 01       		.byte	0x1
 1289 00b6 47       		.byte	0x47
 1290 00b7 01       		.byte	0x1
 1291 00b8 00000000 		.4byte	.LFB1
 1292 00bc 3E000000 		.4byte	.LFE1
 1293 00c0 2B000000 		.4byte	.LLST1
 1294 00c4 06       		.uleb128 0x6
 1295 00c5 01       		.byte	0x1
 1296 00c6 C7020000 		.4byte	.LASF16
 1297 00ca 01       		.byte	0x1
 1298 00cb 64       		.byte	0x64
 1299 00cc 01       		.byte	0x1
 1300 00cd 00000000 		.4byte	.LFB2
 1301 00d1 F4000000 		.4byte	.LFE2
 1302 00d5 56000000 		.4byte	.LLST2
 1303 00d9 F6000000 		.4byte	0xf6
 1304 00dd 07       		.uleb128 0x7
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 33


 1305 00de 1C000000 		.4byte	.LBB2
 1306 00e2 EA000000 		.4byte	.LBE2
 1307 00e6 08       		.uleb128 0x8
 1308 00e7 6C000000 		.4byte	.LASF22
 1309 00eb 01       		.byte	0x1
 1310 00ec 69       		.byte	0x69
 1311 00ed 7A000000 		.4byte	0x7a
 1312 00f1 02       		.byte	0x2
 1313 00f2 91       		.byte	0x91
 1314 00f3 76       		.sleb128 -10
 1315 00f4 00       		.byte	0x0
 1316 00f5 00       		.byte	0x0
 1317 00f6 06       		.uleb128 0x6
 1318 00f7 01       		.byte	0x1
 1319 00f8 F6020000 		.4byte	.LASF17
 1320 00fc 01       		.byte	0x1
 1321 00fd 9D       		.byte	0x9d
 1322 00fe 01       		.byte	0x1
 1323 00ff 00000000 		.4byte	.LFB3
 1324 0103 52000000 		.4byte	.LFE3
 1325 0107 8D000000 		.4byte	.LLST3
 1326 010b 1E010000 		.4byte	0x11e
 1327 010f 09       		.uleb128 0x9
 1328 0110 66000000 		.4byte	.LASF19
 1329 0114 01       		.byte	0x1
 1330 0115 9D       		.byte	0x9d
 1331 0116 6F000000 		.4byte	0x6f
 1332 011a 02       		.byte	0x2
 1333 011b 91       		.byte	0x91
 1334 011c 77       		.sleb128 -9
 1335 011d 00       		.byte	0x0
 1336 011e 06       		.uleb128 0x6
 1337 011f 01       		.byte	0x1
 1338 0120 0E000000 		.4byte	.LASF18
 1339 0124 01       		.byte	0x1
 1340 0125 C1       		.byte	0xc1
 1341 0126 01       		.byte	0x1
 1342 0127 00000000 		.4byte	.LFB4
 1343 012b E6010000 		.4byte	.LFE4
 1344 012f C4000000 		.4byte	.LLST4
 1345 0133 7E010000 		.4byte	0x17e
 1346 0137 09       		.uleb128 0x9
 1347 0138 A0010000 		.4byte	.LASF20
 1348 013c 01       		.byte	0x1
 1349 013d C1       		.byte	0xc1
 1350 013e 7A000000 		.4byte	0x7a
 1351 0142 02       		.byte	0x2
 1352 0143 91       		.byte	0x91
 1353 0144 6E       		.sleb128 -18
 1354 0145 09       		.uleb128 0x9
 1355 0146 B2010000 		.4byte	.LASF21
 1356 014a 01       		.byte	0x1
 1357 014b C1       		.byte	0xc1
 1358 014c 6F000000 		.4byte	0x6f
 1359 0150 02       		.byte	0x2
 1360 0151 91       		.byte	0x91
 1361 0152 6D       		.sleb128 -19
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 34


 1362 0153 08       		.uleb128 0x8
 1363 0154 4D010000 		.4byte	.LASF23
 1364 0158 01       		.byte	0x1
 1365 0159 C4       		.byte	0xc4
 1366 015a 6F000000 		.4byte	0x6f
 1367 015e 02       		.byte	0x2
 1368 015f 91       		.byte	0x91
 1369 0160 74       		.sleb128 -12
 1370 0161 08       		.uleb128 0x8
 1371 0162 1B020000 		.4byte	.LASF24
 1372 0166 01       		.byte	0x1
 1373 0167 C6       		.byte	0xc6
 1374 0168 6F000000 		.4byte	0x6f
 1375 016c 02       		.byte	0x2
 1376 016d 91       		.byte	0x91
 1377 016e 75       		.sleb128 -11
 1378 016f 08       		.uleb128 0x8
 1379 0170 6C000000 		.4byte	.LASF22
 1380 0174 01       		.byte	0x1
 1381 0175 C7       		.byte	0xc7
 1382 0176 7A000000 		.4byte	0x7a
 1383 017a 02       		.byte	0x2
 1384 017b 91       		.byte	0x91
 1385 017c 76       		.sleb128 -10
 1386 017d 00       		.byte	0x0
 1387 017e 0A       		.uleb128 0xa
 1388 017f 01       		.byte	0x1
 1389 0180 5F020000 		.4byte	.LASF28
 1390 0184 01       		.byte	0x1
 1391 0185 2901     		.2byte	0x129
 1392 0187 01       		.byte	0x1
 1393 0188 7A000000 		.4byte	0x7a
 1394 018c 00000000 		.4byte	.LFB5
 1395 0190 18000000 		.4byte	.LFE5
 1396 0194 FB000000 		.4byte	.LLST5
 1397 0198 0B       		.uleb128 0xb
 1398 0199 01       		.byte	0x1
 1399 019a 2B030000 		.4byte	.LASF25
 1400 019e 01       		.byte	0x1
 1401 019f 4C01     		.2byte	0x14c
 1402 01a1 01       		.byte	0x1
 1403 01a2 00000000 		.4byte	.LFB6
 1404 01a6 3C000000 		.4byte	.LFE6
 1405 01aa 26010000 		.4byte	.LLST6
 1406 01ae C2010000 		.4byte	0x1c2
 1407 01b2 0C       		.uleb128 0xc
 1408 01b3 87020000 		.4byte	.LASF26
 1409 01b7 01       		.byte	0x1
 1410 01b8 4C01     		.2byte	0x14c
 1411 01ba 6F000000 		.4byte	0x6f
 1412 01be 02       		.byte	0x2
 1413 01bf 91       		.byte	0x91
 1414 01c0 77       		.sleb128 -9
 1415 01c1 00       		.byte	0x0
 1416 01c2 0B       		.uleb128 0xb
 1417 01c3 01       		.byte	0x1
 1418 01c4 36000000 		.4byte	.LASF27
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 35


 1419 01c8 01       		.byte	0x1
 1420 01c9 6F01     		.2byte	0x16f
 1421 01cb 01       		.byte	0x1
 1422 01cc 00000000 		.4byte	.LFB7
 1423 01d0 3E000000 		.4byte	.LFE7
 1424 01d4 5D010000 		.4byte	.LLST7
 1425 01d8 EC010000 		.4byte	0x1ec
 1426 01dc 0C       		.uleb128 0xc
 1427 01dd 87020000 		.4byte	.LASF26
 1428 01e1 01       		.byte	0x1
 1429 01e2 6F01     		.2byte	0x16f
 1430 01e4 6F000000 		.4byte	0x6f
 1431 01e8 02       		.byte	0x2
 1432 01e9 91       		.byte	0x91
 1433 01ea 77       		.sleb128 -9
 1434 01eb 00       		.byte	0x0
 1435 01ec 0A       		.uleb128 0xa
 1436 01ed 01       		.byte	0x1
 1437 01ee 3A020000 		.4byte	.LASF29
 1438 01f2 01       		.byte	0x1
 1439 01f3 8401     		.2byte	0x184
 1440 01f5 01       		.byte	0x1
 1441 01f6 6F000000 		.4byte	0x6f
 1442 01fa 00000000 		.4byte	.LFB8
 1443 01fe 1C000000 		.4byte	.LFE8
 1444 0202 94010000 		.4byte	.LLST8
 1445 0206 0B       		.uleb128 0xb
 1446 0207 01       		.byte	0x1
 1447 0208 77000000 		.4byte	.LASF30
 1448 020c 01       		.byte	0x1
 1449 020d A301     		.2byte	0x1a3
 1450 020f 01       		.byte	0x1
 1451 0210 00000000 		.4byte	.LFB9
 1452 0214 FE000000 		.4byte	.LFE9
 1453 0218 BF010000 		.4byte	.LLST9
 1454 021c 4E020000 		.4byte	0x24e
 1455 0220 0C       		.uleb128 0xc
 1456 0221 21030000 		.4byte	.LASF31
 1457 0225 01       		.byte	0x1
 1458 0226 A301     		.2byte	0x1a3
 1459 0228 6F000000 		.4byte	0x6f
 1460 022c 02       		.byte	0x2
 1461 022d 91       		.byte	0x91
 1462 022e 6F       		.sleb128 -17
 1463 022f 0D       		.uleb128 0xd
 1464 0230 BF020000 		.4byte	.LASF32
 1465 0234 01       		.byte	0x1
 1466 0235 A501     		.2byte	0x1a5
 1467 0237 7A000000 		.4byte	0x7a
 1468 023b 02       		.byte	0x2
 1469 023c 91       		.byte	0x91
 1470 023d 74       		.sleb128 -12
 1471 023e 0D       		.uleb128 0xd
 1472 023f 5C030000 		.4byte	.LASF33
 1473 0243 01       		.byte	0x1
 1474 0244 A601     		.2byte	0x1a6
 1475 0246 6F000000 		.4byte	0x6f
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 36


 1476 024a 02       		.byte	0x2
 1477 024b 91       		.byte	0x91
 1478 024c 77       		.sleb128 -9
 1479 024d 00       		.byte	0x0
 1480 024e 0A       		.uleb128 0xa
 1481 024f 01       		.byte	0x1
 1482 0250 BA010000 		.4byte	.LASF34
 1483 0254 01       		.byte	0x1
 1484 0255 D001     		.2byte	0x1d0
 1485 0257 01       		.byte	0x1
 1486 0258 6F000000 		.4byte	0x6f
 1487 025c 00000000 		.4byte	.LFB10
 1488 0260 1C000000 		.4byte	.LFE10
 1489 0264 F6010000 		.4byte	.LLST10
 1490 0268 0B       		.uleb128 0xb
 1491 0269 01       		.byte	0x1
 1492 026a 7A010000 		.4byte	.LASF35
 1493 026e 01       		.byte	0x1
 1494 026f EC01     		.2byte	0x1ec
 1495 0271 01       		.byte	0x1
 1496 0272 00000000 		.4byte	.LFB11
 1497 0276 24000000 		.4byte	.LFE11
 1498 027a 21020000 		.4byte	.LLST11
 1499 027e 92020000 		.4byte	0x292
 1500 0282 0C       		.uleb128 0xc
 1501 0283 5D000000 		.4byte	.LASF36
 1502 0287 01       		.byte	0x1
 1503 0288 EC01     		.2byte	0x1ec
 1504 028a 6F000000 		.4byte	0x6f
 1505 028e 02       		.byte	0x2
 1506 028f 91       		.byte	0x91
 1507 0290 77       		.sleb128 -9
 1508 0291 00       		.byte	0x0
 1509 0292 0A       		.uleb128 0xa
 1510 0293 01       		.byte	0x1
 1511 0294 E8010000 		.4byte	.LASF37
 1512 0298 01       		.byte	0x1
 1513 0299 0102     		.2byte	0x201
 1514 029b 01       		.byte	0x1
 1515 029c 6F000000 		.4byte	0x6f
 1516 02a0 00000000 		.4byte	.LFB12
 1517 02a4 1C000000 		.4byte	.LFE12
 1518 02a8 58020000 		.4byte	.LLST12
 1519 02ac 00       		.byte	0x0
 1520              		.section	.debug_abbrev
 1521 0000 01       		.uleb128 0x1
 1522 0001 11       		.uleb128 0x11
 1523 0002 01       		.byte	0x1
 1524 0003 25       		.uleb128 0x25
 1525 0004 0E       		.uleb128 0xe
 1526 0005 13       		.uleb128 0x13
 1527 0006 0B       		.uleb128 0xb
 1528 0007 03       		.uleb128 0x3
 1529 0008 0E       		.uleb128 0xe
 1530 0009 1B       		.uleb128 0x1b
 1531 000a 0E       		.uleb128 0xe
 1532 000b 11       		.uleb128 0x11
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 37


 1533 000c 01       		.uleb128 0x1
 1534 000d 52       		.uleb128 0x52
 1535 000e 01       		.uleb128 0x1
 1536 000f 55       		.uleb128 0x55
 1537 0010 06       		.uleb128 0x6
 1538 0011 10       		.uleb128 0x10
 1539 0012 06       		.uleb128 0x6
 1540 0013 00       		.byte	0x0
 1541 0014 00       		.byte	0x0
 1542 0015 02       		.uleb128 0x2
 1543 0016 24       		.uleb128 0x24
 1544 0017 00       		.byte	0x0
 1545 0018 0B       		.uleb128 0xb
 1546 0019 0B       		.uleb128 0xb
 1547 001a 3E       		.uleb128 0x3e
 1548 001b 0B       		.uleb128 0xb
 1549 001c 03       		.uleb128 0x3
 1550 001d 0E       		.uleb128 0xe
 1551 001e 00       		.byte	0x0
 1552 001f 00       		.byte	0x0
 1553 0020 03       		.uleb128 0x3
 1554 0021 24       		.uleb128 0x24
 1555 0022 00       		.byte	0x0
 1556 0023 0B       		.uleb128 0xb
 1557 0024 0B       		.uleb128 0xb
 1558 0025 3E       		.uleb128 0x3e
 1559 0026 0B       		.uleb128 0xb
 1560 0027 03       		.uleb128 0x3
 1561 0028 08       		.uleb128 0x8
 1562 0029 00       		.byte	0x0
 1563 002a 00       		.byte	0x0
 1564 002b 04       		.uleb128 0x4
 1565 002c 16       		.uleb128 0x16
 1566 002d 00       		.byte	0x0
 1567 002e 03       		.uleb128 0x3
 1568 002f 0E       		.uleb128 0xe
 1569 0030 3A       		.uleb128 0x3a
 1570 0031 0B       		.uleb128 0xb
 1571 0032 3B       		.uleb128 0x3b
 1572 0033 0B       		.uleb128 0xb
 1573 0034 49       		.uleb128 0x49
 1574 0035 13       		.uleb128 0x13
 1575 0036 00       		.byte	0x0
 1576 0037 00       		.byte	0x0
 1577 0038 05       		.uleb128 0x5
 1578 0039 2E       		.uleb128 0x2e
 1579 003a 00       		.byte	0x0
 1580 003b 3F       		.uleb128 0x3f
 1581 003c 0C       		.uleb128 0xc
 1582 003d 03       		.uleb128 0x3
 1583 003e 0E       		.uleb128 0xe
 1584 003f 3A       		.uleb128 0x3a
 1585 0040 0B       		.uleb128 0xb
 1586 0041 3B       		.uleb128 0x3b
 1587 0042 0B       		.uleb128 0xb
 1588 0043 27       		.uleb128 0x27
 1589 0044 0C       		.uleb128 0xc
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 38


 1590 0045 11       		.uleb128 0x11
 1591 0046 01       		.uleb128 0x1
 1592 0047 12       		.uleb128 0x12
 1593 0048 01       		.uleb128 0x1
 1594 0049 40       		.uleb128 0x40
 1595 004a 06       		.uleb128 0x6
 1596 004b 00       		.byte	0x0
 1597 004c 00       		.byte	0x0
 1598 004d 06       		.uleb128 0x6
 1599 004e 2E       		.uleb128 0x2e
 1600 004f 01       		.byte	0x1
 1601 0050 3F       		.uleb128 0x3f
 1602 0051 0C       		.uleb128 0xc
 1603 0052 03       		.uleb128 0x3
 1604 0053 0E       		.uleb128 0xe
 1605 0054 3A       		.uleb128 0x3a
 1606 0055 0B       		.uleb128 0xb
 1607 0056 3B       		.uleb128 0x3b
 1608 0057 0B       		.uleb128 0xb
 1609 0058 27       		.uleb128 0x27
 1610 0059 0C       		.uleb128 0xc
 1611 005a 11       		.uleb128 0x11
 1612 005b 01       		.uleb128 0x1
 1613 005c 12       		.uleb128 0x12
 1614 005d 01       		.uleb128 0x1
 1615 005e 40       		.uleb128 0x40
 1616 005f 06       		.uleb128 0x6
 1617 0060 01       		.uleb128 0x1
 1618 0061 13       		.uleb128 0x13
 1619 0062 00       		.byte	0x0
 1620 0063 00       		.byte	0x0
 1621 0064 07       		.uleb128 0x7
 1622 0065 0B       		.uleb128 0xb
 1623 0066 01       		.byte	0x1
 1624 0067 11       		.uleb128 0x11
 1625 0068 01       		.uleb128 0x1
 1626 0069 12       		.uleb128 0x12
 1627 006a 01       		.uleb128 0x1
 1628 006b 00       		.byte	0x0
 1629 006c 00       		.byte	0x0
 1630 006d 08       		.uleb128 0x8
 1631 006e 34       		.uleb128 0x34
 1632 006f 00       		.byte	0x0
 1633 0070 03       		.uleb128 0x3
 1634 0071 0E       		.uleb128 0xe
 1635 0072 3A       		.uleb128 0x3a
 1636 0073 0B       		.uleb128 0xb
 1637 0074 3B       		.uleb128 0x3b
 1638 0075 0B       		.uleb128 0xb
 1639 0076 49       		.uleb128 0x49
 1640 0077 13       		.uleb128 0x13
 1641 0078 02       		.uleb128 0x2
 1642 0079 0A       		.uleb128 0xa
 1643 007a 00       		.byte	0x0
 1644 007b 00       		.byte	0x0
 1645 007c 09       		.uleb128 0x9
 1646 007d 05       		.uleb128 0x5
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 39


 1647 007e 00       		.byte	0x0
 1648 007f 03       		.uleb128 0x3
 1649 0080 0E       		.uleb128 0xe
 1650 0081 3A       		.uleb128 0x3a
 1651 0082 0B       		.uleb128 0xb
 1652 0083 3B       		.uleb128 0x3b
 1653 0084 0B       		.uleb128 0xb
 1654 0085 49       		.uleb128 0x49
 1655 0086 13       		.uleb128 0x13
 1656 0087 02       		.uleb128 0x2
 1657 0088 0A       		.uleb128 0xa
 1658 0089 00       		.byte	0x0
 1659 008a 00       		.byte	0x0
 1660 008b 0A       		.uleb128 0xa
 1661 008c 2E       		.uleb128 0x2e
 1662 008d 00       		.byte	0x0
 1663 008e 3F       		.uleb128 0x3f
 1664 008f 0C       		.uleb128 0xc
 1665 0090 03       		.uleb128 0x3
 1666 0091 0E       		.uleb128 0xe
 1667 0092 3A       		.uleb128 0x3a
 1668 0093 0B       		.uleb128 0xb
 1669 0094 3B       		.uleb128 0x3b
 1670 0095 05       		.uleb128 0x5
 1671 0096 27       		.uleb128 0x27
 1672 0097 0C       		.uleb128 0xc
 1673 0098 49       		.uleb128 0x49
 1674 0099 13       		.uleb128 0x13
 1675 009a 11       		.uleb128 0x11
 1676 009b 01       		.uleb128 0x1
 1677 009c 12       		.uleb128 0x12
 1678 009d 01       		.uleb128 0x1
 1679 009e 40       		.uleb128 0x40
 1680 009f 06       		.uleb128 0x6
 1681 00a0 00       		.byte	0x0
 1682 00a1 00       		.byte	0x0
 1683 00a2 0B       		.uleb128 0xb
 1684 00a3 2E       		.uleb128 0x2e
 1685 00a4 01       		.byte	0x1
 1686 00a5 3F       		.uleb128 0x3f
 1687 00a6 0C       		.uleb128 0xc
 1688 00a7 03       		.uleb128 0x3
 1689 00a8 0E       		.uleb128 0xe
 1690 00a9 3A       		.uleb128 0x3a
 1691 00aa 0B       		.uleb128 0xb
 1692 00ab 3B       		.uleb128 0x3b
 1693 00ac 05       		.uleb128 0x5
 1694 00ad 27       		.uleb128 0x27
 1695 00ae 0C       		.uleb128 0xc
 1696 00af 11       		.uleb128 0x11
 1697 00b0 01       		.uleb128 0x1
 1698 00b1 12       		.uleb128 0x12
 1699 00b2 01       		.uleb128 0x1
 1700 00b3 40       		.uleb128 0x40
 1701 00b4 06       		.uleb128 0x6
 1702 00b5 01       		.uleb128 0x1
 1703 00b6 13       		.uleb128 0x13
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 40


 1704 00b7 00       		.byte	0x0
 1705 00b8 00       		.byte	0x0
 1706 00b9 0C       		.uleb128 0xc
 1707 00ba 05       		.uleb128 0x5
 1708 00bb 00       		.byte	0x0
 1709 00bc 03       		.uleb128 0x3
 1710 00bd 0E       		.uleb128 0xe
 1711 00be 3A       		.uleb128 0x3a
 1712 00bf 0B       		.uleb128 0xb
 1713 00c0 3B       		.uleb128 0x3b
 1714 00c1 05       		.uleb128 0x5
 1715 00c2 49       		.uleb128 0x49
 1716 00c3 13       		.uleb128 0x13
 1717 00c4 02       		.uleb128 0x2
 1718 00c5 0A       		.uleb128 0xa
 1719 00c6 00       		.byte	0x0
 1720 00c7 00       		.byte	0x0
 1721 00c8 0D       		.uleb128 0xd
 1722 00c9 34       		.uleb128 0x34
 1723 00ca 00       		.byte	0x0
 1724 00cb 03       		.uleb128 0x3
 1725 00cc 0E       		.uleb128 0xe
 1726 00cd 3A       		.uleb128 0x3a
 1727 00ce 0B       		.uleb128 0xb
 1728 00cf 3B       		.uleb128 0x3b
 1729 00d0 05       		.uleb128 0x5
 1730 00d1 49       		.uleb128 0x49
 1731 00d2 13       		.uleb128 0x13
 1732 00d3 02       		.uleb128 0x2
 1733 00d4 0A       		.uleb128 0xa
 1734 00d5 00       		.byte	0x0
 1735 00d6 00       		.byte	0x0
 1736 00d7 00       		.byte	0x0
 1737              		.section	.debug_pubnames,"",%progbits
 1738 0000 13020000 		.4byte	0x213
 1739 0004 0200     		.2byte	0x2
 1740 0006 00000000 		.4byte	.Ldebug_info0
 1741 000a AD020000 		.4byte	0x2ad
 1742 000e 9A000000 		.4byte	0x9a
 1743 0012 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_Start\000"
 1743      5F436F6D 
 1743      705F315F 
 1743      5343434D 
 1743      50434C4B 
 1744 002d AF000000 		.4byte	0xaf
 1745 0031 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_Stop\000"
 1745      5F436F6D 
 1745      705F315F 
 1745      5343434D 
 1745      50434C4B 
 1746 004b C4000000 		.4byte	0xc4
 1747 004f 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_StopBlock\000"
 1747      5F436F6D 
 1747      705F315F 
 1747      5343434D 
 1747      50434C4B 
 1748 006e F6000000 		.4byte	0xf6
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 41


 1749 0072 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_StandbyPower\000"
 1749      5F436F6D 
 1749      705F315F 
 1749      5343434D 
 1749      50434C4B 
 1750 0094 1E010000 		.4byte	0x11e
 1751 0098 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_SetDividerRegister\000"
 1751      5F436F6D 
 1751      705F315F 
 1751      5343434D 
 1751      50434C4B 
 1752 00c0 7E010000 		.4byte	0x17e
 1753 00c4 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_GetDividerRegister\000"
 1753      5F436F6D 
 1753      705F315F 
 1753      5343434D 
 1753      50434C4B 
 1754 00ec 98010000 		.4byte	0x198
 1755 00f0 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_SetModeRegister\000"
 1755      5F436F6D 
 1755      705F315F 
 1755      5343434D 
 1755      50434C4B 
 1756 0115 C2010000 		.4byte	0x1c2
 1757 0119 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_ClearModeRegister\000"
 1757      5F436F6D 
 1757      705F315F 
 1757      5343434D 
 1757      50434C4B 
 1758 0140 EC010000 		.4byte	0x1ec
 1759 0144 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_GetModeRegister\000"
 1759      5F436F6D 
 1759      705F315F 
 1759      5343434D 
 1759      50434C4B 
 1760 0169 06020000 		.4byte	0x206
 1761 016d 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_SetSourceRegister\000"
 1761      5F436F6D 
 1761      705F315F 
 1761      5343434D 
 1761      50434C4B 
 1762 0194 4E020000 		.4byte	0x24e
 1763 0198 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_GetSourceRegister\000"
 1763      5F436F6D 
 1763      705F315F 
 1763      5343434D 
 1763      50434C4B 
 1764 01bf 68020000 		.4byte	0x268
 1765 01c3 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_SetPhaseRegister\000"
 1765      5F436F6D 
 1765      705F315F 
 1765      5343434D 
 1765      50434C4B 
 1766 01e9 92020000 		.4byte	0x292
 1767 01ed 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_GetPhaseRegister\000"
 1767      5F436F6D 
 1767      705F315F 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 42


 1767      5343434D 
 1767      50434C4B 
 1768 0213 00000000 		.4byte	0x0
 1769              		.section	.debug_aranges,"",%progbits
 1770 0000 7C000000 		.4byte	0x7c
 1771 0004 0200     		.2byte	0x2
 1772 0006 00000000 		.4byte	.Ldebug_info0
 1773 000a 04       		.byte	0x4
 1774 000b 00       		.byte	0x0
 1775 000c 0000     		.2byte	0x0
 1776 000e 0000     		.2byte	0x0
 1777 0010 00000000 		.4byte	.LFB0
 1778 0014 42000000 		.4byte	.LFE0-.LFB0
 1779 0018 00000000 		.4byte	.LFB1
 1780 001c 3E000000 		.4byte	.LFE1-.LFB1
 1781 0020 00000000 		.4byte	.LFB2
 1782 0024 F4000000 		.4byte	.LFE2-.LFB2
 1783 0028 00000000 		.4byte	.LFB3
 1784 002c 52000000 		.4byte	.LFE3-.LFB3
 1785 0030 00000000 		.4byte	.LFB4
 1786 0034 E6010000 		.4byte	.LFE4-.LFB4
 1787 0038 00000000 		.4byte	.LFB5
 1788 003c 18000000 		.4byte	.LFE5-.LFB5
 1789 0040 00000000 		.4byte	.LFB6
 1790 0044 3C000000 		.4byte	.LFE6-.LFB6
 1791 0048 00000000 		.4byte	.LFB7
 1792 004c 3E000000 		.4byte	.LFE7-.LFB7
 1793 0050 00000000 		.4byte	.LFB8
 1794 0054 1C000000 		.4byte	.LFE8-.LFB8
 1795 0058 00000000 		.4byte	.LFB9
 1796 005c FE000000 		.4byte	.LFE9-.LFB9
 1797 0060 00000000 		.4byte	.LFB10
 1798 0064 1C000000 		.4byte	.LFE10-.LFB10
 1799 0068 00000000 		.4byte	.LFB11
 1800 006c 24000000 		.4byte	.LFE11-.LFB11
 1801 0070 00000000 		.4byte	.LFB12
 1802 0074 1C000000 		.4byte	.LFE12-.LFB12
 1803 0078 00000000 		.4byte	0x0
 1804 007c 00000000 		.4byte	0x0
 1805              		.section	.debug_ranges,"",%progbits
 1806              	.Ldebug_ranges0:
 1807 0000 00000000 		.4byte	.Ltext0
 1808 0004 00000000 		.4byte	.Letext0
 1809 0008 00000000 		.4byte	.LFB0
 1810 000c 42000000 		.4byte	.LFE0
 1811 0010 00000000 		.4byte	.LFB1
 1812 0014 3E000000 		.4byte	.LFE1
 1813 0018 00000000 		.4byte	.LFB2
 1814 001c F4000000 		.4byte	.LFE2
 1815 0020 00000000 		.4byte	.LFB3
 1816 0024 52000000 		.4byte	.LFE3
 1817 0028 00000000 		.4byte	.LFB4
 1818 002c E6010000 		.4byte	.LFE4
 1819 0030 00000000 		.4byte	.LFB5
 1820 0034 18000000 		.4byte	.LFE5
 1821 0038 00000000 		.4byte	.LFB6
 1822 003c 3C000000 		.4byte	.LFE6
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 43


 1823 0040 00000000 		.4byte	.LFB7
 1824 0044 3E000000 		.4byte	.LFE7
 1825 0048 00000000 		.4byte	.LFB8
 1826 004c 1C000000 		.4byte	.LFE8
 1827 0050 00000000 		.4byte	.LFB9
 1828 0054 FE000000 		.4byte	.LFE9
 1829 0058 00000000 		.4byte	.LFB10
 1830 005c 1C000000 		.4byte	.LFE10
 1831 0060 00000000 		.4byte	.LFB11
 1832 0064 24000000 		.4byte	.LFE11
 1833 0068 00000000 		.4byte	.LFB12
 1834 006c 1C000000 		.4byte	.LFE12
 1835 0070 00000000 		.4byte	0x0
 1836 0074 00000000 		.4byte	0x0
 1837              		.section	.debug_str,"MS",%progbits,1
 1838              	.LASF6:
 1839 0000 6C6F6E67 		.ascii	"long long int\000"
 1839      206C6F6E 
 1839      6720696E 
 1839      7400
 1840              	.LASF18:
 1841 000e 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_SetDividerRegister\000"
 1841      5F436F6D 
 1841      705F315F 
 1841      5343434D 
 1841      50434C4B 
 1842              	.LASF27:
 1843 0036 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_ClearModeRegister\000"
 1843      5F436F6D 
 1843      705F315F 
 1843      5343434D 
 1843      50434C4B 
 1844              	.LASF36:
 1845 005d 636C6B50 		.ascii	"clkPhase\000"
 1845      68617365 
 1845      00
 1846              	.LASF19:
 1847 0066 73746174 		.ascii	"state\000"
 1847      6500
 1848              	.LASF22:
 1849 006c 6F6C6444 		.ascii	"oldDivider\000"
 1849      69766964 
 1849      657200
 1850              	.LASF30:
 1851 0077 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_SetSourceRegister\000"
 1851      5F436F6D 
 1851      705F315F 
 1851      5343434D 
 1851      50434C4B 
 1852              	.LASF40:
 1853 009e 433A5C55 		.ascii	"C:\\Users\\karunmj\\Documents\\GitHub\\m2m\\hardwar"
 1853      73657273 
 1853      5C6B6172 
 1853      756E6D6A 
 1853      5C446F63 
 1854 00cb 655C7073 		.ascii	"e\\psoc5\\Campbell_Conductivity.cydsn\000"
 1854      6F63355C 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 44


 1854      43616D70 
 1854      62656C6C 
 1854      5F436F6E 
 1855              	.LASF15:
 1856 00ef 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_Stop\000"
 1856      5F436F6D 
 1856      705F315F 
 1856      5343434D 
 1856      50434C4B 
 1857              	.LASF11:
 1858 0109 666C6F61 		.ascii	"float\000"
 1858      7400
 1859              	.LASF39:
 1860 010f 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\SCCT_Comp_1_SCCMPCLK.c\000"
 1860      6E657261 
 1860      7465645F 
 1860      536F7572 
 1860      63655C50 
 1861              	.LASF1:
 1862 013f 756E7369 		.ascii	"unsigned char\000"
 1862      676E6564 
 1862      20636861 
 1862      7200
 1863              	.LASF23:
 1864 014d 656E6162 		.ascii	"enabled\000"
 1864      6C656400 
 1865              	.LASF5:
 1866 0155 6C6F6E67 		.ascii	"long unsigned int\000"
 1866      20756E73 
 1866      69676E65 
 1866      6420696E 
 1866      7400
 1867              	.LASF3:
 1868 0167 73686F72 		.ascii	"short unsigned int\000"
 1868      7420756E 
 1868      7369676E 
 1868      65642069 
 1868      6E7400
 1869              	.LASF35:
 1870 017a 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_SetPhaseRegister\000"
 1870      5F436F6D 
 1870      705F315F 
 1870      5343434D 
 1870      50434C4B 
 1871              	.LASF20:
 1872 01a0 636C6B44 		.ascii	"clkDivider\000"
 1872      69766964 
 1872      657200
 1873              	.LASF12:
 1874 01ab 646F7562 		.ascii	"double\000"
 1874      6C6500
 1875              	.LASF21:
 1876 01b2 72657374 		.ascii	"restart\000"
 1876      61727400 
 1877              	.LASF34:
 1878 01ba 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_GetSourceRegister\000"
 1878      5F436F6D 
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 45


 1878      705F315F 
 1878      5343434D 
 1878      50434C4B 
 1879              	.LASF10:
 1880 01e1 75696E74 		.ascii	"uint16\000"
 1880      313600
 1881              	.LASF37:
 1882 01e8 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_GetPhaseRegister\000"
 1882      5F436F6D 
 1882      705F315F 
 1882      5343434D 
 1882      50434C4B 
 1883              	.LASF8:
 1884 020e 756E7369 		.ascii	"unsigned int\000"
 1884      676E6564 
 1884      20696E74 
 1884      00
 1885              	.LASF24:
 1886 021b 63757272 		.ascii	"currSrc\000"
 1886      53726300 
 1887              	.LASF7:
 1888 0223 6C6F6E67 		.ascii	"long long unsigned int\000"
 1888      206C6F6E 
 1888      6720756E 
 1888      7369676E 
 1888      65642069 
 1889              	.LASF29:
 1890 023a 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_GetModeRegister\000"
 1890      5F436F6D 
 1890      705F315F 
 1890      5343434D 
 1890      50434C4B 
 1891              	.LASF28:
 1892 025f 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_GetDividerRegister\000"
 1892      5F436F6D 
 1892      705F315F 
 1892      5343434D 
 1892      50434C4B 
 1893              	.LASF26:
 1894 0287 6D6F6465 		.ascii	"modeBitMask\000"
 1894      4269744D 
 1894      61736B00 
 1895              	.LASF38:
 1896 0293 474E5520 		.ascii	"GNU C 4.4.1\000"
 1896      4320342E 
 1896      342E3100 
 1897              	.LASF14:
 1898 029f 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_Start\000"
 1898      5F436F6D 
 1898      705F315F 
 1898      5343434D 
 1898      50434C4B 
 1899              	.LASF13:
 1900 02ba 63686172 		.ascii	"char\000"
 1900      00
 1901              	.LASF32:
 1902 02bf 63757272 		.ascii	"currDiv\000"
ARM GAS  C:\Users\karunmj\AppData\Local\Temp\ccVdEeZg.s 			page 46


 1902      44697600 
 1903              	.LASF16:
 1904 02c7 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_StopBlock\000"
 1904      5F436F6D 
 1904      705F315F 
 1904      5343434D 
 1904      50434C4B 
 1905              	.LASF2:
 1906 02e6 73686F72 		.ascii	"short int\000"
 1906      7420696E 
 1906      7400
 1907              	.LASF9:
 1908 02f0 75696E74 		.ascii	"uint8\000"
 1908      3800
 1909              	.LASF17:
 1910 02f6 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_StandbyPower\000"
 1910      5F436F6D 
 1910      705F315F 
 1910      5343434D 
 1910      50434C4B 
 1911              	.LASF4:
 1912 0318 6C6F6E67 		.ascii	"long int\000"
 1912      20696E74 
 1912      00
 1913              	.LASF31:
 1914 0321 636C6B53 		.ascii	"clkSource\000"
 1914      6F757263 
 1914      6500
 1915              	.LASF25:
 1916 032b 53434354 		.ascii	"SCCT_Comp_1_SCCMPCLK_SetModeRegister\000"
 1916      5F436F6D 
 1916      705F315F 
 1916      5343434D 
 1916      50434C4B 
 1917              	.LASF0:
 1918 0350 7369676E 		.ascii	"signed char\000"
 1918      65642063 
 1918      68617200 
 1919              	.LASF33:
 1920 035c 6F6C6453 		.ascii	"oldSrc\000"
 1920      726300
 1921              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
