<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p137" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_137{left:86px;bottom:1140px;letter-spacing:-0.14px;word-spacing:-0.06px;}
#t2_137{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_137{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_137{left:138px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5_137{left:137px;bottom:1065px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6_137{left:137px;bottom:1046px;letter-spacing:0.09px;}
#t7_137{left:137px;bottom:1010px;letter-spacing:0.1px;word-spacing:0.03px;}
#t8_137{left:210px;bottom:1010px;letter-spacing:0.09px;}
#t9_137{left:240px;bottom:1010px;letter-spacing:0.13px;word-spacing:-0.01px;}
#ta_137{left:641px;bottom:1010px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tb_137{left:137px;bottom:991px;letter-spacing:0.11px;word-spacing:0.02px;}
#tc_137{left:124px;bottom:958px;letter-spacing:0.12px;}
#td_137{left:181px;bottom:958px;letter-spacing:0.13px;word-spacing:-0.01px;}
#te_137{left:137px;bottom:921px;letter-spacing:0.1px;}
#tf_137{left:137px;bottom:903px;letter-spacing:0.09px;word-spacing:0.02px;}
#tg_137{left:137px;bottom:866px;letter-spacing:0.1px;word-spacing:-0.27px;}
#th_137{left:301px;bottom:866px;letter-spacing:0.11px;word-spacing:-0.25px;}
#ti_137{left:137px;bottom:848px;letter-spacing:0.1px;word-spacing:0.01px;}
#tj_137{left:137px;bottom:811px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tk_137{left:137px;bottom:793px;letter-spacing:0.11px;word-spacing:0.03px;}
#tl_137{left:376px;bottom:793px;letter-spacing:0.07px;word-spacing:0.01px;}
#tm_137{left:624px;bottom:793px;letter-spacing:0.03px;word-spacing:0.01px;}
#tn_137{left:137px;bottom:756px;letter-spacing:0.09px;word-spacing:-0.31px;}
#to_137{left:301px;bottom:756px;letter-spacing:0.11px;word-spacing:-0.39px;}
#tp_137{left:137px;bottom:738px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tq_137{left:137px;bottom:701px;letter-spacing:0.1px;}
#tr_137{left:137px;bottom:683px;letter-spacing:0.1px;word-spacing:-0.35px;}
#ts_137{left:814px;bottom:683px;letter-spacing:0.12px;}
#tt_137{left:137px;bottom:664px;letter-spacing:0.06px;word-spacing:0.08px;}
#tu_137{left:343px;bottom:664px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tv_137{left:137px;bottom:646px;letter-spacing:0.1px;word-spacing:0.01px;}
#tw_137{left:83px;bottom:599px;letter-spacing:0.22px;word-spacing:4.71px;}
#tx_137{left:138px;bottom:557px;letter-spacing:0.1px;word-spacing:-0.1px;}
#ty_137{left:138px;bottom:539px;letter-spacing:0.09px;}
#tz_137{left:138px;bottom:521px;letter-spacing:0.1px;word-spacing:0.02px;}
#t10_137{left:138px;bottom:502px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t11_137{left:138px;bottom:466px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t12_137{left:421px;bottom:466px;letter-spacing:-0.16px;}
#t13_137{left:611px;bottom:466px;letter-spacing:0.09px;}
#t14_137{left:636px;bottom:466px;letter-spacing:-0.16px;}
#t15_137{left:138px;bottom:447px;letter-spacing:0.1px;word-spacing:0.02px;}
#t16_137{left:479px;bottom:448px;letter-spacing:-0.15px;}
#t17_137{left:537px;bottom:447px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t18_137{left:690px;bottom:448px;letter-spacing:-0.17px;}
#t19_137{left:743px;bottom:447px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1a_137{left:138px;bottom:429px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1b_137{left:326px;bottom:430px;letter-spacing:-0.16px;}
#t1c_137{left:453px;bottom:429px;letter-spacing:0.09px;}
#t1d_137{left:479px;bottom:430px;letter-spacing:-0.16px;}
#t1e_137{left:603px;bottom:429px;}
#t1f_137{left:138px;bottom:392px;letter-spacing:0.1px;word-spacing:-0.11px;}
#t1g_137{left:138px;bottom:374px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1h_137{left:138px;bottom:356px;letter-spacing:0.07px;word-spacing:0.02px;}
#t1i_137{left:318px;bottom:356px;letter-spacing:-0.15px;}
#t1j_137{left:417px;bottom:356px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1k_137{left:138px;bottom:337px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1l_137{left:138px;bottom:301px;letter-spacing:0.1px;}
#t1m_137{left:165px;bottom:269px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1n_137{left:193px;bottom:252px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1o_137{left:300px;bottom:252px;}
#t1p_137{left:321px;bottom:252px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1q_137{left:193px;bottom:235px;letter-spacing:-0.15px;}
#t1r_137{left:283px;bottom:235px;}
#t1s_137{left:305px;bottom:235px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1t_137{left:165px;bottom:218px;letter-spacing:-0.15px;}
#t1u_137{left:165px;bottom:185px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t1v_137{left:193px;bottom:168px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1w_137{left:300px;bottom:168px;}
#t1x_137{left:321px;bottom:168px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1y_137{left:193px;bottom:151px;letter-spacing:-0.16px;}
#t1z_137{left:165px;bottom:134px;letter-spacing:-0.17px;}

.s1_137{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_137{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_137{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_137{font-size:15px;font-family:Times-Roman_au;color:#00F;}
.s5_137{font-size:15px;font-family:Helvetica-Bold_7mg;color:#000;}
.s6_137{font-size:15px;font-family:Times-Bold_7mf;color:#000;}
.s7_137{font-size:15px;font-family:Times-Italic_ay;color:#000;}
.s8_137{font-size:21px;font-family:Helvetica-Bold_7mg;color:#000;}
.s9_137{font-size:14px;font-family:Courier_az;color:#000;}
.sa_137{font-size:14px;font-family:SymbolMT_b1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts137" type="text/css" >

@font-face {
	font-family: Courier_az;
	src: url("fonts/Courier_az.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_b1;
	src: url("fonts/SymbolMT_b1.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7mf;
	src: url("fonts/Times-Bold_7mf.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg137Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg137" style="-webkit-user-select: none;"><object width="935" height="1210" data="137/137.svg" type="image/svg+xml" id="pdf137" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_137" class="t s1_137">Misaligned Memory Accesses </span>
<span id="t2_137" class="t s2_137">137 </span><span id="t3_137" class="t s2_137">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span>
<span id="t4_137" class="t s3_137">Note the term “observed” in the rule above. For example, memory and cache systems using word or line oriented </span>
<span id="t5_137" class="t s3_137">ECC may perform read-modify-write in order to write a subword such as a byte. However, such ECC RMWs are </span>
<span id="t6_137" class="t s3_137">atomic from the point of view of other processors, and do not affect bytes not written. </span>
<span id="t7_137" class="t s3_137">See section </span><span id="t8_137" class="t s4_137">B.6 </span><span id="t9_137" class="t s4_137">“Misalignment and MSA Vector Memory Accesses” on page 141</span><span id="ta_137" class="t s3_137">, for a discussion of element atom- </span>
<span id="tb_137" class="t s3_137">icity as applies to misaligned MSA vector memory accesses. </span>
<span id="tc_137" class="t s5_137">B.4.6.3 </span><span id="td_137" class="t s5_137">Misaligneds and Multiprocessor Memory Ordering </span>
<span id="te_137" class="t s3_137">Preceding sections have defined misaligned memory accesses as having single-thread atomicity but not multithread </span>
<span id="tf_137" class="t s3_137">atomicity. Furthermore, there are issues related to memory ordering overall: </span>
<span id="tg_137" class="t s6_137">Architecture Rule B-33: </span><span id="th_137" class="t s3_137">Instructions that are potentially but not actually misaligned memory accesses comply with </span>
<span id="ti_137" class="t s3_137">the MIPS Architecture rules for memory consistency, memory ordering, and synchronization. </span>
<span id="tj_137" class="t s3_137">This section Misaligned Memory Accesses does not address issues for potentially but not actually misaligned mem- </span>
<span id="tk_137" class="t s3_137">ory references. Documents such as the </span><span id="tl_137" class="t s7_137">MIPS Coherence Protocol Specification </span><span id="tm_137" class="t s3_137">define such behavior. </span>
<span id="tn_137" class="t s6_137">Architecture Rule B-34: </span><span id="to_137" class="t s3_137">The split parts of actually misaligned memory accesses obey the memory ordering rules of </span>
<span id="tp_137" class="t s3_137">the MIPS architecture. </span>
<span id="tq_137" class="t s3_137">Although actually misaligned memory references may be split into several smaller references, as described in previ- </span>
<span id="tr_137" class="t s3_137">ous sections, these smaller references behave as described for any memory references in documents such as the </span><span id="ts_137" class="t s7_137">MIPS </span>
<span id="tt_137" class="t s7_137">Coherence Protocol Specification</span><span id="tu_137" class="t s3_137">. In particular, misaligned subcomponent references respect the ordering and com- </span>
<span id="tv_137" class="t s3_137">pletion types of the SYNC instruction, legal and illegal sequences described in that document. </span>
<span id="tw_137" class="t s8_137">B.5 Pseudocode </span>
<span id="tx_137" class="t s3_137">Pseudocode can be convenient for describing the operation of instructions. Pseudocode is not necessarily a full speci- </span>
<span id="ty_137" class="t s3_137">fication, since it may not express all error conditions, all parallelism, or all non-determinism - all behavior left up to </span>
<span id="tz_137" class="t s3_137">the implementation. Also, pseudocode may over-specify an operation, and appear to make guarantees that software </span>
<span id="t10_137" class="t s3_137">should not rely on. </span>
<span id="t11_137" class="t s3_137">The first stage pseudocode provides functions </span><span id="t12_137" class="t s9_137">LoadPossiblyMisaligned </span><span id="t13_137" class="t s3_137">and </span><span id="t14_137" class="t s9_137">StorePossiblyMisaligned </span>
<span id="t15_137" class="t s3_137">that interface with other pseudocode via virtual address </span><span id="t16_137" class="t s9_137">vAddr, </span><span id="t17_137" class="t s3_137">the memory request size </span><span id="t18_137" class="t s9_137">nbytes </span><span id="t19_137" class="t s3_137">(=16 for 128b </span>
<span id="t1a_137" class="t s3_137">MSA), and arrays of byte data </span><span id="t1b_137" class="t s9_137">inbytes[nbytes] </span><span id="t1c_137" class="t s3_137">and </span><span id="t1d_137" class="t s9_137">inbytes[nbytes]</span><span id="t1e_137" class="t s3_137">. </span>
<span id="t1f_137" class="t s3_137">The byte data is assumed to be permuted as required by the Big and Little endian byte ordering modes as required by </span>
<span id="t1g_137" class="t s3_137">the different instructions - thus permitting the pseudocode for misalignment support to be separated from the endian- </span>
<span id="t1h_137" class="t s3_137">ness considerations. Namely, </span><span id="t1i_137" class="t s9_137">outbytes[0] </span><span id="t1j_137" class="t s3_137">contains the value that a misaligned store will write to address </span>
<span id="t1k_137" class="t s3_137">vAddr+0, and so on. </span>
<span id="t1l_137" class="t s3_137">The simplest thing that could possibly work would be to operate as follows: </span>
<span id="t1m_137" class="t s9_137">for i in 0 .. nbytes-1 </span>
<span id="t1n_137" class="t s9_137">(pAddr, CCA) </span><span id="t1o_137" class="t sa_137">← </span><span id="t1p_137" class="t s9_137">AddressTranslation (vAddr+i, DATA, LOAD) </span>
<span id="t1q_137" class="t s9_137">inbytes[i] </span><span id="t1r_137" class="t sa_137">← </span><span id="t1s_137" class="t s9_137">LoadRawMemory (CCA, nbytes, pAddr, vAddr+i, DATA) </span>
<span id="t1t_137" class="t s9_137">endfor </span>
<span id="t1u_137" class="t s9_137">for i in 0 .. nbytes-1 </span>
<span id="t1v_137" class="t s9_137">(pAddr, CCA) </span><span id="t1w_137" class="t sa_137">← </span><span id="t1x_137" class="t s9_137">AddressTranslation (vAddr+i, DATA, STORE) </span>
<span id="t1y_137" class="t s9_137">StoreRawMemory (CCA, 1, outbytes[i], pAddr, vAddr+i, DATA) </span>
<span id="t1z_137" class="t s9_137">endfor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
