#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May  4 22:23:41 2024
# Process ID: 17488
# Current directory: C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4716 C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.xpr
# Log file: C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/vivado.log
# Journal file: C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado\vivado.jou
# Running On: CS177-HARSH, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16934 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1437.695 ; gain = 358.258
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Uart_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1459.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Uart_top_tb_behav -key {Behavioral:sim_1:Functional:Uart_top_tb} -tclbatch {Uart_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Uart_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=20000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=25000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=30000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=35000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=40000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=45000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=50000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=55000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=60000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=65000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=70000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=75000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=80000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=85000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=90000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=95000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=100000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=105000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=110000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=115000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=120000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=125000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=130000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=135000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=140000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=145000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=150000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=155000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=160000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=165000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=170000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=175000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=180000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=185000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=190000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=195000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=200000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=205000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=210000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=215000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=220000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=225000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=230000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=235000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=240000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=245000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=250000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=255000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=260000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=265000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=270000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=275000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=280000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=285000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=290000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=295000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=300000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=305000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=310000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=315000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=320000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=325000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=330000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=335000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=340000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=345000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=350000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=355000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=360000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=365000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=370000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=375000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=380000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=385000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=390000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=395000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=400000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=405000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=410000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=415000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=420000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=425000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=430000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=435000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=440000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=445000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=450000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=455000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=460000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=465000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=470000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=475000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=480000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=485000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=490000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=495000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=500000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=505000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=510000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=515000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=520000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=525000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=530000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=535000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=540000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=545000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=550000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=555000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=560000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=565000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=570000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=575000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=580000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=585000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=590000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=595000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=600000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=605000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=610000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=615000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=620000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=625000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=630000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=635000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=640000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=645000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=650000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=655000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=660000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=665000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=670000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=675000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=680000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=685000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=690000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=695000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=700000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=705000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=710000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=715000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=720000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=725000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=730000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=735000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=740000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=745000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=750000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=755000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=760000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=765000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=770000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=775000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=780000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=785000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=790000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=795000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=800000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=805000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=810000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=815000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=820000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=825000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=830000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=835000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=840000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=845000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=850000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=855000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=860000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=865000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=870000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=875000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=880000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=885000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=890000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=895000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=900000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=905000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=910000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=915000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=920000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=925000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=930000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=935000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=940000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=945000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=950000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=955000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=960000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=965000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=970000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=975000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=980000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=985000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=990000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=995000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=1000000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Uart_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.609 ; gain = 25.121
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Uart_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Time=20000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=25000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=30000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=35000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=40000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=45000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=50000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=55000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=60000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=65000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=70000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=75000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=80000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=85000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=90000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=95000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=100000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=105000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=110000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=115000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=120000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=125000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=130000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=135000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=140000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=145000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=150000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=155000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=160000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=165000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=170000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=175000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=180000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=185000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=190000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=195000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=200000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=205000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=210000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=215000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=220000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=225000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=230000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=235000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=240000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=245000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=250000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=255000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=260000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=265000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=270000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=275000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=280000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=285000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=290000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=295000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=300000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=305000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=310000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=315000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=320000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=325000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=330000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=335000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=340000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=345000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=350000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=355000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=360000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=365000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=370000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=375000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=380000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=385000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=390000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=395000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=400000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=405000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=410000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=415000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=420000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=425000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=430000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=435000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=440000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=445000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=450000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=455000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=460000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=465000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=470000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=475000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=480000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=485000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=490000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=495000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=500000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=505000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=510000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=515000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=520000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=525000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=530000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=535000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=540000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=545000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=550000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=555000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=560000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=565000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=570000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=575000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=580000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=585000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=590000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=595000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=600000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=605000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=610000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=615000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=620000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=625000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=630000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=635000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=640000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=645000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=650000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=655000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=660000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=665000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=670000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=675000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=680000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=685000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=690000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=695000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=700000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=705000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=710000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=715000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=720000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=725000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=730000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=735000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=740000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=745000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=750000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=755000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=760000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=765000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=770000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=775000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=780000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=785000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=790000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=795000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=800000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=805000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=810000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=815000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=820000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=825000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=830000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=835000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=840000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=845000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=850000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=855000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=860000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=865000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=870000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=875000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=880000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=885000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=890000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=895000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=900000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=905000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=910000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=915000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=920000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=925000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=930000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=935000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=940000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=945000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=950000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=955000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=960000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=965000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=970000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=975000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=980000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=985000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=990000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=995000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=1000000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1489.719 ; gain = 1.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Uart_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1493.621 ; gain = 3.902
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Uart_top_tb_behav -key {Behavioral:sim_1:Functional:Uart_top_tb} -tclbatch {Uart_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Uart_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=20000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=25000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=30000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=35000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=40000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=45000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=50000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=55000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=60000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=65000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=70000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=75000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=80000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=85000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=90000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=95000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=100000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=105000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=110000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=115000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=120000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=125000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=130000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=135000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=140000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=145000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=150000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=155000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=160000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=165000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=170000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=175000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=180000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=185000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=190000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=195000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=200000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=205000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=210000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=215000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=220000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=225000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=230000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=235000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=240000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=245000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=250000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=255000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=260000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=265000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=270000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=275000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=280000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=285000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=290000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=295000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=300000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=305000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=310000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=315000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=320000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=325000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=330000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=335000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=340000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=345000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=350000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=355000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=360000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=365000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=370000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=375000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=380000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=385000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=390000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=395000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=400000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=405000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=410000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=415000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=420000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=425000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=430000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=435000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=440000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=445000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=450000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=455000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=460000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=465000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=470000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=475000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=480000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=485000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=490000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=495000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=500000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=505000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=510000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=515000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=520000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=525000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=530000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=535000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=540000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=545000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=550000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=555000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=560000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=565000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=570000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=575000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=580000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=585000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=590000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=595000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=600000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=605000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=610000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=615000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=620000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=625000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=630000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=635000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=640000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=645000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=650000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=655000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=660000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=665000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=670000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=675000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=680000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=685000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=690000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=695000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=700000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=705000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=710000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=715000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=720000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=725000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=730000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=735000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=740000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=745000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=750000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=755000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=760000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=765000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=770000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=775000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=780000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=785000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=790000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=795000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=800000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=805000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=810000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=815000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=820000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=825000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=830000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=835000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=840000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=845000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=850000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=855000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=860000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=865000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=870000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=875000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=880000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=885000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=890000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=895000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=900000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=905000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=910000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=915000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=920000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=925000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=930000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=935000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=940000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=945000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=950000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=955000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=960000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=965000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=970000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=975000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=980000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=985000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=990000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=995000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=1000000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Uart_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1507.098 ; gain = 17.379
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1507.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1507.098 ; gain = 0.000
Time resolution is 1 ps
Time=20000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=25000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=30000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=35000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=40000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=45000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=50000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=55000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=60000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=65000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=70000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=75000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=80000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=85000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=90000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=95000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=100000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=105000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=110000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=115000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=120000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=125000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=130000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=135000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=140000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=145000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=150000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=155000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=160000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=165000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=170000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=175000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=180000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=185000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=190000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=195000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=200000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=205000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=210000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=215000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=220000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=225000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=230000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=235000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=240000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=245000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=250000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=255000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=260000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=265000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=270000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=275000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=280000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=285000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=290000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=295000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=300000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=305000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=310000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=315000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=320000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=325000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=330000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=335000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=340000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=345000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=350000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=355000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=360000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=365000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=370000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=375000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=380000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=385000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=390000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=395000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=400000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=405000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=410000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=415000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=420000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=425000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=430000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=435000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=440000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=445000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=450000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=455000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=460000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=465000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=470000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=475000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=480000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=485000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=490000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=495000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=500000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=505000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=510000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=515000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=520000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=525000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=530000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=535000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=540000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=545000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=550000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=555000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=560000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=565000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=570000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=575000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=580000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=585000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=590000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=595000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=600000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=605000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=610000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=615000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=620000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=625000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=630000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=635000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=640000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=645000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=650000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=655000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=660000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=665000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=670000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=675000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=680000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=685000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=690000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=695000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=700000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=705000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=710000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=715000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=720000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=725000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=730000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=735000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=740000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=745000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=750000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=755000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=760000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=765000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=770000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=775000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=780000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=785000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=790000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=795000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=800000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=805000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=810000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=815000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=820000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=825000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=830000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=835000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=840000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=845000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=850000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=855000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=860000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=865000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=870000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=875000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=880000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=885000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=890000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=895000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=900000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=905000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=910000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=915000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=920000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=925000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=930000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=935000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=940000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=945000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=950000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=955000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=960000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=965000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=970000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=975000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=980000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=985000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=990000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=995000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=1000000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1507.098 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sim_1/new/Uart_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <uart_top> not found while processing module instance <inst_1_top> [C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sim_1/new/Uart_top_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1507.098 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1507.098 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <uart_top> not found while processing module instance <inst_1_top> [C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sim_1/new/Uart_top_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sim_1/new/Uart_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_rs232_rx
Compiling module xil_defaultlib.UART_rs232_tx
Compiling module xil_defaultlib.UART_BaudRate_generator
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.Uart_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Uart_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1507.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1507.098 ; gain = 0.000
Time resolution is 1 ps
Time=20000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=25000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=30000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=35000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=40000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=45000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=50000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=55000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=60000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=65000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=70000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=75000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=80000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=85000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=90000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=95000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=100000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=105000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=110000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=115000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=120000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=125000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=130000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=135000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=140000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=145000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=150000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=155000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=160000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=165000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=170000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=175000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=180000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=185000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=190000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=195000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=200000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=205000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=210000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=215000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=220000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=225000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=230000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=235000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=240000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=245000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=250000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=255000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=260000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=265000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=270000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=275000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=280000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=285000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=290000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=295000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=300000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=305000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=310000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=315000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=320000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=325000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=330000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=335000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=340000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=345000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=350000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=355000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=360000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=365000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=370000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=375000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=380000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=385000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=390000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=395000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=400000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=405000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=410000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=415000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=420000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=425000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=430000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=435000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=440000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=445000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=450000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=455000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=460000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=465000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=470000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=475000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=480000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=485000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=490000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=495000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=500000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=505000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=510000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=515000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=520000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=525000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=530000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=535000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=540000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=545000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=550000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=555000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=560000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=565000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=570000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=575000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=580000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=585000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=590000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=595000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=600000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=605000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=610000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=615000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=620000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=625000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=630000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=635000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=640000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=645000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=650000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=655000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=660000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=665000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=670000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=675000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=680000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=685000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=690000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=695000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=700000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=705000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=710000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=715000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=720000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=725000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=730000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=735000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=740000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=745000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=750000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=755000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=760000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=765000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=770000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=775000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=780000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=785000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=790000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=795000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=800000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=805000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=810000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=815000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=820000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=825000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=830000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=835000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=840000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=845000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=850000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=855000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=860000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=865000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=870000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=875000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=880000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=885000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=890000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=895000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=900000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=905000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=910000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=915000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=920000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=925000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=930000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=935000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=940000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=945000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=950000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=955000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=960000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=965000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=970000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=975000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=980000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=985000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=990000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=995000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=1000000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1507.098 ; gain = 0.000
close [ open {C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/uart_top.v} w ]
add_files {{C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/uart_top.v}}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
set_property is_enabled false [get_files  {{C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/top.v}}]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files {{C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/top.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/top.v}}
file delete -force {C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/top.v}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Uart_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/UART_rs232_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rs232_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/UART_rs232_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rs232_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/Uart_BaudRate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_BaudRate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sim_1/new/Uart_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_top_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.566 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_rs232_rx
Compiling module xil_defaultlib.UART_rs232_tx
Compiling module xil_defaultlib.UART_BaudRate_generator
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.Uart_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Uart_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1511.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Uart_top_tb_behav -key {Behavioral:sim_1:Functional:Uart_top_tb} -tclbatch {Uart_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Uart_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time=20000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=25000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=30000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=35000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=40000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=45000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=50000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=55000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=60000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=65000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=70000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=75000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=80000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=85000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=90000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=95000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=100000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=105000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=110000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=115000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=120000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=125000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=130000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=135000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=140000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=145000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=150000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=155000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=160000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=165000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=170000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=175000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=180000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=185000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=190000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=195000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=200000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=205000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=210000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=215000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=220000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=225000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=230000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=235000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=240000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=245000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=250000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=255000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=260000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=265000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=270000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=275000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=280000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=285000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=290000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=295000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=300000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=305000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=310000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=315000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=320000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=325000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=330000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=335000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=340000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=345000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=350000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=355000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=360000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=365000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=370000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=375000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=380000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=385000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=390000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=395000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=400000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=405000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=410000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=415000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=420000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=425000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=430000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=435000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=440000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=445000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=450000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=455000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=460000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=465000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=470000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=475000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=480000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=485000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=490000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=495000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=500000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=505000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=510000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=515000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=520000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=525000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=530000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=535000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=540000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=545000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=550000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=555000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=560000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=565000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=570000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=575000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=580000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=585000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=590000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=595000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=600000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=605000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=610000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=615000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=620000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=625000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=630000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=635000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=640000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=645000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=650000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=655000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=660000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=665000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=670000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=675000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=680000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=685000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=690000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=695000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=700000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=705000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=710000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=715000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=720000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=725000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=730000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=735000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=740000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=745000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=750000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=755000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=760000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=765000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=770000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=775000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=780000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=785000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=790000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=795000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=800000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=805000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=810000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=815000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=820000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=825000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=830000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=835000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=840000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=845000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=850000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=855000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=860000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=865000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=870000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=875000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=880000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=885000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=890000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=895000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=900000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=905000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=910000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=915000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=920000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=925000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=930000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=935000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=940000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=945000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=950000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=955000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=960000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=965000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=970000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=975000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=980000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=985000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=990000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=995000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=1000000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Uart_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1522.082 ; gain = 10.516
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/UART_rs232_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rs232_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/UART_rs232_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_rs232_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/Uart_BaudRate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_BaudRate_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.srcs/sim_1/new/Uart_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_rs232_rx
Compiling module xil_defaultlib.UART_rs232_tx
Compiling module xil_defaultlib.UART_BaudRate_generator
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.Uart_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Uart_top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1522.215 ; gain = 0.000
Time resolution is 1 ps
Time=20000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=25000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=30000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=35000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=40000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=45000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=50000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=55000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=60000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=65000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=70000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=75000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=80000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=85000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=90000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=95000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=100000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=105000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=110000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=115000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=120000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=125000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=130000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=135000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=140000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=145000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=150000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=155000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=160000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=165000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=170000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=175000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=180000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=185000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=190000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=195000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=200000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=205000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=210000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=215000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=220000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=225000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=230000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=235000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=240000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=245000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=250000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=255000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=260000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=265000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=270000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=275000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=280000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=285000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=290000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=295000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=300000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=305000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=310000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=315000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=320000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=325000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=330000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=335000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=340000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=345000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=350000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=355000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=360000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=365000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=370000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=375000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=380000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=385000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=390000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=395000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=400000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=405000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=410000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=415000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=420000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=425000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=430000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=435000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=440000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=445000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=450000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=455000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=460000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=465000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=470000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=475000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=480000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=485000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=490000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=495000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=500000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=505000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=510000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=515000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=520000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=525000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=530000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=535000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=540000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=545000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=550000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=555000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=560000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=565000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=570000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=575000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=580000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=585000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=590000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=595000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=600000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=605000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=610000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=615000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=620000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=625000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=630000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=635000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=640000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=645000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=650000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=655000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=660000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=665000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=670000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=675000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=680000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=685000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=690000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=695000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=700000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=705000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=710000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=715000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=720000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=725000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=730000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=735000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=740000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=745000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=750000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=755000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=760000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=765000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=770000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=775000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=780000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=785000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=790000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=795000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=800000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=805000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=810000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=815000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=820000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=825000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=830000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=835000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=840000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=845000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=850000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=855000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=860000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=865000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=870000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=875000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=880000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=885000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=890000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=895000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=900000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=905000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=910000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=915000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=920000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=925000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=930000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=935000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=940000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=945000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=950000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=955000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=960000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=965000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=970000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=975000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=980000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=985000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=990000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=995000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=1000000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.215 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.953 ; gain = 0.000
Time resolution is 1 ps
Time=20000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=25000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=30000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=35000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=40000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=45000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=50000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=55000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=60000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=65000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=70000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=75000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=80000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=85000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=90000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=95000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=100000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=105000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=110000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=115000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=120000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=125000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=130000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=135000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=140000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=145000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=150000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=155000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=160000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=165000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=170000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=175000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=180000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=185000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=190000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=195000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=200000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=205000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=210000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=215000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=220000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=225000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=230000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=235000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=240000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=245000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=250000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=255000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=260000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=265000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=270000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=275000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=280000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=285000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=290000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=295000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=300000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=305000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=310000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=315000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=320000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=325000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=330000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=335000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=340000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=345000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=350000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=355000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=360000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=365000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=370000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=375000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=380000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=385000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=390000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=395000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=400000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=405000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=410000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=415000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=420000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=425000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=430000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=435000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=440000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=445000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=450000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=455000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=460000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=465000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=470000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=475000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=480000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=485000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=490000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=495000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=500000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=505000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=510000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=515000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=520000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=525000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=530000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=535000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=540000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=545000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=550000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=555000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=560000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=565000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=570000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=575000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=580000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=585000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=590000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=595000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=600000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=605000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=610000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=615000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=620000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=625000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=630000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=635000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=640000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=645000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=650000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=655000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=660000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=665000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=670000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=675000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=680000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=685000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=690000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=695000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=700000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=705000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=710000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=715000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=720000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=725000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=730000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=735000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=740000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=745000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=750000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=755000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=760000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=765000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=770000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=775000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=780000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=785000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=790000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=795000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=800000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=805000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=810000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=815000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=820000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=825000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=830000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=835000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=840000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=845000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=850000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=855000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=860000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=865000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=870000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=875000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=880000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=885000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=890000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=895000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=900000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=905000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=910000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=915000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=920000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=925000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=930000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=935000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=940000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=945000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=950000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=955000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=960000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=965000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=970000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=975000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=980000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=985000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=990000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=995000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=1000000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1523.953 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Uart_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Uart_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Harsh/Desktop/My Project/Uart_top_QUARTUS_totally_working-vivado simulation/quartus_working_viavado/quartus_working_viavado.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Uart_top_tb_behav xil_defaultlib.Uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Time=20000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=25000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=30000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=35000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=40000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=45000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=50000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=55000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=60000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=65000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=70000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=75000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=80000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=85000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=90000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=95000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=100000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=105000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=110000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=115000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=120000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=125000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=130000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=135000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=140000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=145000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=150000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=155000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=160000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=165000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=170000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=175000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=180000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=185000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=190000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=195000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=200000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=205000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=210000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=215000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=220000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=225000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=230000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=235000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=240000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=245000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=250000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=255000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=260000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=265000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=270000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=275000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=280000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=285000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=290000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=295000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=300000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=305000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=310000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=315000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=320000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=325000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=330000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=335000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=340000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=345000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=350000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=355000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=360000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=365000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=370000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=375000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=380000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=385000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=390000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=395000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=400000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=405000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=410000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=415000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=420000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=425000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=430000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=435000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=440000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=445000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=450000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=455000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=460000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=465000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=470000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=475000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=480000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=485000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=490000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=495000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=500000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=505000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=510000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=515000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=520000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=525000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=530000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=535000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=540000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=545000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=550000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=555000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=560000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=565000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=570000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=575000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=580000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=585000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=590000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=595000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=600000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=605000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=610000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=615000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=620000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=625000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=630000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=635000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=640000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=645000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=650000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=655000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=660000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=665000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=670000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=675000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=680000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=685000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=690000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=695000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=700000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=705000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=710000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=715000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=720000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=725000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=730000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=735000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=740000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=745000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=750000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=755000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=760000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=765000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=770000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=775000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=780000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=785000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=790000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=795000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=800000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=805000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=810000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=815000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=820000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=825000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=830000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=835000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=840000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=845000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=850000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=855000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=860000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=865000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=870000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=875000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=880000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=885000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=890000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=895000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=900000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=905000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=910000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=915000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=920000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=925000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=930000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=935000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=940000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=945000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=950000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=955000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=960000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=965000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=970000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=975000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=980000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=985000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=990000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
Time=995000 TxData=cc Clk=1 Rst_n=1 Rx=x Tx=x RxData=00
Time=1000000 TxData=cc Clk=0 Rst_n=1 Rx=x Tx=x RxData=00
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.750 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\uart_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sim_1\new\Uart_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Harsh\Desktop\My Project\Uart_top_QUARTUS_totally_working-vivado simulation\quartus_working_viavado\quartus_working_viavado.srcs\sources_1\new\Uart_BaudRate_generator.v:]
