
Info: (I703) tracing timescale unit set: 1 ns (wave.vcd)
No write do pc:0
No read do pc. Curr_instruction = 0.
Testbench started
Clock: 0
No read do pc. Curr_instruction = 0.
Clock: 1
No write do pc:1
No read do pc. Curr_instruction = 1.
Clock: 2
No write do pc:2
No read do pc. Curr_instruction = 2.
Clock: 3
No write do pc:3
No read do pc. Curr_instruction = 3.
Clock: 4
No write do pc:4
No read do pc. Curr_instruction = 4.
Clock: 5
No write do pc:5
No write do bankreg.
reg[0] = 00000000000000000000000000000000
reg[1] = 00000000000000000000000000000001
reg[2] = 00000000000000000000000000000010
reg[3] = 00000000000000000000000000000011
reg[4] = 00000000000000000000000000000100
reg[5] = 00000000000000000000000000000101
reg[6] = 00000000000000000000000000000110
reg[7] = 00000000000000000000000000000111
reg[8] = 00000000000000000000000000001000
reg[9] = 00000000000000000000000000001001
reg[10] = 00000000000000000000000000001010
reg[11] = 00000000000000000000000000001011
No read do pc. Curr_instruction = 5.
Clock: 6
No write do pc:6
No write do bankreg.
reg[0] = 00000000000000000000000000000000
reg[1] = 00000000000000000000000000000001
reg[2] = 00000000000000000000000000000010
reg[3] = 00000000000000000000000000000011
reg[4] = 00000000000000000000000000000000
reg[5] = 00000000000000000000000000000101
reg[6] = 00000000000000000000000000000110
reg[7] = 00000000000000000000000000000111
reg[8] = 00000000000000000000000000001000
reg[9] = 00000000000000000000000000001001
reg[10] = 00000000000000000000000000001010
reg[11] = 00000000000000000000000000001011
No read do pc. Curr_instruction = 6.
Clock: 7
No write do pc:7
No write do bankreg.
reg[0] = 00000000000000000000000000000000
reg[1] = 00000000000000000000000000000001
reg[2] = 00000000000000000000000000000010
reg[3] = 00000000000000000000000000000011
reg[4] = 00000000000000000000000000000000
reg[5] = 00000000000000000000000000000101
reg[6] = 00000000000000000000000000000110
reg[7] = 11111111111111111111111111111111
reg[8] = 00000000000000000000000000001000
reg[9] = 00000000000000000000000000001001
reg[10] = 00000000000000000000000000001010
reg[11] = 00000000000000000000000000001011
No read do pc. Curr_instruction = 7.
Clock: 8
No write do pc:8
No memory data write: 
memory[0] = 00000000000000000000000000000000
memory[1] = 00000000000000000000000000000000
memory[2] = 00000000000000000000000000000000
memory[3] = 00000000000000000000000000000000
memory[4] = 00000000000000000000000000000000
memory[5] = 00000000000000000000000000000000
memory[6] = 00000000000000000000000000000000
memory[7] = 00000000000000000000000000000000
memory[8] = 00000000000000000000000000000000
memory[9] = 00000000000000000000000000000000
memory[10] = 00000000000000000000000000000101
memory[11] = 00000000000000000000000000000000
No write do bankreg.
reg[0] = 00000000000000000000000000000000
reg[1] = 00000000000000000000000000000001
reg[2] = 00000000000000000000000000000010
reg[3] = 00000000000000000000000000000011
reg[4] = 00000000000000000000000000000000
reg[5] = 00000000000000000000000000000101
reg[6] = 00000000000000000000000000000110
reg[7] = 11111111111111111111111111111111
reg[8] = 00000000000000000000000000001000
reg[9] = 00000000000000000000000000001001
reg[10] = 00000000000000000000000000000001
reg[11] = 00000000000000000000000000001011
No read do pc. Curr_instruction = 8.
Clock: 9
No write do pc:9
No read do pc. Curr_instruction = 9.
Clock: 10
No write do pc:10
No read do pc. Curr_instruction = 10.
Clock: 11
No write do pc:11
No read do pc. Curr_instruction = 11.
Clock: 12
No write do pc:12
No read do pc. Curr_instruction = 12.
Clock: 13
No write do pc:13
No read do pc. Curr_instruction = 13.
Clock: 14
No write do pc:14
No read do pc. Curr_instruction = 14.
Clock: 15
No write do pc:15
No read do pc. Curr_instruction = 15.
Clock: 16
No write do pc:16
No read do pc. Curr_instruction = 16.
Clock: 17
No write do pc:17
No read do pc. Curr_instruction = 17.
Clock: 18
No write do pc:18
No read do pc. Curr_instruction = 18.

Info: /OSCI/SystemC: Simulation stopped by user.
