# Compile of ROM_instr.vhd was successful.
vsim -gui work.tb_tplvl
# vsim 
# Start time: 23:42:35 on Nov 28,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_tplvl(tb)
# Loading altera_mf.altera_mf_components
# Loading work.tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_ctrl(str)
# Loading work.mux4_1(bhv)
# Loading work.ram_data(syn)
# Loading work.ramcontrol(bhv)
do {C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/New folder/wave.do}
# ** Error: Missing or invalid install path
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: slichtenheld  Hostname: DESKTOP-HUPE3FV  ProcessID: 4660
# 
#           Attempting to use alternate WLF file "./wlfts26v2s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfts26v2s
# 
# ** Error: (vish-4014) No objects found matching '/tb/clk'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 4
# ** Error: (vish-4014) No objects found matching '/tb/clk_mem'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 5
# ** Error: (vish-4014) No objects found matching '/tb/rst'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 6
# ** Error: (vish-4014) No objects found matching '/tb/UUT/PCREG_OUT'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 7
# ** Error: (vish-4014) No objects found matching '/tb/UUT/PC_DEC'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 8
# ** Error: (vish-4014) No objects found matching '/tb/UUT/instrPipe_OUT'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 9
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_REGFILE/q_array'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 10
# ** Error: (vish-4014) No objects found matching '/tb/UUT/PC_DEC'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 11
# ** Error: (vish-4014) No objects found matching '/tb/UUT/instrPipe_OUT'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 12
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_NOP_PIPE0/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 13
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_NOP_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 14
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_NOP_PIPE2/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 15
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_NOP_PIPE3/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 16
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_WB_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 17
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_WB_PIPE2/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 18
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_WB_PIPE3/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 19
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_M_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 20
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_M_PIPE2/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 21
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_ALUSRC0_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 22
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_ALUSRC1_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 23
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_ALUOP_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 24
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_REGDST_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 25
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_REGDST_PIPE2/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 26
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_REGDST_PIPE3/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 27
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_REG0_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 28
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_REG1_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 29
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_REG1_PIPE2/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 30
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_EXT_PIPE1/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 31
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_ALU_PIPE2/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 32
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_ALU_PIPE3/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 33
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_DATMEM/dataIn'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 34
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_DATMEM/dataOut'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 35
# ** Error: (vish-4014) No objects found matching '/tb/UUT/U_DAT_PIPE3/q'.
# Executing ONERROR command at macro C:\Users\slichtenheld\Documents\UF\Fall15\CompArch\Lab4\New folder\wave.do line 36
do C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/wave.do
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(3)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(2)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(1)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(0)/U_Ram_data/altsyncram_component
# ** Error: (vsim-7) Failed to open VHDL file "Lab3.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_instr/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "Lab3.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /tb_tplvl/UUT/U_MEM_instr/altsyncram_component/MEMORY File: C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40262
# 
# HDL call sequence:
# Stopped at C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40262 Subprogram read_my_memory
# called from  C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41875 Process MEMORY
# 
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(3)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(2)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(1)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(0)/U_Ram_data/altsyncram_component
# ** Error: (vsim-7) Failed to open VHDL file "Lab3.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_instr/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "Lab3.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /tb_tplvl/UUT/U_MEM_instr/altsyncram_component/MEMORY File: C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40262
# 
# HDL call sequence:
# Stopped at C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40262 Subprogram read_my_memory
# called from  C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41875 Process MEMORY
# 
vsim -gui work.tb_tplvl
# vsim 
# Start time: 23:44:26 on Nov 28,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_tplvl(tb)
# Loading altera_mf.altera_mf_components
# Loading work.tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_ctrl(str)
# Loading work.mux4_1(bhv)
# Loading work.ram_data(syn)
# Loading work.ramcontrol(bhv)
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(3)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(2)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(1)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(0)/U_Ram_data/altsyncram_component
# ** Error: (vsim-7) Failed to open VHDL file "Lab3.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_instr/altsyncram_component
# ** Fatal: (vsim-7) Failed to open VHDL file "Lab3.mif" in rb mode.
# 
# No such file or directory. (errno = ENOENT)
#    Time: 0 ps  Iteration: 0  Process: /tb_tplvl/UUT/U_MEM_instr/altsyncram_component/MEMORY File: C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process MEMORY at C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd line 40262
# 
# HDL call sequence:
# Stopped at C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 40262 Subprogram read_my_memory
# called from  C:/altera/15.0/modelsim_ase/win32aloem/../altera/vhdl/src/altera_mf/altera_mf.vhd 41875 Process MEMORY
# 
# Compile of ROM_instr.vhd was successful.
vsim -gui work.tb_tplvl
# vsim 
# Start time: 23:45:07 on Nov 28,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_tplvl(tb)
# Loading altera_mf.altera_mf_components
# Loading work.tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_ctrl(str)
# Loading work.mux4_1(bhv)
# Loading work.ram_data(syn)
# Loading work.ramcontrol(bhv)
do C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: slichtenheld  Hostname: DESKTOP-HUPE3FV  ProcessID: 4660
# 
#           Attempting to use alternate WLF file "./wlftesvcx9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftesvcx9
# 
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(3)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(2)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(1)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(0)/U_Ram_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_REGFILE/U_DECODER
# Compile of ROM_instr.vhd was successful.
vsim -gui work.tb_tplvl
# vsim 
# Start time: 01:05:33 on Nov 29,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_tplvl(tb)
# Loading altera_mf.altera_mf_components
# Loading work.tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_ctrl(str)
# Loading work.mux4_1(bhv)
# Loading work.ram_data(syn)
# Loading work.ramcontrol(bhv)
do C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/Final/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: slichtenheld  Hostname: DESKTOP-HUPE3FV  ProcessID: 4660
# 
#           Attempting to use alternate WLF file "./wlft5rsm5w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft5rsm5w
# 
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(3)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(2)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(1)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(0)/U_Ram_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_REGFILE/U_DECODER
# Compile of ROM_instr.vhd was successful.
restart
# Loading work.rom_instr(syn)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(3)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(2)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(1)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(0)/U_Ram_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_REGFILE/U_DECODER
# Compile of ROM_instr.vhd was successful.
restart
# Loading work.rom_instr(syn)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(3)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(2)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(1)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(0)/U_Ram_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_REGFILE/U_DECODER
# Compile of ROM_instr.vhd was successful.
restart
# Loading work.rom_instr(syn)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(3)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(2)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(1)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(0)/U_Ram_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_REGFILE/U_DECODER
# Compile of ROM_instr.vhd was successful.
restart
# Loading work.rom_instr(syn)
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(3)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(2)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(1)/U_Ram_data/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_MEM_data/U_RAM(0)/U_Ram_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_tplvl/UUT/U_REGFILE/U_DECODER
